{
  "creator": "Yosys 0.9+3882 (git sha1 UNKNOWN, clang 11.0.0-2 -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2032.1-2316.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$4434": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2127.2-2127.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$4435": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2129.2-2129.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$4436": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2131.2-2131.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$4437": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2133.2-2133.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4438": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2135.2-2135.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4439": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2137.2-2137.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4440": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2139.2-2139.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4441": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2141.2-2141.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4442": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2143.2-2143.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4443": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2145.2-2145.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4444": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2147.2-2147.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4445": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2149.2-2149.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$4446": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2151.2-2151.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$4447": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2153.2-2153.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4448": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2155.2-2155.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4449": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2156.2-2156.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4450": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2157.2-2157.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4451": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2159.2-2159.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4452": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2161.2-2161.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4453": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2162.2-2162.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4454": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2163.2-2163.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4455": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2165.2-2165.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4456": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2167.2-2167.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4457": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2168.2-2168.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4458": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2169.2-2169.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4459": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2171.2-2171.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4460": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2173.2-2173.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4461": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2174.2-2174.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4462": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2175.2-2175.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4463": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2177.2-2177.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4464": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2179.2-2179.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4465": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2181.2-2181.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4466": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2183.2-2183.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4467": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2184.2-2184.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4468": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2185.2-2185.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.34-2033.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.24-2033.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.29-2033.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2036.9-2036.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.8-2033.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.12-2033.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.16-2033.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.20-2033.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2034.9-2034.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2035.9-2035.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2033.39-2033.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3063.1-3398.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.135-3069.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.127-3069.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.54-3069.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.45-3069.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.36-3069.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.27-3069.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.18-3069.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.9-3069.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.119-3069.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.111-3069.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.103-3069.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.95-3069.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.87-3069.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.79-3069.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.71-3069.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3069.63-3069.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.100-3066.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.91-3066.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.9-3066.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.82-3066.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.73-3066.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.64-3066.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.55-3066.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.46-3066.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.37-3066.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.28-3066.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3066.19-3066.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3065.9-3065.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3065.15-3065.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.150-3064.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.141-3064.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.59-3064.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.49-3064.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.39-3064.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.29-3064.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.19-3064.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.9-3064.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.132-3064.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.123-3064.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.114-3064.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.105-3064.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.96-3064.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.87-3064.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.78-3064.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3064.69-3064.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3065.22-3065.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.100-3068.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.91-3068.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.9-3068.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.82-3068.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.73-3068.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.64-3068.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.55-3068.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.46-3068.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.37-3068.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.28-3068.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3068.19-3068.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3067.9-3067.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3067.15-3067.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.150-3070.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.141-3070.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.59-3070.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.49-3070.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.39-3070.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.29-3070.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.19-3070.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.9-3070.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.132-3070.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.123-3070.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.114-3070.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.105-3070.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.96-3070.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.87-3070.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.78-3070.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3070.69-3070.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:3067.22-3067.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.1-244.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4473": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4475": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 5 ],
            "Y": [ 8 ]
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4474": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4476": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 8 ],
            "Y": [ 2 ]
          }
        },
        "$specify$4313": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001101001",
            "T_FALL_TYP": "00000000000000000000000001101001",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001111110",
            "T_RISE_TYP": "00000000000000000000000001111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:217.3-217.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4314": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011110101",
            "T_FALL_TYP": "00000000000000000000000011110101",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:219.3-219.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4315": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000011100111",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:221.3-221.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4473_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.15-213.23"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4475_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.29-213.45"
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4474_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.30-213.38"
          }
        },
        "$logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:213$4476_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213.14-213.46"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.43-212.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.25-212.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.35-212.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:212.39-212.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:249.1-282.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$4752": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$4316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:259.3-259.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4317": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:261.3-261.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:253.2-254.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:251.8-251.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:251.11-251.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:250.13-250.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285.1-325.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$4751": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4731": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:290.7-290.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:290.3-291.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$4318": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:296.3-296.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4319": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:298.3-298.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4320": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:300.3-300.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:289.2-291.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$4731_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$4732_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:287.8-287.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:287.14-287.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:287.11-287.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:286.13-286.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:618.1-690.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$4502": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$4501": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$4745": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4718": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:625.12-625.13|/usr/local/bin/../share/yosys/ice40/cells_sim.v:625.8-626.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$4342": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:631.3-631.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4343": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:633.3-633.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4344": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:635.3-635.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4345": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:640.3-640.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4346": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.3-645.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:622.2-626.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$4502_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.7-645.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:645$4501_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:645.12-645.14"
          }
        },
        "$procmux$4718_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$4719_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:620.8-620.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:620.17-620.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:620.11-620.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:619.13-619.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:620.14-620.15"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:749.1-821.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:776$4513": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:776$4512": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$4743": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4711": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:756.12-756.13|/usr/local/bin/../share/yosys/ice40/cells_sim.v:756.8-757.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$4352": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:762.3-762.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4353": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:764.3-764.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4354": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:766.3-766.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4355": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:771.3-771.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4356": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:776.3-776.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:753.2-757.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:776$4513_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:776.7-776.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:776$4512_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:776.12-776.14"
          }
        },
        "$procmux$4711_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$4712_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:751.8-751.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:751.17-751.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:751.11-751.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:750.13-750.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:751.14-751.15"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:562.1-615.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:577$4495": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:583$4496": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:584$4498": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:577$4494": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:584$4497": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$4746": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4721": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:568.8-568.9|/usr/local/bin/../share/yosys/ice40/cells_sim.v:568.4-571.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$4723": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:567.7-567.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:567.3-572.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$4337": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:577.3-577.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4338": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:579.3-579.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4339": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:581.3-581.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4340": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:583.3-583.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4341": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:584.3-584.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:566.2-572.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:577$4495_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:577.27-577.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:583$4496_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:583.7-583.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:584$4498_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:584.7-584.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:577$4494_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:577.32-577.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:584$4497_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:584.12-584.14"
          }
        },
        "$procmux$4721_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$4722_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$4723_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$4724_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:564.8-564.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:564.17-564.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:564.11-564.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:563.13-563.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:564.14-564.15"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:693.1-746.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:708$4506": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:714$4507": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:715$4509": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:708$4505": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:715$4508": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$4744": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4714": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:699.8-699.9|/usr/local/bin/../share/yosys/ice40/cells_sim.v:699.4-702.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$4716": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:698.7-698.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:698.3-703.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$4347": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:708.3-708.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4348": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:710.3-710.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4349": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:712.3-712.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4350": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:714.3-714.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4351": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:715.3-715.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:697.2-703.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:708$4506_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:708.27-708.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:714$4507_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:714.7-714.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:715$4509_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:715.7-715.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:708$4505_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:708.32-708.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:715$4508_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:715.12-715.14"
          }
        },
        "$procmux$4714_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$4715_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$4716_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$4717_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:695.8-695.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:695.17-695.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:695.11-695.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:694.13-694.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:695.14-695.15"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:826.1-859.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$procdff$4742": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 4 ],
            "Q": [ 2 ]
          }
        },
        "$specify$4357": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:836.3-836.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4358": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:838.3-838.32"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 4 ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:830.2-831.10"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:828.8-828.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:828.11-828.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:827.13-827.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:862.1-902.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$procdff$4741": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 6 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4709": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:867.7-867.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:867.3-868.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 5 ],
            "S": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$specify$4359": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:873.3-873.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4360": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:875.3-875.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4361": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:877.3-877.39"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:866.2-868.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$procmux$4709_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "$procmux$4710_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:864.8-864.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:864.14-864.15"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:864.11-864.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:863.13-863.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1195.1-1267.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222$4540": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222$4539": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$4735": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4696": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1202.12-1202.13|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1202.8-1203.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$4383": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1208.3-1208.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4384": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1210.3-1210.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4385": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000100001110000",
            "T_LIMIT_MIN": "00000000000000000000100001110000",
            "T_LIMIT_TYP": "00000000000000000000100001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212.3-1212.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4386": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1217.3-1217.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4387": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222.3-1222.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199.2-1203.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222$4540_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222.7-1222.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222$4539_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222.12-1222.14"
          }
        },
        "$procmux$4696_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$4697_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1197.8-1197.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1197.17-1197.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1197.11-1197.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1196.13-1196.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1197.14-1197.15"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1326.1-1399.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354$4551": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354$4550": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$procdff$4733": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 3 ],
            "D": [ 9 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4689": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1333.12-1333.13|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1333.8-1334.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 6 ],
            "S": [ 4 ],
            "Y": [ 9 ]
          }
        },
        "$specify$4393": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1339.3-1339.41"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4394": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1341.3-1341.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4395": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1343.3-1343.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4396": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1348.9-1348.31"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 5 ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4397": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354.3-1354.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 8 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330.2-1334.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354$4551_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354.7-1354.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354$4550_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1354.12-1354.14"
          }
        },
        "$procmux$4689_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "$procmux$4690_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328.8-1328.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328.17-1328.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328.11-1328.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1327.13-1327.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1328.14-1328.15"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1139.1-1192.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154$4533": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1160$4534": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161$4536": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154$4532": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161$4535": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$4736": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4699": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1145.8-1145.9|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1145.4-1148.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "0" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$4701": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1144.7-1144.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1144.3-1149.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$4378": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154.3-1154.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4379": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1156.3-1156.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4380": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1158.3-1158.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4381": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1160.3-1160.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4382": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161.3-1161.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1143.2-1149.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154$4533_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154.27-1154.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1160$4534_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1160.7-1160.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161$4536_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161.7-1161.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154$4532_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1154.32-1154.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161$4535_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1161.12-1161.14"
          }
        },
        "$procmux$4699_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$4700_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$4701_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$4702_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1141.8-1141.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1141.17-1141.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1141.11-1141.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1140.13-1140.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1141.14-1141.15"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1270.1-1323.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285$4544": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1291$4545": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292$4547": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ 10 ],
            "Y": [ 11 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285$4543": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 7 ]
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292$4546": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 10 ]
          }
        },
        "$procdff$4734": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 12 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4692": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1276.8-1276.9|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1276.4-1279.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ "1" ],
            "S": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$procmux$4694": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1275.7-1275.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1275.3-1280.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 13 ],
            "S": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$specify$4388": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285.3-1285.47"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 8 ],
            "SRC": [ 6 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4389": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1287.3-1287.27"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4390": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1289.3-1289.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ 4 ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4391": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1291.3-1291.48"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 9 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4392": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292.3-1292.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 6 ],
            "DST": [ 2 ],
            "EN": [ 11 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1274.2-1280.6"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285$4544_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285.27-1285.34"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1291$4545_Y": {
          "hide_name": 1,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1291.7-1291.14"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292$4547_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292.7-1292.14"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285$4543_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285.32-1285.34"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292$4546_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292.12-1292.14"
          }
        },
        "$procmux$4692_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$4693_CMP": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
          }
        },
        "$procmux$4694_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$4695_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1272.8-1272.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1272.17-1272.18"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1272.11-1272.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1271.13-1271.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1272.14-1272.15"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:953.1-1019.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:978$4523": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4739": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$4366": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:966.3-966.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4367": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:968.3-968.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4368": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:973.3-973.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4369": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:978.3-978.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:957.2-961.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:978$4523_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:978.7-978.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:955.8-955.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:955.14-955.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:954.13-954.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:955.11-955.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1070.1-1136.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1095$4529": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4737": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$4374": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1083.3-1083.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4375": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1085.3-1085.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4376": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090.3-1090.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4377": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1095.3-1095.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1074.2-1078.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1095$4529_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1095.7-1095.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072.8-1072.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072.14-1072.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1071.13-1071.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1072.11-1072.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:905.1-950.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:923$4520": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4740": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4707": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:910.7-910.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:910.3-913.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$4362": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:918.3-918.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4363": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:920.3-920.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4364": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:922.3-922.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4365": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:923.3-923.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:909.2-913.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:923$4520_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:923.7-923.9"
          }
        },
        "$procmux$4707_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$4708_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:907.8-907.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:907.14-907.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:906.13-906.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:907.11-907.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1022.1-1067.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040$4526": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4738": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "0",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4704": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1027.7-1027.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:1027.3-1030.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$4370": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1035.3-1035.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4371": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1037.3-1037.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4372": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1039.3-1039.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4373": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "0",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040.3-1040.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1026.2-1030.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040$4526_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1040.7-1040.9"
          }
        },
        "$procmux$4704_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$4705_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1024.8-1024.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1024.14-1024.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1023.13-1023.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1024.11-1024.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:376.1-442.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:401$4485": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4749": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$4325": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:389.3-389.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4326": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:391.3-391.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4327": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:396.3-396.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4328": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401.3-401.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:380.2-384.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:401$4485_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401.7-401.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:378.8-378.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:378.14-378.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:377.13-377.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:378.11-378.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:493.1-559.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:518$4491": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4747": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4 ],
            "CLK": [ 3 ],
            "D": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "$specify$4333": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:506.3-506.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4334": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100000",
            "T_LIMIT_MIN": "00000000000000000000000010100000",
            "T_LIMIT_TYP": "00000000000000000000000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:508.3-508.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4335": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000001001010111",
            "T_FALL_TYP": "00000000000000000000001001010111",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000001001010111",
            "T_RISE_TYP": "00000000000000000000001001010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:513.3-513.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4336": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:518.3-518.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:497.2-501.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:518$4491_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:518.7-518.9"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:495.8-495.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:495.14-495.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:494.13-494.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:495.11-495.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:328.1-373.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:346$4482": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4750": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4729": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:333.7-333.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:333.3-336.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "0" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$4321": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:341.3-341.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4322": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:343.3-343.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4323": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:345.3-345.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "0" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4324": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:346.3-346.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:332.2-336.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:346$4482_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:346.7-346.9"
          }
        },
        "$procmux$4729_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$4730_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:330.8-330.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:330.14-330.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:329.13-329.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:330.11-330.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:445.1-490.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:463$4488": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$procdff$4748": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 3 ],
            "D": [ 7 ],
            "Q": [ 2 ]
          }
        },
        "$procmux$4726": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:450.7-450.8|/usr/local/bin/../share/yosys/ice40/cells_sim.v:450.3-453.11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ "1" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$specify$4329": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000010101",
            "T_LIMIT_MIN": "00000000000000000000000000010101",
            "T_LIMIT_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:458.3-458.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4330": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:460.3-460.29"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4331": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:462.3-462.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "1" ],
            "DST": [ 2 ],
            "EN": [ 4 ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4332": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000001000011100",
            "T_FALL_TYP": "00000000000000000000001000011100",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000001000011100",
            "T_RISE_TYP": "00000000000000000000001000011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:463.3-463.40"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 5 ],
            "DST": [ 2 ],
            "EN": [ 6 ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "$0\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:449.2-453.11"
          }
        },
        "$1\\Q[0:0]": {
          "hide_name": 1,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:0.0-0.0"
          }
        },
        "$logic_not$/usr/local/bin/../share/yosys/ice40/cells_sim.v:463$4488_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:463.7-463.9"
          }
        },
        "$procmux$4726_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
          }
        },
        "$procmux$4727_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:447.8-447.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:447.14-447.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:446.13-446.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:447.11-447.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2752.1-2756.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2753.8-2753.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:152.1-162.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:154.9-154.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:153.9-153.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:113.1-150.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:117.9-117.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123.9-123.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:124.9-124.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:121.9-121.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:122.9-122.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:115.9-115.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:118.9-118.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:116.9-116.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:119.9-119.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:120.9-120.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:114.9-114.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2560.1-2577.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2573.9-2573.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2572.8-2572.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2571.8-2571.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2561.8-2561.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2562.8-2562.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2563.8-2563.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2564.8-2564.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2565.8-2565.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2566.8-2566.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2567.8-2567.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2568.8-2568.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2569.8-2569.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2570.8-2570.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2629.1-2669.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2660.9-2660.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2661.9-2661.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2659.9-2659.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2640.9-2640.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2639.9-2639.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2638.9-2638.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2637.9-2637.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2636.9-2636.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2635.9-2635.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2634.9-2634.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2633.9-2633.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2630.9-2630.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2648.9-2648.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2647.9-2647.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2646.9-2646.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2645.9-2645.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2644.9-2644.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2643.9-2643.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2642.9-2642.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2641.9-2641.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2658.9-2658.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2657.9-2657.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2656.9-2656.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2655.9-2655.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2654.9-2654.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2653.9-2653.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2652.9-2652.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2651.9-2651.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2631.9-2631.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2632.9-2632.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2649.9-2649.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2662.9-2662.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2663.9-2663.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2650.9-2650.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2664.9-2664.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2665.9-2665.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:7.1-111.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:10.9-10.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:16.9-16.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17.9-17.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:14.9-14.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:15.9-15.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:11.9-11.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:9.9-9.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:12.9-12.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:13.9-13.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:8.9-8.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2758.1-2825.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2770.9-2770.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2827.1-2889.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2830.9-2830.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2837.9-2837.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2836.9-2836.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2835.9-2835.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2834.9-2834.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2831.9-2831.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2829.9-2829.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2832.9-2832.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2833.9-2833.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2828.9-2828.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2726.1-2749.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2740.8-2740.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2739.8-2739.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2738.8-2738.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2737.8-2737.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2728.8-2728.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2727.8-2727.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2736.8-2736.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2735.8-2735.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2734.8-2734.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2733.8-2733.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2732.8-2732.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2731.8-2731.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2730.8-2730.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2729.8-2729.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2741.8-2741.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2742.8-2742.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2743.8-2743.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2605.1-2609.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2606.8-2606.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2607.9-2607.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2580.1-2585.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2583.9-2583.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2582.8-2582.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2581.8-2581.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.1-209.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$4309": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000110000010",
            "T_FALL_TYP": "00000000000000000000000110000010",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000111000001",
            "T_RISE_TYP": "00000000000000000000000111000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:176.3-176.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$4310": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000101111011",
            "T_FALL_TYP": "00000000000000000000000101111011",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000110010000",
            "T_RISE_TYP": "00000000000000000000000110010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:178.3-178.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$4311": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000101011111",
            "T_FALL_TYP": "00000000000000000000000101011111",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000101111011",
            "T_RISE_TYP": "00000000000000000000000101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180.3-180.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$4312": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000100100000",
            "T_FALL_TYP": "00000000000000000000000100100000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000100111100",
            "T_RISE_TYP": "00000000000000000000000100111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:182.3-182.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$4469": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 6 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$4470": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 5 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$4471": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 4 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$4472": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 3 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:169$4469_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.18-169.53"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:170$4470_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.18-170.53"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:171$4471_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.18-171.53"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:172$4472_Y": {
          "hide_name": 1,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:172.13-172.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.33-167.35"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.37-167.39"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.41-167.43"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.45-167.47"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:167.24-167.25"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171.13-171.15"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:170.13-170.15"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:169.13-169.15"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2892.1-3060.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2894.18-2894.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.12-2901.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.13-2903.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.19-2899.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2899.8-2899.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2895.8-2895.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2894.21-2894.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2895.15-2895.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2894.15-2894.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2893.13-2893.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2895.22-2895.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.8-2901.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2893.8-2893.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.9-2903.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2894.24-2894.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2895.29-2895.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2896.17-2896.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2896.8-2896.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2902.16-2902.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.18-2900.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2900.8-2900.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.18-2898.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2898.8-2898.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2897.17-2897.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2897.8-2897.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2901.21-2901.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2903.22-2903.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2417.1-2449.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2424.16-2424.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2425.10-2425.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2419.10-2419.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2420.10-2420.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2418.10-2418.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2430.10-2430.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2452.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2461.10-2461.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2459.16-2459.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2453.10-2453.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2454.10-2454.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2456.10-2456.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2455.10-2455.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2383.1-2414.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2392.10-2392.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2390.16-2390.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2389.10-2389.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2394.10-2394.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2391.10-2391.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2384.10-2384.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2385.10-2385.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2387.10-2387.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2386.10-2386.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2388.10-2388.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2393.10-2393.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2397.10-2397.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2396.10-2396.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2395.10-2395.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2321.1-2349.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2328.10-2328.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2326.16-2326.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2325.10-2325.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2330.10-2330.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2327.10-2327.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2323.10-2323.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2324.10-2324.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2322.10-2322.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2329.10-2329.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2333.10-2333.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2332.10-2332.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2331.10-2331.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2352.1-2380.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2359.10-2359.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2357.16-2357.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2356.10-2356.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2361.10-2361.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2358.10-2358.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2353.10-2353.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2354.10-2354.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2355.10-2355.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2360.10-2360.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2364.10-2364.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2363.10-2363.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2362.10-2362.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1403.1-1635.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1572$4553": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1574$4554": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1580$4555": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1584$4556": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4398": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1572.3-1572.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4399": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1574.3-1574.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4400": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1576.3-1576.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4401": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1578.3-1578.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4402": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1580.3-1580.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4403": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1582.3-1582.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4404": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1584.3-1584.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4405": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1586.3-1586.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4406": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1588.3-1588.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1572$4553_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1572.33-1572.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1574$4554_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1574.34-1574.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1580$4555_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1580.34-1580.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1584$4556_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1584.34-1584.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409.16-1409.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1406.16-1406.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1405.16-1405.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1405.22-1405.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1404.16-1404.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1405.29-1405.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1408.16-1408.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.16-1407.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.22-1407.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1409.22-1409.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1407.29-1407.31"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1637.1-1766.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1703$4557": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1705$4558": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1711$4559": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1715$4560": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4407": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1703.3-1703.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4408": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1705.3-1705.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4409": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1707.3-1707.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4410": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1709.3-1709.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4411": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1711.3-1711.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4412": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1713.3-1713.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4413": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1715.3-1715.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4414": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1717.3-1717.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4415": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1719.3-1719.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1703$4557_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1703.33-1703.44"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1705$4558_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1705.35-1705.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1711$4559_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1711.34-1711.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1715$4560_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1715.34-1715.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1643.16-1643.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1640.16-1640.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1639.23-1639.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1639.16-1639.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1638.16-1638.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1639.30-1639.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1642.16-1642.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1641.16-1641.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1641.22-1641.27"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1643.22-1643.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1641.29-1641.31"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1899.1-2028.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1965$4565": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1967$4566": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1973$4567": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1977$4568": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4425": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1965.3-1965.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4426": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1967.3-1967.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4427": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1969.3-1969.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1971.3-1971.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1973.3-1973.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1975.3-1975.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1977.3-1977.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1979.3-1979.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4433": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1981.3-1981.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1965$4565_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1965.34-1965.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1967$4566_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1967.35-1967.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1973$4567_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1973.35-1973.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1977$4568_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1977.35-1977.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1905.16-1905.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1902.16-1902.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1901.23-1901.28"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1901.16-1901.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1900.16-1900.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1901.30-1901.32"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1904.16-1904.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1903.23-1903.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1903.16-1903.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1905.22-1905.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1903.30-1903.32"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1768.1-1897.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1834$4561": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1836$4562": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1842$4563": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1846$4564": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$4416": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1834.3-1834.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4417": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1836.3-1836.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4418": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1838.3-1838.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4419": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1840.3-1840.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4420": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1842.3-1842.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4421": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1844.3-1844.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4422": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1846.3-1846.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4423": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1848.3-1848.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$4424": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1850.3-1850.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1834$4561_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1834.34-1834.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1836$4562_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1836.34-1836.45"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1842$4563_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1842.35-1842.46"
          }
        },
        "$logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1846$4564_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1846.35-1846.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1774.16-1774.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1771.16-1771.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1770.16-1770.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1770.22-1770.27"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1769.16-1769.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1770.29-1770.31"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1773.16-1773.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1772.23-1772.28"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1772.16-1772.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1774.22-1774.27"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1772.30-1772.32"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2588.1-2602.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2589.8-2589.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2594.9-2594.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2591.8-2591.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2595.9-2595.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2592.8-2592.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2596.9-2596.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2593.8-2593.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2590.8-2590.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2612.1-2626.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2618.9-2618.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2614.8-2614.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2619.9-2619.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2615.8-2615.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2620.9-2620.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2616.8-2616.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2613.8-2613.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2617.8-2617.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2672.1-2723.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2716.9-2716.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2715.9-2715.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2714.9-2714.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2713.9-2713.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2692.9-2692.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2709.9-2709.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2710.9-2710.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2704.9-2704.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2673.9-2673.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2686.9-2686.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2685.9-2685.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2703.9-2703.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2702.9-2702.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2701.9-2701.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2696.9-2696.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2674.9-2674.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2675.9-2675.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2694.9-2694.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2712.9-2712.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2695.9-2695.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2693.9-2693.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2707.9-2707.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2708.9-2708.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2705.9-2705.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2706.9-2706.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2496.1-2557.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2497.15-2497.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.14-2500.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.26-2500.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2498.15-2498.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2501.20-2501.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2499.14-2499.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.49-2500.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.42-2500.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.33-2500.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2500.8-2500.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2489.1-2494.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2490.8-2490.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2492.8-2492.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ice40/cells_sim.v:2491.8-2491.10"
          }
        }
      }
    },
    "risc_v_abs": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "risc_v_abs.v:25.1-216.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RSTN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "EN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "loadValue": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "outMemData": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "inMemInstruction": {
          "direction": "input",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "outPC": {
          "direction": "output",
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ]
        },
        "MemWriteTOMem": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "MemReadTOMem": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "inMemDataAddress": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "inMemData": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
        "RSTN_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 3 ],
            "O": [ 129 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 7 ],
            "E": [ 129 ],
            "Q": [ 101 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 8 ],
            "E": [ 129 ],
            "Q": [ 102 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 17 ],
            "E": [ 129 ],
            "Q": [ 111 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 18 ],
            "E": [ 129 ],
            "Q": [ 112 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 19 ],
            "E": [ 129 ],
            "Q": [ 113 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 20 ],
            "E": [ 129 ],
            "Q": [ 114 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 21 ],
            "E": [ 129 ],
            "Q": [ 115 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 22 ],
            "E": [ 129 ],
            "Q": [ 116 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 23 ],
            "E": [ 129 ],
            "Q": [ 117 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 24 ],
            "E": [ 129 ],
            "Q": [ 118 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 25 ],
            "E": [ 129 ],
            "Q": [ 119 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 26 ],
            "E": [ 129 ],
            "Q": [ 120 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 9 ],
            "E": [ 129 ],
            "Q": [ 103 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 27 ],
            "E": [ 129 ],
            "Q": [ 121 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 28 ],
            "E": [ 129 ],
            "Q": [ 122 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 29 ],
            "E": [ 129 ],
            "Q": [ 123 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 30 ],
            "E": [ 129 ],
            "Q": [ 124 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "E": [ 129 ],
            "Q": [ 125 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 32 ],
            "E": [ 129 ],
            "Q": [ 126 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 33 ],
            "E": [ 129 ],
            "Q": [ 127 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 34 ],
            "E": [ 129 ],
            "Q": [ 128 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 10 ],
            "E": [ 129 ],
            "Q": [ 104 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 11 ],
            "E": [ 129 ],
            "Q": [ 105 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 12 ],
            "E": [ 129 ],
            "Q": [ 106 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 13 ],
            "E": [ 129 ],
            "Q": [ 107 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 14 ],
            "E": [ 129 ],
            "Q": [ 108 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 15 ],
            "E": [ 129 ],
            "Q": [ 109 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 16 ],
            "E": [ 129 ],
            "Q": [ 110 ],
            "R": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 5 ],
            "E": [ 129 ],
            "Q": [ 99 ],
            "S": [ 3 ]
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:39.3-46.6|stage1.v:56.3-62.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 6 ],
            "E": [ 129 ],
            "Q": [ 100 ],
            "S": [ 3 ]
          }
        }
      },
      "netnames": {
        "AddRD_MemWb": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "risc_v_abs.v:55.12-55.23"
          }
        },
        "AddRd_ExMem": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "risc_v_abs.v:55.36-55.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "risc_v_abs.v:26.12-26.15"
          }
        },
        "EN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "risc_v_abs.v:28.12-28.14"
          }
        },
        "EN1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:204.17-204.20"
          }
        },
        "ENIFIDINST": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:79.32-79.42"
          }
        },
        "ENPC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:79.6-79.10"
          }
        },
        "EN_IF_ID_INST": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:45.6-45.19"
          }
        },
        "EN_IF_ID_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:44.6-44.17"
          }
        },
        "EN_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:43.6-43.11"
          }
        },
        "ExMemAluResult": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
          }
        },
        "ExMemRegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:113.5-113.18"
          }
        },
        "ExMem_MemReadStage3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:73.33-73.52"
          }
        },
        "ExMem_MemWriteStage3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:73.59-73.79"
          }
        },
        "ExMem_MemtoRegStage3": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:73.86-73.106"
          }
        },
        "ExMem_ReadData2Bypass": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "risc_v_abs.v:74.41-74.62"
          }
        },
        "ExMem_RegwriteStage3": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:73.6-73.26"
          }
        },
        "MemInstructionPipe": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "x", "x", "x", "x", "x", "0", "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "risc_v_abs.v:53.13-53.31"
          }
        },
        "MemReadTOMem": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:34.13-34.25"
          }
        },
        "MemRead_TOMem": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:50.27-50.40"
          }
        },
        "MemWriteTOMem": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:33.13-33.26"
          }
        },
        "MemWrite_TOMem": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:50.6-50.20"
          }
        },
        "PCPipe": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "risc_v_abs.v:54.13-54.19"
          }
        },
        "RSTN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "risc_v_abs.v:27.12-27.16"
          }
        },
        "Stage_1.CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_1 CLK",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:26.12-26.15"
          }
        },
        "Stage_1.EN_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 EN_PC",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:28.12-28.17"
          }
        },
        "Stage_1.EN_PIPE_Instruction": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 EN_PIPE_Instruction",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:30.12-30.31"
          }
        },
        "Stage_1.IF_ID_PC.a": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_PC a",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:29.22-29.23|stage1.v:82.3-87.18"
          }
        },
        "Stage_1.IF_ID_PC.b": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_PC b",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:30.22-30.23|stage1.v:82.3-87.18"
          }
        },
        "Stage_1.IF_ID_PC.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_PC clk",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:26.12-26.15|stage1.v:82.3-87.18"
          }
        },
        "Stage_1.IF_ID_PC.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_PC rst_n",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:27.12-27.17|stage1.v:82.3-87.18"
          }
        },
        "Stage_1.IF_ID_instruction.a": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_instruction a",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:29.22-29.23|stage1.v:91.3-96.27",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_1.IF_ID_instruction.b": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "x", "x", "x", "x", "x", "0", "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_instruction b",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:30.22-30.23|stage1.v:91.3-96.27"
          }
        },
        "Stage_1.IF_ID_instruction.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_instruction clk",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:26.12-26.15|stage1.v:91.3-96.27"
          }
        },
        "Stage_1.IF_ID_instruction.enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_instruction enable",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:28.12-28.18|stage1.v:91.3-96.27"
          }
        },
        "Stage_1.IF_ID_instruction.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_1 IF_ID_instruction rst_n",
            "src": "risc_v_abs.v:84.3-96.12|registerNbit.v:27.12-27.17|stage1.v:91.3-96.27"
          }
        },
        "Stage_1.Incrementer.connection": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer connection",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:34.16-34.26|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[10].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[10].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[10].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[10].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[10].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[11].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[11].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[11].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[11].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[11].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[12].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[12].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[12].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[12].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[12].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[13].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[13].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[13].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[13].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[13].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[14].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[14].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[14].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[14].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[14].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[15].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[15].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[15].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[15].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[15].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[16].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[16].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[16].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[16].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[16].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[17].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[17].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[17].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[17].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[17].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[18].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[18].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[18].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[18].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[18].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[19].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[19].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[19].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[19].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[19].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[1].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[1].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[1].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[1].subBlock.res": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[1].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[20].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[20].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[20].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[20].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[20].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[21].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[21].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[21].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[21].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[21].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[22].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[22].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[22].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[22].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[22].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[23].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[23].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[23].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[23].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[23].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[24].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[24].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[24].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[24].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[24].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[25].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[25].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[25].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[25].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[25].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[26].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[26].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[26].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[26].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[26].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[27].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[27].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[27].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[27].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[27].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[28].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[28].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[28].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[28].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[28].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[2].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[2].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[2].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[2].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[2].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[3].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[3].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[3].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[3].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[3].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[4].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[4].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[4].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[4].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[4].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[5].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[5].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[5].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[5].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[5].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[6].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[6].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[6].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[6].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[6].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[7].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[7].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[7].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[7].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[7].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[8].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[8].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[8].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[8].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[8].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.cout": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[9].subBlock cout",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:29.13-29.17|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.in1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[9].subBlock in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:26.12-26.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.in2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[9].subBlock in2",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:27.12-27.15|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.genSubBlock[9].subBlock.res": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer genSubBlock[9].subBlock res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:40.27-44.21|incrementerSubBlock.v:28.13-28.16|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.in1": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer in1",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:26.22-26.25|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Incrementer.res": {
          "hide_name": 0,
          "bits": [ "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 Incrementer res",
            "src": "risc_v_abs.v:84.3-96.12|incrementerBlock.v:27.23-27.26|stage1.v:76.3-78.22"
          }
        },
        "Stage_1.Mux.A": {
          "hide_name": 0,
          "bits": [ "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 Mux A",
            "src": "risc_v_abs.v:84.3-96.12|mux2to1Nbit.v:26.22-26.23|stage1.v:68.3-72.19"
          }
        },
        "Stage_1.Mux.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 Mux B",
            "src": "risc_v_abs.v:84.3-96.12|mux2to1Nbit.v:27.22-27.23|stage1.v:68.3-72.19"
          }
        },
        "Stage_1.Mux.S": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_1 Mux S",
            "src": "risc_v_abs.v:84.3-96.12|mux2to1Nbit.v:38.10-38.11|stage1.v:68.3-72.19"
          }
        },
        "Stage_1.Mux.Z": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 Mux Z",
            "src": "risc_v_abs.v:84.3-96.12|mux2to1Nbit.v:29.22-29.23|stage1.v:68.3-72.19"
          }
        },
        "Stage_1.Mux.s": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_1 Mux s",
            "src": "risc_v_abs.v:84.3-96.12|mux2to1Nbit.v:28.12-28.13|stage1.v:68.3-72.19"
          }
        },
        "Stage_1.ProgramCounter.a": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 ProgramCounter a",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:30.22-30.23|stage1.v:56.3-62.17"
          }
        },
        "Stage_1.ProgramCounter.b": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "hdlname": "Stage_1 ProgramCounter b",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:31.22-31.23|stage1.v:56.3-62.17"
          }
        },
        "Stage_1.ProgramCounter.b_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "Stage_1.ProgramCounter.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_1 ProgramCounter clk",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:26.12-26.15|stage1.v:56.3-62.17"
          }
        },
        "Stage_1.ProgramCounter.enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_1 ProgramCounter enable",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:28.12-28.18|stage1.v:56.3-62.17"
          }
        },
        "Stage_1.ProgramCounter.loadValue": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "hdlname": "Stage_1 ProgramCounter loadValue",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:29.22-29.31|stage1.v:56.3-62.17"
          }
        },
        "Stage_1.ProgramCounter.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_1 ProgramCounter rst_n",
            "src": "risc_v_abs.v:84.3-96.12|PC.v:27.12-27.17|stage1.v:56.3-62.17"
          }
        },
        "Stage_1.RSTN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_1 RSTN",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:27.12-27.16"
          }
        },
        "Stage_1.loadValue": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "hdlname": "Stage_1 loadValue",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:32.22-32.31"
          }
        },
        "Stage_1.outMemInstruction": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "hdlname": "Stage_1 outMemInstruction",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:33.22-33.39",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_1.outMemInstructionPipe": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "x", "x", "x", "x", "x", "0", "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_1 outMemInstructionPipe",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:36.23-36.44"
          }
        },
        "Stage_1.outPC": {
          "hide_name": 0,
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "hdlname": "Stage_1 outPC",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:35.23-35.28"
          }
        },
        "Stage_1.outPipeRegPC": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_1 outPipeRegPC",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:37.23-37.35"
          }
        },
        "Stage_1.out_PC": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "hdlname": "Stage_1 out_PC",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:52.16-52.22"
          }
        },
        "Stage_1.out_pc": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_1 out_pc",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:77.7-77.13"
          }
        },
        "Stage_1.selJump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_1 selJump",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:31.12-31.19"
          }
        },
        "Stage_1.targetAddJump": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 targetAddJump",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:34.22-34.35"
          }
        },
        "Stage_1.targetAddPC": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "hdlname": "Stage_1 targetAddPC",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:51.16-51.27"
          }
        },
        "Stage_1.targetAddress": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 targetAddress",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:49.16-49.29"
          }
        },
        "Stage_1.targetAddressSeq": {
          "hide_name": 0,
          "bits": [ "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_1 targetAddressSeq",
            "src": "risc_v_abs.v:84.3-96.12|stage1.v:50.16-50.32"
          }
        },
        "Stage_2.AddRD_ExMem": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 AddRD_ExMem",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:38.18-38.29"
          }
        },
        "Stage_2.AddRD_MemWb": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 AddRD_MemWb",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:31.18-31.29"
          }
        },
        "Stage_2.CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 CLK",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:26.12-26.15"
          }
        },
        "Stage_2.ComparatorBlock.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ComparatorBlock RdAdd",
            "src": "risc_v_abs.v:101.3-133.11|Comparator_Nbit.v:26.22-26.27|stage2.v:138.3-141.12"
          }
        },
        "Stage_2.ComparatorBlock.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ComparatorBlock RsAdd",
            "src": "risc_v_abs.v:101.3-133.11|Comparator_Nbit.v:27.22-27.27|stage2.v:138.3-141.12"
          }
        },
        "Stage_2.ComparatorBlock.equality": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 ComparatorBlock equality",
            "src": "risc_v_abs.v:101.3-133.11|Comparator_Nbit.v:28.13-28.21|stage2.v:138.3-141.12"
          }
        },
        "Stage_2.ControlUnitBlock.branch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 ControlUnitBlock branch",
            "src": "risc_v_abs.v:101.3-133.11|ControlUnit.v:43.13-43.19|stage2.v:217.15-243.19"
          }
        },
        "Stage_2.ControlUnitBlock.func3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 ControlUnitBlock func3",
            "src": "risc_v_abs.v:101.3-133.11|ControlUnit.v:27.18-27.23|stage2.v:217.15-243.19"
          }
        },
        "Stage_2.ControlUnitBlock.func7": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ControlUnitBlock func7",
            "src": "risc_v_abs.v:101.3-133.11|ControlUnit.v:28.18-28.23|stage2.v:217.15-243.19"
          }
        },
        "Stage_2.ControlUnitBlock.jal_ok": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ControlUnitBlock jal_ok",
            "src": "risc_v_abs.v:101.3-133.11|ControlUnit.v:86.19-86.25|stage2.v:217.15-243.19"
          }
        },
        "Stage_2.ControlUnitBlock.opcode": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 ControlUnitBlock opcode",
            "src": "risc_v_abs.v:101.3-133.11|ControlUnit.v:26.18-26.24|stage2.v:217.15-243.19"
          }
        },
        "Stage_2.ControlUnitBlock.zero": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 ControlUnitBlock zero",
            "src": "risc_v_abs.v:101.3-133.11|ControlUnit.v:29.12-29.16|stage2.v:217.15-243.19"
          }
        },
        "Stage_2.EN": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:28.12-28.14"
          }
        },
        "Stage_2.EN_AddRD": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_AddRD",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.6-101.14"
          }
        },
        "Stage_2.EN_AddRS1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_AddRS1",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.37-101.46"
          }
        },
        "Stage_2.EN_AddRS2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_AddRS2",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.21-101.30"
          }
        },
        "Stage_2.EN_EX": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_EX",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.92-101.97"
          }
        },
        "Stage_2.EN_IF_ID_INST": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 EN_IF_ID_INST",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:55.13-55.26"
          }
        },
        "Stage_2.EN_IF_ID_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 EN_IF_ID_PC",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:54.13-54.24"
          }
        },
        "Stage_2.EN_Imm": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_Imm",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.53-101.59"
          }
        },
        "Stage_2.EN_MEM": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_MEM",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.104-101.110"
          }
        },
        "Stage_2.EN_PC": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 EN_PC",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:56.13-56.18"
          }
        },
        "Stage_2.EN_RS1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_RS1",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.79-101.85"
          }
        },
        "Stage_2.EN_RS2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_RS2",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.66-101.72"
          }
        },
        "Stage_2.EN_WB": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 EN_WB",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:101.117-101.122"
          }
        },
        "Stage_2.HazardDetectorBlock.ADD1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ADD1",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:41.18-41.22|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ADD2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ADD2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:42.18-42.22|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.EX_MEM_ADDRD": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock EX_MEM_ADDRD",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:44.18-44.30|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.EX_MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock EX_MEM_RegWrite",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:27.12-27.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ID_EX_ADDRD": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ID_EX_ADDRD",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:43.18-43.29|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ID_EX_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ID_EX_RegWrite",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:26.12-26.26|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.IF_ID_INSTenable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock IF_ID_INSTenable",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:48.13-48.29|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.IF_ID_PCenable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock IF_ID_PCenable",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:47.13-47.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.MEM_WB_ADDRD": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock MEM_WB_ADDRD",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:45.18-45.30|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.MEM_WB_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock MEM_WB_RegWrite",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:28.12-28.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.Mux_control": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock Mux_control",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:46.13-46.24|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.PC_enable": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock PC_enable",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:49.13-49.22|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.bobble_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock bobble_1",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.308-55.316|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.bobble_2": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock bobble_2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.252-55.260|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.bobble_3": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock bobble_3",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.237-55.245|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.bobbleout": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock bobbleout",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.383-55.392|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock clk",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:39.12-39.15|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1 RdAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:59.3-62.25|Comparator_Nbit.v:26.22-26.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1 RsAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:59.3-62.25|Comparator_Nbit.v:27.22-27.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1.equality": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1 equality",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:59.3-62.25|Comparator_Nbit.v:28.13-28.21|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_2.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1_2 RdAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:77.3-80.27|Comparator_Nbit.v:26.22-26.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_2.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1_2 RsAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:77.3-80.27|Comparator_Nbit.v:27.22-27.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_2.equality": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1_2 equality",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:77.3-80.27|Comparator_Nbit.v:28.13-28.21|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_3.RdAdd": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1_3 RdAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:93.3-96.27|Comparator_Nbit.v:26.22-26.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp1_3.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp1_3 RsAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:93.3-96.27|Comparator_Nbit.v:27.22-27.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2 RdAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:66.3-69.25|Comparator_Nbit.v:26.22-26.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2 RsAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:66.3-69.25|Comparator_Nbit.v:27.22-27.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2.equality": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2 equality",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:66.3-69.25|Comparator_Nbit.v:28.13-28.21|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_2.RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2_2 RdAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:84.3-87.27|Comparator_Nbit.v:26.22-26.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_2.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2_2 RsAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:84.3-87.27|Comparator_Nbit.v:27.22-27.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_2.equality": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2_2 equality",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:84.3-87.27|Comparator_Nbit.v:28.13-28.21|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_3.RdAdd": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2_3 RdAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:100.3-103.27|Comparator_Nbit.v:26.22-26.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.comp2_3.RsAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock comp2_3 RsAdd",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:100.3-103.27|Comparator_Nbit.v:27.22-27.27|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffLW.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffLW clk",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:130.9-135.14|ff_en.v:26.12-26.15|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffLW.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffLW en",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:130.9-135.14|ff_en.v:28.12-28.14|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffLW.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffLW rst_n",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:130.9-135.14|ff_en.v:27.12-27.17|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.a": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble2 a",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:120.9-125.19|ff_en.v:29.12-29.13|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble2 clk",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:120.9-125.19|ff_en.v:26.12-26.15|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble2 en",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:120.9-125.19|ff_en.v:28.12-28.14|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble2 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:120.9-125.19|ff_en.v:27.12-27.17|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble2input": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble2input",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.287-55.301|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.a": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble3 a",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:109.9-114.19|ff_en.v:29.12-29.13|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble3 clk",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:109.9-114.19|ff_en.v:26.12-26.15|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.en": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble3 en",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:109.9-114.19|ff_en.v:28.12-28.14|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.ffbobble3.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock ffbobble3 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:109.9-114.19|ff_en.v:27.12-27.17|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.instBEQ": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock instBEQ",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:29.12-29.19|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.outadd2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock outadd2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.122-55.129|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.outadd2_2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock outadd2_2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.136-55.145|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock outcomp1",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.24-55.32|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp1_2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock outcomp1_2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.39-55.49|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock outcomp2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.73-55.81|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.outcomp2_2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock outcomp2_2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.88-55.98|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock rst_n",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:40.12-40.17|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.same_reg": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock same_reg",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.168-55.176|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.same_reg_2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock same_reg_2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.183-55.193|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.HazardDetectorBlock.verify_Add2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 HazardDetectorBlock verify_Add2",
            "src": "risc_v_abs.v:101.3-133.11|HazardDetector.v:55.6-55.17|stage2.v:247.18-271.11"
          }
        },
        "Stage_2.ID_EX_AddRS1.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AddRS1 a",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:29.22-29.23|stage2.v:303.3-308.20"
          }
        },
        "Stage_2.ID_EX_AddRS1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AddRS1 clk",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:26.12-26.15|stage2.v:303.3-308.20"
          }
        },
        "Stage_2.ID_EX_AddRS1.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AddRS1 enable",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:28.12-28.18|stage2.v:303.3-308.20"
          }
        },
        "Stage_2.ID_EX_AddRS1.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AddRS1 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:27.12-27.17|stage2.v:303.3-308.20"
          }
        },
        "Stage_2.ID_EX_AluOP.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AluOP clk",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:26.12-26.15|stage2.v:355.3-360.19"
          }
        },
        "Stage_2.ID_EX_AluOP.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AluOP enable",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:28.12-28.18|stage2.v:355.3-360.19"
          }
        },
        "Stage_2.ID_EX_AluOP.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AluOP rst_n",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:27.12-27.17|stage2.v:355.3-360.19"
          }
        },
        "Stage_2.ID_EX_AluSrc.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AluSrc clk",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:26.12-26.15|stage2.v:346.9-351.20"
          }
        },
        "Stage_2.ID_EX_AluSrc.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AluSrc en",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:28.12-28.14|stage2.v:346.9-351.20"
          }
        },
        "Stage_2.ID_EX_AluSrc.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_AluSrc rst_n",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:27.12-27.17|stage2.v:346.9-351.20"
          }
        },
        "Stage_2.ID_EX_Imm.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_Imm a",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:29.22-29.23|stage2.v:321.3-326.20"
          }
        },
        "Stage_2.ID_EX_Imm.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_Imm clk",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:26.12-26.15|stage2.v:321.3-326.20"
          }
        },
        "Stage_2.ID_EX_Imm.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_Imm enable",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:28.12-28.18|stage2.v:321.3-326.20"
          }
        },
        "Stage_2.ID_EX_Imm.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_Imm rst_n",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:27.12-27.17|stage2.v:321.3-326.20"
          }
        },
        "Stage_2.ID_EX_MemRD.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemRD b",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:30.12-30.13|stage2.v:369.9-374.19"
          }
        },
        "Stage_2.ID_EX_MemRD.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemRD clk",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:26.12-26.15|stage2.v:369.9-374.19"
          }
        },
        "Stage_2.ID_EX_MemRD.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemRD en",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:28.12-28.14|stage2.v:369.9-374.19"
          }
        },
        "Stage_2.ID_EX_MemRD.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemRD rst_n",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:27.12-27.17|stage2.v:369.9-374.19"
          }
        },
        "Stage_2.ID_EX_MemToReg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemToReg clk",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:26.12-26.15|stage2.v:376.9-381.22"
          }
        },
        "Stage_2.ID_EX_MemToReg.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemToReg en",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:28.12-28.14|stage2.v:376.9-381.22"
          }
        },
        "Stage_2.ID_EX_MemToReg.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemToReg rst_n",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:27.12-27.17|stage2.v:376.9-381.22"
          }
        },
        "Stage_2.ID_EX_MemWR.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemWR clk",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:26.12-26.15|stage2.v:362.9-367.19"
          }
        },
        "Stage_2.ID_EX_MemWR.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemWR en",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:28.12-28.14|stage2.v:362.9-367.19"
          }
        },
        "Stage_2.ID_EX_MemWR.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_MemWR rst_n",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:27.12-27.17|stage2.v:362.9-367.19"
          }
        },
        "Stage_2.ID_EX_RS1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_RS1 clk",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:26.12-26.15|stage2.v:339.3-344.19"
          }
        },
        "Stage_2.ID_EX_RS1.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_RS1 enable",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:28.12-28.18|stage2.v:339.3-344.19"
          }
        },
        "Stage_2.ID_EX_RS1.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_RS1 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|registerNbit.v:27.12-27.17|stage2.v:339.3-344.19"
          }
        },
        "Stage_2.ID_EX_RegWR.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_RegWR clk",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:26.12-26.15|stage2.v:383.9-388.19"
          }
        },
        "Stage_2.ID_EX_RegWR.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_RegWR en",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:28.12-28.14|stage2.v:383.9-388.19"
          }
        },
        "Stage_2.ID_EX_RegWR.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 ID_EX_RegWR rst_n",
            "src": "risc_v_abs.v:101.3-133.11|ff_en.v:27.12-27.17|stage2.v:383.9-388.19"
          }
        },
        "Stage_2.ImmediateBlock.BEQ": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock BEQ",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:35.12-35.15|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.Immediate": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock Immediate",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:40.20-40.29|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst11_8": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst11_8",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:54.34-54.42|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst19_12": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst19_12",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:52.12-52.21|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst20": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst20",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:51.6-51.12|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst24_21": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst24_21",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:54.12-54.21|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst30_25": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst30_25",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:53.12-53.21|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst31_20": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst31_20",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:50.13-50.22|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst31exp11": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst31exp11",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:50.58-50.69|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst31exp8": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst31exp8",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:52.55-52.65|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.inst7": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock inst7",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:51.19-51.24|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.ImmediateBlock.instruction": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "x", "x", "x", "x", "x", "0", "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 ImmediateBlock instruction",
            "src": "risc_v_abs.v:101.3-133.11|ImmediateGenerator.v:39.19-39.30|stage2.v:145.22-160.20"
          }
        },
        "Stage_2.MemInstructionPipe": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "x", "x", "x", "x", "x", "0", "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 MemInstructionPipe",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:29.22-29.40"
          }
        },
        "Stage_2.MuxIn1Reg.A": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 MuxIn1Reg A",
            "src": "risc_v_abs.v:101.3-133.11|mux2to1Nbit.v:26.22-26.23|stage2.v:190.3-194.15"
          }
        },
        "Stage_2.MuxIn1Reg.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 MuxIn1Reg B",
            "src": "risc_v_abs.v:101.3-133.11|mux2to1Nbit.v:27.22-27.23|stage2.v:190.3-194.15"
          }
        },
        "Stage_2.MuxRS1.A": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 MuxRS1 A",
            "src": "risc_v_abs.v:101.3-133.11|mux2to1Nbit.v:26.22-26.23|stage2.v:210.3-214.15"
          }
        },
        "Stage_2.MuxRS1.B": {
          "hide_name": 0,
          "bits": [ "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 MuxRS1 B",
            "src": "risc_v_abs.v:101.3-133.11|mux2to1Nbit.v:27.22-27.23|stage2.v:210.3-214.15"
          }
        },
        "Stage_2.PCPIPE": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 PCPIPE",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:172.7-172.13"
          }
        },
        "Stage_2.PCPipe": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 PCPipe",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:30.22-30.28"
          }
        },
        "Stage_2.PC_Pipe": {
          "hide_name": 0,
          "bits": [ "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 PC_Pipe",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:99.13-99.20"
          }
        },
        "Stage_2.PC_Pipe_s": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 PC_Pipe_s",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:100.13-100.22"
          }
        },
        "Stage_2.RS1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RS1",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:70.13-70.16"
          }
        },
        "Stage_2.RS2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RS2",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:70.30-70.33"
          }
        },
        "Stage_2.RSTN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RSTN",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:27.12-27.16"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux1.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 Mux1 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:74.3-84.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux2.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 Mux2 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:88.3-98.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux3.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 Mux3 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:102.3-112.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Mux4.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 Mux4 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:116.3-126.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Muxfin.S": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 Muxfin S",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux4to1.v:30.18-30.19|mux32to1.v:130.3-136.7|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Muxfin.Z": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 Muxfin Z",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux4to1.v:31.22-31.23|mux32to1.v:130.3-136.7|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.SEL1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 SEL1",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux32to1.v:66.12-66.16|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.SEL2": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 SEL2",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux32to1.v:67.12-67.16|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX1.Y": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX1 Y",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:341.12-375.15|mux32to1.v:59.20-59.21|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux1.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Mux1 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:74.3-84.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux2.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Mux2 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:88.3-98.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux3.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Mux3 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:102.3-112.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Mux4.SEL": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Mux4 SEL",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux_8_to_1.v:34.18-34.21|mux32to1.v:116.3-126.8|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Muxfin.S": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Muxfin S",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux4to1.v:30.18-30.19|mux32to1.v:130.3-136.7|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Muxfin.Z": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Muxfin Z",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux4to1.v:31.22-31.23|mux32to1.v:130.3-136.7|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.SEL1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 SEL1",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux32to1.v:66.12-66.16|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.SEL2": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 SEL2",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux32to1.v:67.12-67.16|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Sel": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Sel",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux32to1.v:58.18-58.21|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.MUX2.Y": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock MUX2 Y",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:377.12-411.15|mux32to1.v:59.20-59.21|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG0.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG0 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:53.3-58.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG0.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG0 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:53.3-58.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG1 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:62.3-67.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG1.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG1 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:62.3-67.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG10.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG10 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:144.3-149.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG10.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG10 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:144.3-149.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG11.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG11 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:153.3-158.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG11.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG11 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:153.3-158.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG12.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG12 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:162.3-167.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG12.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG12 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:162.3-167.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG13.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG13 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:171.3-176.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG13.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG13 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:171.3-176.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG14.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG14 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:180.3-185.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG14.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG14 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:180.3-185.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG15.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG15 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:189.3-194.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG15.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG15 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:189.3-194.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG16.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG16 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:198.3-203.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG16.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG16 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:198.3-203.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG17.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG17 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:207.3-212.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG17.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG17 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:207.3-212.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG18.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG18 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:216.3-221.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG18.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG18 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:216.3-221.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG19.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG19 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:225.3-230.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG19.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG19 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:225.3-230.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG2.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG2 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:72.3-77.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG2.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG2 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:72.3-77.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG20.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG20 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:234.3-239.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG20.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG20 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:234.3-239.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG21.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG21 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:243.3-248.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG21.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG21 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:243.3-248.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG22.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG22 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:252.3-257.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG22.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG22 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:252.3-257.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG23.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG23 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:261.3-266.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG23.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG23 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:261.3-266.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG24.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG24 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:270.3-275.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG24.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG24 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:270.3-275.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG25.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG25 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:279.3-284.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG25.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG25 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:279.3-284.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG26.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG26 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:288.3-293.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG26.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG26 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:288.3-293.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG27.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG27 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:297.3-302.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG27.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG27 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:297.3-302.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG28.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG28 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:306.3-311.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG28.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG28 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:306.3-311.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG29.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG29 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:315.3-320.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG29.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG29 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:315.3-320.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG3.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG3 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:81.3-86.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG3.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG3 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:81.3-86.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG30.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG30 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:324.3-329.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG30.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG30 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:324.3-329.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG31.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG31 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:333.3-338.10|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG31.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG31 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:333.3-338.10|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG4.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG4 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:90.3-95.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG4.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG4 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:90.3-95.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG5.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG5 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:99.3-104.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG5.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG5 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:99.3-104.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG6.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG6 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:108.3-113.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG6.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG6 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:108.3-113.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG7.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG7 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:117.3-122.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG7.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG7 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:117.3-122.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG8.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG8 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:126.3-131.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG8.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG8 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:126.3-131.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG9.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG9 clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:135.3-140.9|register_nbit_clock_n.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.REG9.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock REG9 rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:135.3-140.9|register_nbit_clock_n.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.ReadRS2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock ReadRS2",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:30.18-30.25|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.Readdata1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock Readdata1",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:33.20-33.29|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.Readdata2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock Readdata2",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:34.20-34.29|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC1.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC1 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:63.11-66.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC2.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC2 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:68.11-71.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC3.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC3 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:73.11-76.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC4.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC4 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:78.11-81.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC5.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC5 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:83.11-86.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC6.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC6 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:88.11-91.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC7.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC7 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:93.11-96.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.DEC8.w": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER DEC8 w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec2to4.v:26.18-26.19|dec5to32.v:98.11-101.22|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.FIRSTDEC.w": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER FIRSTDEC w",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec3to8.v:26.18-26.19|dec5to32.v:58.11-61.21|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.ingressi2": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER ingressi2",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec5to32.v:37.12-37.21|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.ingresso1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER ingresso1",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec5to32.v:36.12-36.21|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.WRITEDECODER.x": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock WRITEDECODER x",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:44.12-47.20|dec5to32.v:26.18-26.19|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock clk",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:26.12-26.15|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock rst_n",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:27.12-27.17|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.RegisterBlock.writereg": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 RegisterBlock writereg",
            "src": "risc_v_abs.v:101.3-133.11|register_32_mainblock.v:31.18-31.26|stage2.v:196.23-205.9"
          }
        },
        "Stage_2.adderBlock.IN1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 adderBlock IN1",
            "src": "risc_v_abs.v:101.3-133.11|adderSubNbit.v:26.22-26.25|stage2.v:180.3-183.20"
          }
        },
        "Stage_2.adderBlock.IN2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 adderBlock IN2",
            "src": "risc_v_abs.v:101.3-133.11|adderSubNbit.v:27.22-27.25|stage2.v:180.3-183.20"
          }
        },
        "Stage_2.adderBlock.SUM": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 adderBlock SUM",
            "src": "risc_v_abs.v:101.3-133.11|adderSubNbit.v:28.23-28.26|stage2.v:180.3-183.20"
          }
        },
        "Stage_2.andBlockEqRs1.IN1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockEqRs1 IN1",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:26.22-26.25|stage2.v:124.3-127.15"
          }
        },
        "Stage_2.andBlockEqRs1.IN2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockEqRs1 IN2",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:27.22-27.25|stage2.v:124.3-127.15"
          }
        },
        "Stage_2.andBlockEqRs1.RES": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockEqRs1 RES",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:28.23-28.26|stage2.v:124.3-127.15"
          }
        },
        "Stage_2.andBlockEqRs2.IN1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockEqRs2 IN1",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:26.22-26.25|stage2.v:131.3-134.15"
          }
        },
        "Stage_2.andBlockEqRs2.IN2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockEqRs2 IN2",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:27.22-27.25|stage2.v:131.3-134.15"
          }
        },
        "Stage_2.andBlockEqRs2.RES": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockEqRs2 RES",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:28.23-28.26|stage2.v:131.3-134.15"
          }
        },
        "Stage_2.andBlockJumpA.IN1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockJumpA IN1",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:26.22-26.25|stage2.v:164.3-167.13"
          }
        },
        "Stage_2.andBlockJumpA.IN2": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockJumpA IN2",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:27.22-27.25|stage2.v:164.3-167.13"
          }
        },
        "Stage_2.andBlockJumpA.RES": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockJumpA RES",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:28.23-28.26|stage2.v:164.3-167.13"
          }
        },
        "Stage_2.andBlockJumpB.IN1": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockJumpB IN1",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:26.22-26.25|stage2.v:171.3-174.13"
          }
        },
        "Stage_2.andBlockJumpB.IN2": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockJumpB IN2",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:27.22-27.25|stage2.v:171.3-174.13"
          }
        },
        "Stage_2.andBlockJumpB.RES": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 andBlockJumpB RES",
            "src": "risc_v_abs.v:101.3-133.11|andBlock.v:28.23-28.26|stage2.v:171.3-174.13"
          }
        },
        "Stage_2.beqOK": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 beqOK",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:108.18-108.23"
          }
        },
        "Stage_2.branch": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 branch",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:87.6-87.12"
          }
        },
        "Stage_2.controlSignals": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 controlSignals",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:94.12-94.26"
          }
        },
        "Stage_2.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 en",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:274.21-274.23"
          }
        },
        "Stage_2.en_Eq": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 en_Eq",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:102.48-102.53"
          }
        },
        "Stage_2.en_jump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 en_jump",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:102.34-102.41"
          }
        },
        "Stage_2.en_jump_a": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "Stage_2 en_jump_a",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:103.55-103.64"
          }
        },
        "Stage_2.en_jump_b": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "Stage_2 en_jump_b",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:103.78-103.87"
          }
        },
        "Stage_2.en_xor_rs1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 en_xor_rs1",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:104.59-104.69"
          }
        },
        "Stage_2.en_xor_rs2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 en_xor_rs2",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:104.83-104.93"
          }
        },
        "Stage_2.immediateValue": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 immediateValue",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:83.13-83.27"
          }
        },
        "Stage_2.immediate_Value": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 immediate_Value",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:84.13-84.28"
          }
        },
        "Stage_2.in_en_A": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 in_en_A",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:103.13-103.20"
          }
        },
        "Stage_2.in_en_B": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 in_en_B",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:103.34-103.41"
          }
        },
        "Stage_2.in_en_rs1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 in_en_rs1",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:104.13-104.22"
          }
        },
        "Stage_2.in_en_rs2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 in_en_rs2",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:104.36-104.45"
          }
        },
        "Stage_2.mux_Control": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 mux_Control",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:102.16-102.27"
          }
        },
        "Stage_2.outAddRDIdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 outAddRDIdEx",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:97.34-97.46"
          }
        },
        "Stage_2.outAddRD_IdEx": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 outAddRD_IdEx",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:246.10-246.23"
          }
        },
        "Stage_2.outAddRd_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 outAddRd_IdEx",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:42.19-42.32"
          }
        },
        "Stage_2.outDataRs2_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_2 outDataRs2_IdEx",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:46.23-46.38"
          }
        },
        "Stage_2.outMemRD_IdEx": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_2 outMemRD_IdEx",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:51.13-51.26"
          }
        },
        "Stage_2.outMux": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 outMux",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:41.23-41.29"
          }
        },
        "Stage_2.outXor": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 outXor",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:69.17-69.23"
          }
        },
        "Stage_2.regWR_ExMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 regWR_ExMem",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:36.12-36.23"
          }
        },
        "Stage_2.regWR_IdEx": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 regWR_IdEx",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:37.12-37.22"
          }
        },
        "Stage_2.regWr_MemWb": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_2 regWr_MemWb",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:250.5-250.16"
          }
        },
        "Stage_2.selJump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 selJump",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:39.13-39.20"
          }
        },
        "Stage_2.targetAddJump": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 targetAddJump",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:40.23-40.36"
          }
        },
        "Stage_2.target_AddJump": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_2 target_AddJump",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:85.13-85.27"
          }
        },
        "Stage_2.zero": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "Stage_2 zero",
            "src": "risc_v_abs.v:101.3-133.11|stage2.v:69.6-69.10"
          }
        },
        "Stage_3.AluResult": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 AluResult",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:145.5-145.14"
          }
        },
        "Stage_3.ExMemFFMemRead.a": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemRead a",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:29.12-29.13|Stage3.v:163.9-168.25"
          }
        },
        "Stage_3.ExMemFFMemRead.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemRead b",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:30.12-30.13|Stage3.v:163.9-168.25"
          }
        },
        "Stage_3.ExMemFFMemRead.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemRead clk",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:26.12-26.15|Stage3.v:163.9-168.25"
          }
        },
        "Stage_3.ExMemFFMemRead.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemRead en",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:28.12-28.14|Stage3.v:163.9-168.25"
          }
        },
        "Stage_3.ExMemFFMemRead.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemRead rst_n",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:27.12-27.17|Stage3.v:163.9-168.25"
          }
        },
        "Stage_3.ExMemFFMemWrite.a": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemWrite a",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:29.12-29.13|Stage3.v:156.9-161.26"
          }
        },
        "Stage_3.ExMemFFMemWrite.b": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemWrite b",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:30.12-30.13|Stage3.v:156.9-161.26"
          }
        },
        "Stage_3.ExMemFFMemWrite.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemWrite clk",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:26.12-26.15|Stage3.v:156.9-161.26"
          }
        },
        "Stage_3.ExMemFFMemWrite.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemWrite en",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:28.12-28.14|Stage3.v:156.9-161.26"
          }
        },
        "Stage_3.ExMemFFMemWrite.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemWrite rst_n",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:27.12-27.17|Stage3.v:156.9-161.26"
          }
        },
        "Stage_3.ExMemFFMemtoReg.b": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemtoReg b",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:30.12-30.13|Stage3.v:170.9-175.26"
          }
        },
        "Stage_3.ExMemFFMemtoReg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemtoReg clk",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:26.12-26.15|Stage3.v:170.9-175.26"
          }
        },
        "Stage_3.ExMemFFMemtoReg.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemtoReg en",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:28.12-28.14|Stage3.v:170.9-175.26"
          }
        },
        "Stage_3.ExMemFFMemtoReg.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemFFMemtoReg rst_n",
            "src": "risc_v_abs.v:137.3-171.17|ff_en.v:27.12-27.17|Stage3.v:170.9-175.26"
          }
        },
        "Stage_3.ExMemRegAluRes.a": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegAluRes a",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:29.22-29.23|Stage3.v:141.3-146.28"
          }
        },
        "Stage_3.ExMemRegAluRes.b": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegAluRes b",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:30.22-30.23|Stage3.v:141.3-146.28"
          }
        },
        "Stage_3.ExMemRegAluRes.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegAluRes clk",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:26.12-26.15|Stage3.v:141.3-146.28"
          }
        },
        "Stage_3.ExMemRegAluRes.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegAluRes enable",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:28.12-28.18|Stage3.v:141.3-146.28"
          }
        },
        "Stage_3.ExMemRegAluRes.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegAluRes rst_n",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:27.12-27.17|Stage3.v:141.3-146.28"
          }
        },
        "Stage_3.ExMemRegRdAdd.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRdAdd a",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:29.22-29.23|Stage3.v:123.3-128.23"
          }
        },
        "Stage_3.ExMemRegRdAdd.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRdAdd clk",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:26.12-26.15|Stage3.v:123.3-128.23"
          }
        },
        "Stage_3.ExMemRegRdAdd.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRdAdd enable",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:28.12-28.18|Stage3.v:123.3-128.23"
          }
        },
        "Stage_3.ExMemRegRdAdd.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRdAdd rst_n",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:27.12-27.17|Stage3.v:123.3-128.23"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRs2Bypass a",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:29.22-29.23|Stage3.v:132.3-137.27"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.b": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRs2Bypass b",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:30.22-30.23|Stage3.v:132.3-137.27"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRs2Bypass clk",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:26.12-26.15|Stage3.v:132.3-137.27"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRs2Bypass enable",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:28.12-28.18|Stage3.v:132.3-137.27"
          }
        },
        "Stage_3.ExMemRegRs2Bypass.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegRs2Bypass rst_n",
            "src": "risc_v_abs.v:137.3-171.17|registerNbit.v:27.12-27.17|Stage3.v:132.3-137.27"
          }
        },
        "Stage_3.ExMemRegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMemRegWrite",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:73.6-73.19"
          }
        },
        "Stage_3.ExMem_AluResult_Stage3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_AluResult_Stage3",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:56.23-56.45"
          }
        },
        "Stage_3.ExMem_AluResult_Stage4": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_AluResult_Stage4",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:45.22-45.44"
          }
        },
        "Stage_3.ExMem_MemReadStage3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_MemReadStage3",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:53.13-53.32"
          }
        },
        "Stage_3.ExMem_MemWriteStage3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_MemWriteStage3",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:54.13-54.33"
          }
        },
        "Stage_3.ExMem_MemtoRegStage3": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_MemtoRegStage3",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:55.13-55.33"
          }
        },
        "Stage_3.ExMem_RdAddStage4": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_RdAddStage4",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:50.18-50.35"
          }
        },
        "Stage_3.ExMem_ReadData2Bypass": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_ReadData2Bypass",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:57.23-57.44"
          }
        },
        "Stage_3.ExMem_RegwriteStage3": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 ExMem_RegwriteStage3",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:52.13-52.33"
          }
        },
        "Stage_3.FinalMuxResult": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 FinalMuxResult",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:46.22-46.36"
          }
        },
        "Stage_3.IdEx_MemRead": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_3 IdEx_MemRead",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:27.12-27.24"
          }
        },
        "Stage_3.IdEx_Memwrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 IdEx_Memwrite",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:160.5-160.18"
          }
        },
        "Stage_3.IdEx_RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_3 IdEx_RdAdd",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:49.18-49.28"
          }
        },
        "Stage_3.IdEx_ReadData2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_3 IdEx_ReadData2",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:43.22-43.36"
          }
        },
        "Stage_3.MemWb_RdAddMuxStage": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_3 MemWb_RdAddMuxStage",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:51.18-51.37"
          }
        },
        "Stage_3.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_3 clk",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:32.12-32.15"
          }
        },
        "Stage_3.en_ALUres": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 en_ALUres",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:36.12-36.21"
          }
        },
        "Stage_3.en_MemRead": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 en_MemRead",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:38.12-38.22"
          }
        },
        "Stage_3.en_MemWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 en_MemWrite",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:39.12-39.23"
          }
        },
        "Stage_3.en_MemtoReg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 en_MemtoReg",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:40.12-40.23"
          }
        },
        "Stage_3.en_RS2bypass": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 en_RS2bypass",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:35.12-35.24"
          }
        },
        "Stage_3.en_RdAdd": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 en_RdAdd",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:34.12-34.20"
          }
        },
        "Stage_3.en_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_3 en_RegWrite",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:37.12-37.23"
          }
        },
        "Stage_3.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_3 rst_n",
            "src": "risc_v_abs.v:137.3-171.17|Stage3.v:33.12-33.17"
          }
        },
        "Stage_4.ExMEMRegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMEMRegWrite",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:97.10-97.23"
          }
        },
        "Stage_4.ExMemFFMemTOReg.a": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFMemTOReg a",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:29.12-29.13|Stage4.v:98.9-103.20"
          }
        },
        "Stage_4.ExMemFFMemTOReg.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFMemTOReg clk",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:26.12-26.15|Stage4.v:98.9-103.20"
          }
        },
        "Stage_4.ExMemFFMemTOReg.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFMemTOReg en",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:28.12-28.14|Stage4.v:98.9-103.20"
          }
        },
        "Stage_4.ExMemFFMemTOReg.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFMemTOReg rst_n",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:27.12-27.17|Stage4.v:98.9-103.20"
          }
        },
        "Stage_4.ExMemFFRegWrite.a": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFRegWrite a",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:29.12-29.13|Stage4.v:90.9-95.20"
          }
        },
        "Stage_4.ExMemFFRegWrite.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFRegWrite clk",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:26.12-26.15|Stage4.v:90.9-95.20"
          }
        },
        "Stage_4.ExMemFFRegWrite.en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFRegWrite en",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:28.12-28.14|Stage4.v:90.9-95.20"
          }
        },
        "Stage_4.ExMemFFRegWrite.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_4 ExMemFFRegWrite rst_n",
            "src": "risc_v_abs.v:175.3-197.17|ff_en.v:27.12-27.17|Stage4.v:90.9-95.20"
          }
        },
        "Stage_4.ExMemRegReadDataMem.a": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "hdlname": "Stage_4 ExMemRegReadDataMem a",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:29.22-29.23|Stage4.v:83.3-88.23",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_4.ExMemRegReadDataMem.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_4 ExMemRegReadDataMem clk",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:26.12-26.15|Stage4.v:83.3-88.23"
          }
        },
        "Stage_4.ExMemRegReadDataMem.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMemRegReadDataMem enable",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:28.12-28.18|Stage4.v:83.3-88.23"
          }
        },
        "Stage_4.ExMemRegReadDataMem.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_4 ExMemRegReadDataMem rst_n",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:27.12-27.17|Stage4.v:83.3-88.23"
          }
        },
        "Stage_4.ExMem_AluResBypass": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_4 ExMem_AluResBypass",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:37.22-37.40"
          }
        },
        "Stage_4.ExMem_MemRead": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_4 ExMem_MemRead",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:28.12-28.25"
          }
        },
        "Stage_4.ExMem_MemWrite": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_4 ExMem_MemWrite",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:29.12-29.26"
          }
        },
        "Stage_4.ExMem_MemtoReg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMem_MemtoReg",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:27.12-27.26"
          }
        },
        "Stage_4.ExMem_RdAdd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMem_RdAdd",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:39.18-39.29"
          }
        },
        "Stage_4.ExMem_Regwrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 ExMem_Regwrite",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:26.12-26.26"
          }
        },
        "Stage_4.FromMem_ReadDataMem": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "hdlname": "Stage_4 FromMem_ReadDataMem",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:38.22-38.41",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "Stage_4.MemReadTOMem": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_4 MemReadTOMem",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:42.13-42.25"
          }
        },
        "Stage_4.MemWbRegAluResBypass.a": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegAluResBypass a",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:29.22-29.23|Stage4.v:74.3-79.24"
          }
        },
        "Stage_4.MemWbRegAluResBypass.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegAluResBypass clk",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:26.12-26.15|Stage4.v:74.3-79.24"
          }
        },
        "Stage_4.MemWbRegAluResBypass.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegAluResBypass enable",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:28.12-28.18|Stage4.v:74.3-79.24"
          }
        },
        "Stage_4.MemWbRegAluResBypass.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegAluResBypass rst_n",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:27.12-27.17|Stage4.v:74.3-79.24"
          }
        },
        "Stage_4.MemWbRegRdAdd.a": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegRdAdd a",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:29.22-29.23|Stage4.v:65.3-70.17"
          }
        },
        "Stage_4.MemWbRegRdAdd.b": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegRdAdd b",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:30.22-30.23|Stage4.v:65.3-70.17"
          }
        },
        "Stage_4.MemWbRegRdAdd.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegRdAdd clk",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:26.12-26.15|Stage4.v:65.3-70.17"
          }
        },
        "Stage_4.MemWbRegRdAdd.enable": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegRdAdd enable",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:28.12-28.18|Stage4.v:65.3-70.17"
          }
        },
        "Stage_4.MemWbRegRdAdd.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_4 MemWbRegRdAdd rst_n",
            "src": "risc_v_abs.v:175.3-197.17|registerNbit.v:27.12-27.17|Stage4.v:65.3-70.17"
          }
        },
        "Stage_4.MemWb_RdAdd": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "Stage_4 MemWb_RdAdd",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:47.19-47.30"
          }
        },
        "Stage_4.MemWriteTOMem": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "Stage_4 MemWriteTOMem",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:40.13-40.26"
          }
        },
        "Stage_4.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Stage_4 clk",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:30.12-30.15"
          }
        },
        "Stage_4.en_AluResbypass": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 en_AluResbypass",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:33.12-33.27"
          }
        },
        "Stage_4.en_MemtoReg": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 en_MemtoReg",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:35.12-35.23"
          }
        },
        "Stage_4.en_RdAdd": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 en_RdAdd",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:32.12-32.20"
          }
        },
        "Stage_4.en_ReadDataMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 en_ReadDataMem",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:34.12-34.26"
          }
        },
        "Stage_4.en_RegWrite": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "Stage_4 en_RegWrite",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:36.12-36.23"
          }
        },
        "Stage_4.rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Stage_4 rst_n",
            "src": "risc_v_abs.v:175.3-197.17|Stage4.v:31.12-31.17"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:203.16-203.18"
          }
        },
        "en1": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:42.6-42.9"
          }
        },
        "en_ALUres": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:77.25-77.34"
          }
        },
        "en_MemtoRegExMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:76.64-76.80"
          }
        },
        "en_RS2bypass": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:77.6-77.18"
          }
        },
        "en_RdAdd": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:76.6-76.14"
          }
        },
        "en_ReadDataMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:76.43-76.57"
          }
        },
        "en_RegWriteExMem": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:77.41-77.57"
          }
        },
        "inMemData": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "risc_v_abs.v:36.20-36.29"
          }
        },
        "inMemDataAddress": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "risc_v_abs.v:35.20-35.36"
          }
        },
        "inMemInstruction": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "risc_v_abs.v:31.19-31.35"
          }
        },
        "loadValue": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "risc_v_abs.v:29.19-29.28"
          }
        },
        "outDataRs2_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "risc_v_abs.v:65.13-65.28"
          }
        },
        "outMemData": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "risc_v_abs.v:30.19-30.29"
          }
        },
        "outMemRD_IdEx": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "risc_v_abs.v:70.6-70.19"
          }
        },
        "outMux": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "risc_v_abs.v:61.13-61.19"
          }
        },
        "outPC": {
          "hide_name": 0,
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "risc_v_abs.v:32.20-32.25"
          }
        },
        "outRdAdd_IdEx": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "risc_v_abs.v:49.12-49.25"
          }
        },
        "out_PC": {
          "hide_name": 0,
          "bits": [ "0", "0", 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128 ],
          "attributes": {
            "src": "risc_v_abs.v:75.13-75.19"
          }
        },
        "regWRIdEx": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "src": "risc_v_abs.v:114.5-114.14"
          }
        },
        "selJump": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "risc_v_abs.v:46.6-46.13"
          }
        },
        "targetAddJump": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "risc_v_abs.v:48.13-48.26"
          }
        }
      }
    }
  }
}
