<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CTERMEQ, CTERMNE -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CTERMEQ, CTERMNE</h2><p>Compare and terminate loop</p>
      <p class="aml">This instruction detects termination conditions in serialized vector
loops by testing whether the comparison
between the scalar source operands holds true. If the comparison is
not successful, the instruction tests the state of the !Last condition flag
(C), which indicates whether the previous flag-setting
predicate instruction selected the last element of the
vector partition.</p>
      <p class="aml">The Z and C condition flags are preserved by this
instruction.  The N and V condition flags are set as a
pair to generate one of the following conditions for a
subsequent conditional instruction:</p>
      <table class="">
        
          <thead>
            <tr>
              <th class="">Condition</th>
              <th class="">N</th>
              <th class="">V</th>
              <th class="">Meaning</th>
            </tr>
          </thead>
          <tbody>
            <tr>
              <td class="">GE</td>
              <td class="">0</td>
              <td class="">0</td>
              <td class="">Continue loop (compare failed and last element not selected)</td>
            </tr>
            <tr>
              <td class="">LT</td>
              <td class="">0</td>
              <td class="">1</td>
              <td class="">Terminate loop (last element selected)</td>
            </tr>
            <tr>
              <td class="">LT</td>
              <td class="">1</td>
              <td class="">0</td>
              <td class="">Terminate loop (compare succeeded)</td>
            </tr>
            <tr>
              <td class="">GE</td>
              <td class="">1</td>
              <td class="">1</td>
              <td class="">Never generated</td>
            </tr>
          </tbody>
        
      </table>
      <p class="aml">The scalar source operands are 32-bit or 64-bit general-purpose
registers of the same size.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_equal">Equal</a>
       and 
      <a href="#iclass_not_equal">Not equal</a>
    </p>
    <h3 class="classheading"><a id="iclass_equal"/>Equal<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">sz</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td class="droppedname">op</td><td/><td/><td colspan="5"/><td colspan="2"/><td colspan="2"/><td colspan="2"/><td colspan="5"/><td class="droppedname">ne</td><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ctermeq_rr_"/><p class="asm-code">CTERMEQ  <a href="#R__4" title="Is a width specifier, ">&lt;R&gt;</a><a href="#n__5" title="Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the &quot;Rn&quot; field.">&lt;n&gt;</a>, <a href="#R__4" title="Is a width specifier, ">&lt;R&gt;</a><a href="#m__3" title="Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the &quot;Rm&quot; field.">&lt;m&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 32 &lt;&lt; UInt(sz);
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let cmp_op : CmpOp = Cmp_EQ;</p>
    <h3 class="classheading"><a id="iclass_not_equal"/>Not equal<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td class="lr">sz</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td/><td class="droppedname">op</td><td/><td/><td colspan="5"/><td colspan="2"/><td colspan="2"/><td colspan="2"/><td colspan="5"/><td class="droppedname">ne</td><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ctermne_rr_"/><p class="asm-code">CTERMNE  <a href="#R__4" title="Is a width specifier, ">&lt;R&gt;</a><a href="#n__5" title="Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the &quot;Rn&quot; field.">&lt;n&gt;</a>, <a href="#R__4" title="Is a width specifier, ">&lt;R&gt;</a><a href="#m__3" title="Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the &quot;Rm&quot; field.">&lt;m&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let esize : integer{} = 32 &lt;&lt; UInt(sz);
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let cmp_op : CmpOp = Cmp_NE;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;R&gt;</td><td><a id="R__4"/>
        <p>Is a width specifier, 
          encoded in
          <q>sz</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">sz</th>
                <th class="symbol">&lt;R&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">W</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">X</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;n&gt;</td><td><a id="n__5"/>
        
          <p class="aml">Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;m&gt;</td><td><a id="m__3"/>
        
          <p class="aml">Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let operand1 : bits(esize) = X{}(n);
let operand2 : bits(esize) = X{}(m);
let element1 : integer = UInt(operand1);
let element2 : integer = UInt(operand2);
var term : boolean;

case cmp_op of
    when Cmp_EQ =&gt; term = element1 == element2;
    when Cmp_NE =&gt; term = element1 != element2;
end;
if term then
    PSTATE.N = '1';
    PSTATE.V = '0';
else
    PSTATE.N = '0';
    PSTATE.V = (NOT PSTATE.C);
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
