// Seed: 4292598740
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd0
) (
    input tri1 id_0,
    input wire _id_1,
    input tri0 id_2,
    input tri0 id_3
);
  logic id_5;
  assign id_5 = 1;
  assign id_5 = id_3;
  wire [id_1 : -1 'd0] id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_9
  );
  wire id_11;
  ;
endmodule
