// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="solve_linear_equations_solve_linear_equations,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=5138,HLS_SYN_LUT=7721,HLS_VERSION=2022_2}" *)

module solve_linear_equations (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 73'd1;
parameter    ap_ST_fsm_state2 = 73'd2;
parameter    ap_ST_fsm_state3 = 73'd4;
parameter    ap_ST_fsm_state4 = 73'd8;
parameter    ap_ST_fsm_state5 = 73'd16;
parameter    ap_ST_fsm_state6 = 73'd32;
parameter    ap_ST_fsm_state7 = 73'd64;
parameter    ap_ST_fsm_state8 = 73'd128;
parameter    ap_ST_fsm_state9 = 73'd256;
parameter    ap_ST_fsm_state10 = 73'd512;
parameter    ap_ST_fsm_state11 = 73'd1024;
parameter    ap_ST_fsm_state12 = 73'd2048;
parameter    ap_ST_fsm_state13 = 73'd4096;
parameter    ap_ST_fsm_state14 = 73'd8192;
parameter    ap_ST_fsm_state15 = 73'd16384;
parameter    ap_ST_fsm_state16 = 73'd32768;
parameter    ap_ST_fsm_state17 = 73'd65536;
parameter    ap_ST_fsm_state18 = 73'd131072;
parameter    ap_ST_fsm_state19 = 73'd262144;
parameter    ap_ST_fsm_state20 = 73'd524288;
parameter    ap_ST_fsm_state21 = 73'd1048576;
parameter    ap_ST_fsm_state22 = 73'd2097152;
parameter    ap_ST_fsm_state23 = 73'd4194304;
parameter    ap_ST_fsm_state24 = 73'd8388608;
parameter    ap_ST_fsm_state25 = 73'd16777216;
parameter    ap_ST_fsm_state26 = 73'd33554432;
parameter    ap_ST_fsm_state27 = 73'd67108864;
parameter    ap_ST_fsm_state28 = 73'd134217728;
parameter    ap_ST_fsm_state29 = 73'd268435456;
parameter    ap_ST_fsm_state30 = 73'd536870912;
parameter    ap_ST_fsm_state31 = 73'd1073741824;
parameter    ap_ST_fsm_state32 = 73'd2147483648;
parameter    ap_ST_fsm_state33 = 73'd4294967296;
parameter    ap_ST_fsm_state34 = 73'd8589934592;
parameter    ap_ST_fsm_state35 = 73'd17179869184;
parameter    ap_ST_fsm_state36 = 73'd34359738368;
parameter    ap_ST_fsm_state37 = 73'd68719476736;
parameter    ap_ST_fsm_state38 = 73'd137438953472;
parameter    ap_ST_fsm_state39 = 73'd274877906944;
parameter    ap_ST_fsm_state40 = 73'd549755813888;
parameter    ap_ST_fsm_state41 = 73'd1099511627776;
parameter    ap_ST_fsm_state42 = 73'd2199023255552;
parameter    ap_ST_fsm_state43 = 73'd4398046511104;
parameter    ap_ST_fsm_state44 = 73'd8796093022208;
parameter    ap_ST_fsm_state45 = 73'd17592186044416;
parameter    ap_ST_fsm_state46 = 73'd35184372088832;
parameter    ap_ST_fsm_state47 = 73'd70368744177664;
parameter    ap_ST_fsm_state48 = 73'd140737488355328;
parameter    ap_ST_fsm_state49 = 73'd281474976710656;
parameter    ap_ST_fsm_state50 = 73'd562949953421312;
parameter    ap_ST_fsm_state51 = 73'd1125899906842624;
parameter    ap_ST_fsm_state52 = 73'd2251799813685248;
parameter    ap_ST_fsm_state53 = 73'd4503599627370496;
parameter    ap_ST_fsm_state54 = 73'd9007199254740992;
parameter    ap_ST_fsm_state55 = 73'd18014398509481984;
parameter    ap_ST_fsm_state56 = 73'd36028797018963968;
parameter    ap_ST_fsm_state57 = 73'd72057594037927936;
parameter    ap_ST_fsm_state58 = 73'd144115188075855872;
parameter    ap_ST_fsm_state59 = 73'd288230376151711744;
parameter    ap_ST_fsm_state60 = 73'd576460752303423488;
parameter    ap_ST_fsm_state61 = 73'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 73'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 73'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 73'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 73'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 73'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 73'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 73'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 73'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 73'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 73'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 73'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 73'd4722366482869645213696;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] n;
wire   [63:0] A;
wire   [63:0] B;
wire   [63:0] X;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state4;
reg    gmem1_blk_n_AR;
reg    gmem1_blk_n_R;
wire    ap_CS_fsm_state12;
reg    gmem2_blk_n_AW;
wire    ap_CS_fsm_state66;
reg    gmem2_blk_n_B;
wire    ap_CS_fsm_state73;
wire   [31:0] A_local_q1;
reg   [31:0] reg_354;
wire    ap_CS_fsm_state16;
wire   [31:0] A_local_q0;
wire    ap_CS_fsm_state48;
wire   [31:0] grp_fu_347_p2;
reg   [31:0] reg_361;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state64;
wire   [31:0] B_local_q0;
reg   [31:0] reg_368;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state44;
reg   [63:0] X_read_reg_877;
reg   [31:0] n_read_reg_882;
wire   [30:0] trunc_ln35_fu_376_p1;
reg   [30:0] trunc_ln35_reg_901;
wire   [6:0] trunc_ln35_1_fu_380_p1;
reg   [6:0] trunc_ln35_1_reg_910;
wire   [0:0] icmp_ln50_fu_384_p2;
reg   [0:0] icmp_ln50_reg_917;
reg   [61:0] trunc_ln1_reg_929;
reg   [63:0] gmem1_addr_reg_935;
wire   [31:0] grp_fu_425_p2;
reg   [31:0] mul_ln50_reg_941;
wire    ap_CS_fsm_state3;
reg   [5:0] i_3_reg_951;
wire    ap_CS_fsm_state11;
wire   [10:0] add_ln52_fu_477_p2;
reg   [10:0] add_ln52_reg_959;
wire   [0:0] icmp_ln50_1_fu_446_p2;
wire   [0:0] icmp_ln16_fu_498_p2;
reg   [0:0] icmp_ln16_reg_964;
wire  signed [30:0] sext_ln16_fu_523_p1;
reg  signed [30:0] sext_ln16_reg_989;
reg   [31:0] gmem1_addr_read_reg_994;
reg   [30:0] indvars_iv35_load_reg_999;
wire    ap_CS_fsm_state14;
wire   [30:0] add_ln18_fu_569_p2;
reg   [30:0] add_ln18_reg_1010;
reg   [10:0] A_local_addr_1_reg_1015;
wire   [0:0] icmp_ln16_2_fu_564_p2;
wire   [10:0] trunc_ln19_fu_585_p1;
reg   [10:0] trunc_ln19_reg_1020;
wire   [10:0] add_ln19_fu_605_p2;
reg   [10:0] add_ln19_reg_1025;
reg   [5:0] B_local_addr_1_reg_1030;
wire   [30:0] add_ln16_1_fu_620_p2;
reg   [30:0] add_ln16_1_reg_1035;
wire   [30:0] zext_ln18_fu_639_p1;
reg   [30:0] zext_ln18_reg_1040;
wire   [6:0] select_ln18_fu_658_p3;
reg   [6:0] select_ln18_reg_1045;
wire  signed [32:0] sext_ln26_fu_665_p1;
reg  signed [32:0] sext_ln26_reg_1057;
wire   [10:0] add_ln17_fu_706_p2;
reg   [10:0] add_ln17_reg_1065;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln16_4_fu_680_p2;
reg   [5:0] B_local_addr_3_reg_1075;
wire   [30:0] add_ln16_3_fu_722_p2;
reg   [30:0] add_ln16_3_reg_1080;
reg   [31:0] A_local_load_1_reg_1085;
wire   [31:0] grp_fu_343_p2;
reg   [31:0] mul25_i_reg_1090;
wire   [31:0] grp_fu_339_p2;
reg   [31:0] sub28_i_reg_1095;
wire    ap_CS_fsm_state41;
wire   [31:0] i_5_fu_750_p2;
reg   [31:0] i_5_reg_1103;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln26_fu_772_p1;
reg   [63:0] zext_ln26_reg_1111;
wire   [0:0] tmp_9_fu_764_p3;
wire   [10:0] add_ln28_fu_797_p2;
reg   [10:0] add_ln28_reg_1116;
reg   [10:0] A_local_addr_2_reg_1121;
reg   [5:0] B_local_addr_2_reg_1126;
wire   [0:0] icmp_ln27_fu_818_p2;
reg   [0:0] icmp_ln27_reg_1131;
reg   [61:0] trunc_ln4_reg_1135;
wire   [30:0] empty_31_fu_832_p3;
reg   [30:0] empty_31_reg_1141;
wire   [31:0] select_ln27_fu_847_p3;
reg   [31:0] select_ln27_reg_1146;
reg   [10:0] A_local_address0;
reg    A_local_ce0;
reg    A_local_we0;
reg   [31:0] A_local_d0;
reg   [10:0] A_local_address1;
reg    A_local_ce1;
reg   [5:0] B_local_address0;
reg    B_local_ce0;
reg    B_local_we0;
reg   [31:0] B_local_d0;
reg   [5:0] X_local_address0;
reg    X_local_ce0;
reg    X_local_we0;
wire   [31:0] X_local_q0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_done;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_idle;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_ready;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWVALID;
wire   [63:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWADDR;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWID;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWLEN;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWBURST;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWPROT;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWQOS;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWREGION;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWUSER;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WVALID;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WDATA;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WSTRB;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WLAST;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WID;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WUSER;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARVALID;
wire   [63:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARADDR;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARID;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARLEN;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARBURST;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARPROT;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARQOS;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARREGION;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARUSER;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_RREADY;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_BREADY;
wire   [10:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_address0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_ce0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_we0;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_d0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_done;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_idle;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_ready;
wire   [10:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_address0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_ce0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_we0;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_d0;
wire   [10:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_address1;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_ce1;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_din0;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_din1;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_opcode;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_ce;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_din0;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_din1;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_ce;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_done;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_idle;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_ready;
wire   [10:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_A_local_address0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_A_local_ce0;
wire   [5:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_X_local_address0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_X_local_ce0;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_sub5618_i_out;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_sub5618_i_out_ap_vld;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_din0;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_din1;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_opcode;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_ce;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_din0;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_din1;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_ce;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_done;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_idle;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_ready;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWVALID;
wire   [63:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWADDR;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWID;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWLEN;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWBURST;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWPROT;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWQOS;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWREGION;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWUSER;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WVALID;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WDATA;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WSTRB;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WLAST;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WID;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WUSER;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARVALID;
wire   [63:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARADDR;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARID;
wire   [31:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARLEN;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARBURST;
wire   [1:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARPROT;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARQOS;
wire   [3:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARREGION;
wire   [0:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARUSER;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_RREADY;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_BREADY;
wire   [5:0] grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_X_local_address0;
wire    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_X_local_ce0;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire   [8:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg    gmem2_AWVALID;
wire    gmem2_AWREADY;
reg   [63:0] gmem2_AWADDR;
reg   [31:0] gmem2_AWLEN;
reg    gmem2_WVALID;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [31:0] gmem2_RDATA;
wire   [8:0] gmem2_RFIFONUM;
wire    gmem2_BVALID;
reg    gmem2_BREADY;
reg   [30:0] i_1_reg_289;
wire    ap_CS_fsm_state42;
reg    grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start_reg;
reg    grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start_reg;
reg   [72:0] ap_NS_fsm;
wire    ap_NS_fsm_state33;
wire    ap_CS_fsm_state34;
reg    grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start_reg;
wire    ap_CS_fsm_state45;
reg    grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start_reg;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire   [63:0] zext_ln50_fu_542_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln16_fu_575_p1;
wire   [63:0] zext_ln16_1_fu_580_p1;
wire   [63:0] zext_ln17_fu_717_p1;
wire   [63:0] zext_ln16_2_fu_685_p1;
wire   [63:0] zext_ln30_fu_809_p1;
wire    ap_CS_fsm_state65;
wire  signed [63:0] sext_ln50_1_fu_410_p1;
wire  signed [63:0] sext_ln50_fu_429_p1;
wire  signed [63:0] sext_ln61_fu_863_p1;
reg    ap_block_state4_io;
wire   [31:0] zext_ln61_fu_873_p1;
wire    ap_CS_fsm_state46;
reg   [5:0] i_fu_150;
wire   [5:0] add_ln50_fu_451_p2;
reg   [36:0] idx59_fu_154;
wire   [36:0] add_ln16_2_fu_728_p2;
reg   [30:0] indvars_iv35_fu_158;
reg   [30:0] k_fu_162;
reg   [31:0] i_4_fu_166;
wire   [31:0] bitcast_ln54_fu_546_p1;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state47;
reg   [31:0] grp_fu_339_p0;
reg   [31:0] grp_fu_339_p1;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state33;
reg   [31:0] grp_fu_347_p0;
reg   [31:0] grp_fu_347_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state49;
wire  signed [31:0] trunc_ln35_fu_376_p0;
wire  signed [31:0] trunc_ln35_1_fu_380_p0;
wire  signed [31:0] icmp_ln50_fu_384_p0;
wire   [61:0] trunc_ln50_1_fu_400_p4;
wire    ap_CS_fsm_state2;
wire   [30:0] zext_ln50_1_fu_442_p1;
wire   [8:0] tmp_1_fu_465_p3;
wire   [10:0] tmp_fu_457_p3;
wire   [10:0] zext_ln52_fu_473_p1;
wire   [30:0] tmp_8_fu_489_p4;
wire   [6:0] add_ln16_fu_504_p2;
wire   [0:0] icmp_ln16_1_fu_509_p2;
wire   [6:0] select_ln16_fu_515_p3;
wire   [5:0] trunc_ln16_1_fu_560_p1;
wire   [7:0] trunc_ln16_fu_556_p1;
wire   [10:0] tmp_2_fu_589_p3;
wire   [10:0] tmp_3_fu_597_p3;
wire   [6:0] trunc_ln16_2_fu_616_p1;
wire   [0:0] icmp_ln16_3_fu_611_p2;
wire   [6:0] add_ln16_4_fu_626_p2;
wire   [6:0] select_ln16_1_fu_632_p3;
wire   [6:0] trunc_ln18_fu_648_p1;
wire   [0:0] icmp_ln18_fu_643_p2;
wire   [6:0] add_ln18_1_fu_652_p2;
wire   [5:0] trunc_ln16_4_fu_676_p1;
wire   [7:0] trunc_ln16_3_fu_672_p1;
wire   [10:0] tmp_4_fu_690_p3;
wire   [10:0] tmp_5_fu_698_p3;
wire   [10:0] add_ln17_1_fu_712_p2;
wire   [5:0] trunc_ln26_1_fu_760_p1;
wire   [7:0] trunc_ln26_fu_756_p1;
wire   [10:0] tmp_6_fu_781_p3;
wire   [10:0] tmp_7_fu_789_p3;
wire   [10:0] trunc_ln28_fu_777_p1;
wire   [10:0] add_ln30_fu_803_p2;
wire   [32:0] add_ln27_cast_fu_814_p1;
wire   [0:0] icmp_ln27_1_fu_838_p2;
wire   [31:0] add_ln27_fu_842_p2;
reg    grp_fu_339_ce;
reg    grp_fu_343_ce;
wire   [31:0] grp_fu_1156_p2;
reg   [31:0] grp_fu_1156_p0;
reg   [31:0] grp_fu_1156_p1;
reg    grp_fu_1156_ce;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 73'd1;
#0 grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start_reg = 1'b0;
#0 grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start_reg = 1'b0;
#0 grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start_reg = 1'b0;
#0 grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start_reg = 1'b0;
end

solve_linear_equations_A_local_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
A_local_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_local_address0),
    .ce0(A_local_ce0),
    .we0(A_local_we0),
    .d0(A_local_d0),
    .q0(A_local_q0),
    .address1(A_local_address1),
    .ce1(A_local_ce1),
    .q1(A_local_q1)
);

solve_linear_equations_B_local_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
B_local_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_local_address0),
    .ce0(B_local_ce0),
    .we0(B_local_we0),
    .d0(B_local_d0),
    .q0(B_local_q0)
);

solve_linear_equations_B_local_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
X_local_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(X_local_address0),
    .ce0(X_local_ce0),
    .we0(X_local_we0),
    .d0(reg_361),
    .q0(X_local_q0)
);

solve_linear_equations_solve_linear_equations_Pipeline_VITIS_LOOP_51_2 grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start),
    .ap_done(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_done),
    .ap_idle(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_idle),
    .ap_ready(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_ready),
    .m_axi_gmem0_AWVALID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln50(trunc_ln1_reg_929),
    .trunc_ln(trunc_ln35_reg_901),
    .add_ln52(add_ln52_reg_959),
    .A_local_address0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_address0),
    .A_local_ce0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_ce0),
    .A_local_we0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_we0),
    .A_local_d0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_d0)
);

solve_linear_equations_solve_linear_equations_Pipeline_VITIS_LOOP_18_3 grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start),
    .ap_done(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_done),
    .ap_idle(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_idle),
    .ap_ready(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_ready),
    .indvars_iv35(indvars_iv35_load_reg_999),
    .zext_ln16_2(select_ln18_reg_1045),
    .add_ln19(add_ln19_reg_1025),
    .A_local_address0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_address0),
    .A_local_ce0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_ce0),
    .A_local_we0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_we0),
    .A_local_d0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_d0),
    .A_local_q0(A_local_q0),
    .A_local_address1(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_address1),
    .A_local_ce1(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_ce1),
    .A_local_q1(A_local_q1),
    .add_ln17(add_ln17_reg_1065),
    .temp(reg_361),
    .grp_fu_339_p_din0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_din0),
    .grp_fu_339_p_din1(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_din1),
    .grp_fu_339_p_opcode(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_opcode),
    .grp_fu_339_p_dout0(grp_fu_339_p2),
    .grp_fu_339_p_ce(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_ce),
    .grp_fu_1156_p_din0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_din0),
    .grp_fu_1156_p_din1(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_din1),
    .grp_fu_1156_p_dout0(grp_fu_1156_p2),
    .grp_fu_1156_p_ce(grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_ce)
);

solve_linear_equations_solve_linear_equations_Pipeline_VITIS_LOOP_27_5 grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start),
    .ap_done(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_done),
    .ap_idle(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_idle),
    .ap_ready(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_ready),
    .sext_ln27(i_4_fu_166),
    .B_local_load_2(reg_368),
    .add_ln28(add_ln28_reg_1116),
    .A_local_address0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_A_local_address0),
    .A_local_ce0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_A_local_ce0),
    .A_local_q0(A_local_q0),
    .select_ln27(select_ln27_reg_1146),
    .X_local_address0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_X_local_address0),
    .X_local_ce0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_X_local_ce0),
    .X_local_q0(X_local_q0),
    .sub5618_i_out(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_sub5618_i_out),
    .sub5618_i_out_ap_vld(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_sub5618_i_out_ap_vld),
    .grp_fu_339_p_din0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_din0),
    .grp_fu_339_p_din1(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_din1),
    .grp_fu_339_p_opcode(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_opcode),
    .grp_fu_339_p_dout0(grp_fu_339_p2),
    .grp_fu_339_p_ce(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_ce),
    .grp_fu_1156_p_din0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_din0),
    .grp_fu_1156_p_din1(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_din1),
    .grp_fu_1156_p_dout0(grp_fu_1156_p2),
    .grp_fu_1156_p_ce(grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_ce)
);

solve_linear_equations_solve_linear_equations_Pipeline_VITIS_LOOP_61_3 grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start),
    .ap_done(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_done),
    .ap_idle(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_idle),
    .ap_ready(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_ready),
    .m_axi_gmem2_AWVALID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(32'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(9'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .sext_ln61(trunc_ln4_reg_1135),
    .n(n_read_reg_882),
    .X_local_address0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_X_local_address0),
    .X_local_ce0(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_X_local_ce0),
    .X_local_q0(X_local_q0)
);

solve_linear_equations_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .n(n),
    .A(A),
    .B(B),
    .X(X),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

solve_linear_equations_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

solve_linear_equations_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(gmem1_addr_reg_935),
    .I_ARLEN(n_read_reg_882),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0)
);

solve_linear_equations_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RFIFONUM(gmem2_RFIFONUM),
    .I_AWVALID(gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(gmem2_AWADDR),
    .I_AWLEN(gmem2_AWLEN),
    .I_WVALID(gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WDATA),
    .I_WSTRB(grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(gmem2_BREADY)
);

solve_linear_equations_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_339_p0),
    .din1(grp_fu_339_p1),
    .ce(grp_fu_339_ce),
    .dout(grp_fu_339_p2)
);

solve_linear_equations_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_361),
    .din1(reg_368),
    .ce(grp_fu_343_ce),
    .dout(grp_fu_343_p2)
);

solve_linear_equations_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_347_p0),
    .din1(grp_fu_347_p1),
    .ce(1'b1),
    .dout(grp_fu_347_p2)
);

solve_linear_equations_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(n_read_reg_882),
    .din1(n_read_reg_882),
    .ce(1'b1),
    .dout(grp_fu_425_p2)
);

solve_linear_equations_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1156_p0),
    .din1(grp_fu_1156_p1),
    .ce(grp_fu_1156_ce),
    .dout(grp_fu_1156_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state33) & (1'b1 == ap_CS_fsm_state32))) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start_reg <= 1'b1;
        end else if ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_ready == 1'b1)) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start_reg <= 1'b1;
        end else if ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_ready == 1'b1)) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln50_1_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_ready == 1'b1)) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state67)) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start_reg <= 1'b1;
        end else if ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_ready == 1'b1)) begin
            grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_2_fu_564_p2 == 1'd0) & (icmp_ln16_reg_964 == 1'd1) & (icmp_ln50_reg_917 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        i_1_reg_289 <= k_fu_162;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        i_1_reg_289 <= add_ln16_3_reg_1080;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln50_reg_917 == 1'd0) | ((icmp_ln16_2_fu_564_p2 == 1'd1) | (icmp_ln16_reg_964 == 1'd0))))) begin
        i_4_fu_166 <= n_read_reg_882;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        i_4_fu_166 <= i_5_reg_1103;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (icmp_ln50_fu_384_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_150 <= 6'd0;
    end else if (((icmp_ln50_1_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        i_fu_150 <= add_ln50_fu_451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_498_p2 == 1'd1) & (icmp_ln50_1_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        idx59_fu_154 <= 37'd0;
    end else if (((icmp_ln16_4_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        idx59_fu_154 <= add_ln16_2_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_498_p2 == 1'd1) & (icmp_ln50_1_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        indvars_iv35_fu_158 <= 31'd0;
    end else if (((icmp_ln16_4_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        indvars_iv35_fu_158 <= add_ln18_reg_1010;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_498_p2 == 1'd1) & (icmp_ln50_1_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        k_fu_162 <= 31'd1;
    end else if (((icmp_ln16_4_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        k_fu_162 <= add_ln16_1_reg_1035;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        reg_354 <= A_local_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_354 <= A_local_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_2_fu_564_p2 == 1'd0) & (icmp_ln16_reg_964 == 1'd1) & (icmp_ln50_reg_917 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        A_local_addr_1_reg_1015 <= zext_ln16_fu_575_p1;
        B_local_addr_1_reg_1030 <= zext_ln16_1_fu_580_p1;
        add_ln16_1_reg_1035 <= add_ln16_1_fu_620_p2;
        add_ln19_reg_1025[10 : 3] <= add_ln19_fu_605_p2[10 : 3];
        select_ln18_reg_1045 <= select_ln18_fu_658_p3;
        trunc_ln19_reg_1020 <= trunc_ln19_fu_585_p1;
        zext_ln18_reg_1040[6 : 0] <= zext_ln18_fu_639_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_fu_764_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        A_local_addr_2_reg_1121 <= zext_ln30_fu_809_p1;
        B_local_addr_2_reg_1126 <= zext_ln26_fu_772_p1;
        add_ln28_reg_1116[10 : 3] <= add_ln28_fu_797_p2[10 : 3];
        icmp_ln27_reg_1131 <= icmp_ln27_fu_818_p2;
        zext_ln26_reg_1111[31 : 0] <= zext_ln26_fu_772_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        A_local_load_1_reg_1085 <= A_local_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_4_fu_680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        B_local_addr_3_reg_1075 <= zext_ln16_2_fu_685_p1;
        add_ln16_3_reg_1080 <= add_ln16_3_fu_722_p2;
        add_ln17_reg_1065[10 : 3] <= add_ln17_fu_706_p2[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        X_read_reg_877 <= X;
        icmp_ln50_reg_917 <= icmp_ln50_fu_384_p2;
        n_read_reg_882 <= n;
        trunc_ln35_1_reg_910 <= trunc_ln35_1_fu_380_p1;
        trunc_ln35_reg_901 <= trunc_ln35_fu_376_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_reg_964 == 1'd1) & (icmp_ln50_reg_917 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln18_reg_1010 <= add_ln18_fu_569_p2;
        indvars_iv35_load_reg_999 <= indvars_iv35_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_1_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln52_reg_959[10 : 3] <= add_ln52_fu_477_p2[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_9_fu_764_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        empty_31_reg_1141 <= empty_31_fu_832_p3;
        trunc_ln4_reg_1135 <= {{X_read_reg_877[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        gmem1_addr_read_reg_994 <= gmem1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_fu_384_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_addr_reg_935 <= sext_ln50_1_fu_410_p1;
        trunc_ln1_reg_929 <= {{A[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_3_reg_951 <= i_fu_150;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_5_reg_1103 <= i_5_fu_750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_1_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        icmp_ln16_reg_964 <= icmp_ln16_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mul25_i_reg_1090 <= grp_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln50_reg_941 <= grp_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state32))) begin
        reg_361 <= grp_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state48))) begin
        reg_368 <= B_local_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        select_ln27_reg_1146 <= select_ln27_fu_847_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_498_p2 == 1'd1) & (icmp_ln50_1_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        sext_ln16_reg_989 <= sext_ln16_fu_523_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln50_reg_917 == 1'd0) | ((icmp_ln16_2_fu_564_p2 == 1'd1) | (icmp_ln16_reg_964 == 1'd0))))) begin
        sext_ln26_reg_1057 <= sext_ln26_fu_665_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        sub28_i_reg_1095 <= grp_fu_339_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        A_local_address0 = A_local_addr_2_reg_1121;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        A_local_address0 = A_local_addr_1_reg_1015;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        A_local_address0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_A_local_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        A_local_address0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_local_address0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_address0;
    end else begin
        A_local_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        A_local_address1 = zext_ln17_fu_717_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        A_local_address1 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_address1;
    end else begin
        A_local_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state47))) begin
        A_local_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        A_local_ce0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_A_local_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        A_local_ce0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_local_ce0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_ce0;
    end else begin
        A_local_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        A_local_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        A_local_ce1 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_ce1;
    end else begin
        A_local_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_local_d0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_local_d0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_d0;
    end else begin
        A_local_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        A_local_we0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_A_local_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_local_we0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_A_local_we0;
    end else begin
        A_local_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        B_local_address0 = B_local_addr_2_reg_1126;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        B_local_address0 = zext_ln26_fu_772_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state35))) begin
        B_local_address0 = B_local_addr_3_reg_1075;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        B_local_address0 = B_local_addr_1_reg_1030;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        B_local_address0 = zext_ln50_fu_542_p1;
    end else begin
        B_local_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state46))) begin
        B_local_ce0 = 1'b1;
    end else begin
        B_local_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        B_local_d0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_sub5618_i_out;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        B_local_d0 = sub28_i_reg_1095;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        B_local_d0 = bitcast_ln54_fu_546_p1;
    end else begin
        B_local_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state42) | ((icmp_ln27_reg_1131 == 1'd1) & (1'b1 == ap_CS_fsm_state46)))) begin
        B_local_we0 = 1'b1;
    end else begin
        B_local_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        X_local_address0 = zext_ln26_reg_1111;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        X_local_address0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_X_local_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        X_local_address0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_X_local_address0;
    end else begin
        X_local_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        X_local_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        X_local_ce0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_X_local_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        X_local_ce0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_X_local_ce0;
    end else begin
        X_local_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        X_local_we0 = 1'b1;
    end else begin
        X_local_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if (((gmem1_RVALID == 1'b0) | (grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_done == 1'b0))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_io)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

always @ (*) begin
    if ((gmem2_AWREADY == 1'b0)) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

assign ap_ST_fsm_state67_blk = 1'b0;

always @ (*) begin
    if ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_done == 1'b0)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((gmem2_BVALID == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
        gmem0_ARADDR = sext_ln50_fu_429_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln50_1_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_ARADDR = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
        gmem0_ARLEN = mul_ln50_reg_941;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln50_1_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_ARLEN = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln50_1_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_ARVALID = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((icmp_ln50_1_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_RREADY = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
        gmem1_ARVALID = 1'b1;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem1_RVALID == 1'b0) | (grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
        gmem1_RREADY = 1'b1;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        gmem1_blk_n_R = m_axi_gmem1_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((gmem2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
        gmem2_AWADDR = sext_ln61_fu_863_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67))) begin
        gmem2_AWADDR = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWADDR;
    end else begin
        gmem2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
        gmem2_AWLEN = zext_ln61_fu_873_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67))) begin
        gmem2_AWLEN = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWLEN;
    end else begin
        gmem2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
        gmem2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67))) begin
        gmem2_AWVALID = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_AWVALID;
    end else begin
        gmem2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        gmem2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67))) begin
        gmem2_BREADY = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_BREADY;
    end else begin
        gmem2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67))) begin
        gmem2_WVALID = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_m_axi_gmem2_WVALID;
    end else begin
        gmem2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        gmem2_blk_n_AW = m_axi_gmem2_AWREADY;
    end else begin
        gmem2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        gmem2_blk_n_B = m_axi_gmem2_BVALID;
    end else begin
        gmem2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1156_ce = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1156_ce = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_ce;
    end else begin
        grp_fu_1156_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1156_p0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1156_p0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_din0;
    end else begin
        grp_fu_1156_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_1156_p1 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_1156_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_1156_p1 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_1156_p_din1;
    end else begin
        grp_fu_1156_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_339_ce = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_339_ce = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_ce;
    end else begin
        grp_fu_339_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_339_p0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_339_p0 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_339_p0 = reg_368;
    end else begin
        grp_fu_339_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_339_p1 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_grp_fu_339_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_339_p1 = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_grp_fu_339_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_339_p1 = mul25_i_reg_1090;
    end else begin
        grp_fu_339_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state35) | ((grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34)))) begin
        grp_fu_343_ce = 1'b1;
    end else begin
        grp_fu_343_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_347_p0 = reg_368;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_347_p0 = reg_354;
    end else begin
        grp_fu_347_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_347_p1 = reg_354;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_347_p1 = A_local_load_1_reg_1085;
    end else begin
        grp_fu_347_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (icmp_ln50_fu_384_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((ap_start == 1'b1) & (icmp_ln50_fu_384_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_io))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln50_1_fu_446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((gmem1_RVALID == 1'b0) | (grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln50_reg_917 == 1'd0) | ((icmp_ln16_2_fu_564_p2 == 1'd1) | (icmp_ln16_reg_964 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln16_4_fu_680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state43 : begin
            if (((icmp_ln27_fu_818_p2 == 1'd0) & (tmp_9_fu_764_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((icmp_ln27_fu_818_p2 == 1'd1) & (tmp_9_fu_764_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state66 : begin
            if (((gmem2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((gmem2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln16_1_fu_620_p2 = (k_fu_162 + 31'd1);

assign add_ln16_2_fu_728_p2 = (idx59_fu_154 + 37'd41);

assign add_ln16_3_fu_722_p2 = (i_1_reg_289 + 31'd1);

assign add_ln16_4_fu_626_p2 = (trunc_ln16_2_fu_616_p1 + 7'd1);

assign add_ln16_fu_504_p2 = ($signed(trunc_ln35_1_reg_910) + $signed(7'd127));

assign add_ln17_1_fu_712_p2 = (add_ln17_fu_706_p2 + trunc_ln19_reg_1020);

assign add_ln17_fu_706_p2 = (tmp_4_fu_690_p3 + tmp_5_fu_698_p3);

assign add_ln18_1_fu_652_p2 = (trunc_ln18_fu_648_p1 + 7'd1);

assign add_ln18_fu_569_p2 = (indvars_iv35_fu_158 + 31'd1);

assign add_ln19_fu_605_p2 = (tmp_2_fu_589_p3 + tmp_3_fu_597_p3);

assign add_ln27_cast_fu_814_p1 = i_4_fu_166;

assign add_ln27_fu_842_p2 = (i_4_fu_166 + 32'd1);

assign add_ln28_fu_797_p2 = (tmp_6_fu_781_p3 + tmp_7_fu_789_p3);

assign add_ln30_fu_803_p2 = (add_ln28_fu_797_p2 + trunc_ln28_fu_777_p1);

assign add_ln50_fu_451_p2 = (i_fu_150 + 6'd1);

assign add_ln52_fu_477_p2 = (tmp_fu_457_p3 + zext_ln52_fu_473_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_NS_fsm_state33 = ap_NS_fsm[32'd32];

always @ (*) begin
    ap_block_state4_io = ((gmem1_ARREADY == 1'b0) | (gmem0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln54_fu_546_p1 = gmem1_addr_read_reg_994;

assign empty_31_fu_832_p3 = ((icmp_ln50_reg_917[0:0] == 1'b1) ? trunc_ln35_reg_901 : 31'd0);

assign grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start = grp_solve_linear_equations_Pipeline_VITIS_LOOP_18_3_fu_308_ap_start_reg;

assign grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start = grp_solve_linear_equations_Pipeline_VITIS_LOOP_27_5_fu_318_ap_start_reg;

assign grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start = grp_solve_linear_equations_Pipeline_VITIS_LOOP_51_2_fu_298_ap_start_reg;

assign grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start = grp_solve_linear_equations_Pipeline_VITIS_LOOP_61_3_fu_330_ap_start_reg;

assign i_5_fu_750_p2 = ($signed(i_4_fu_166) + $signed(32'd4294967295));

assign icmp_ln16_1_fu_509_p2 = ((add_ln16_fu_504_p2 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln16_2_fu_564_p2 = ((indvars_iv35_fu_158 == sext_ln16_reg_989) ? 1'b1 : 1'b0);

assign icmp_ln16_3_fu_611_p2 = ((k_fu_162 != trunc_ln35_reg_901) ? 1'b1 : 1'b0);

assign icmp_ln16_4_fu_680_p2 = ((i_1_reg_289 == zext_ln18_reg_1040) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_498_p2 = (($signed(tmp_8_fu_489_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_643_p2 = ((indvars_iv35_fu_158 != trunc_ln35_reg_901) ? 1'b1 : 1'b0);

assign icmp_ln27_1_fu_838_p2 = ((i_4_fu_166 != n_read_reg_882) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_818_p2 = (($signed(add_ln27_cast_fu_814_p1) < $signed(sext_ln26_reg_1057)) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_446_p2 = ((zext_ln50_1_fu_442_p1 == trunc_ln35_reg_901) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_384_p0 = n;

assign icmp_ln50_fu_384_p2 = (($signed(icmp_ln50_fu_384_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign select_ln16_1_fu_632_p3 = ((icmp_ln16_3_fu_611_p2[0:0] == 1'b1) ? trunc_ln35_1_reg_910 : add_ln16_4_fu_626_p2);

assign select_ln16_fu_515_p3 = ((icmp_ln16_1_fu_509_p2[0:0] == 1'b1) ? add_ln16_fu_504_p2 : 7'd1);

assign select_ln18_fu_658_p3 = ((icmp_ln18_fu_643_p2[0:0] == 1'b1) ? trunc_ln35_1_reg_910 : add_ln18_1_fu_652_p2);

assign select_ln27_fu_847_p3 = ((icmp_ln27_1_fu_838_p2[0:0] == 1'b1) ? n_read_reg_882 : add_ln27_fu_842_p2);

assign sext_ln16_fu_523_p1 = $signed(select_ln16_fu_515_p3);

assign sext_ln26_fu_665_p1 = $signed(n_read_reg_882);

assign sext_ln50_1_fu_410_p1 = $signed(trunc_ln50_1_fu_400_p4);

assign sext_ln50_fu_429_p1 = $signed(trunc_ln1_reg_929);

assign sext_ln61_fu_863_p1 = $signed(trunc_ln4_reg_1135);

assign tmp_1_fu_465_p3 = {{i_fu_150}, {3'd0}};

assign tmp_2_fu_589_p3 = {{trunc_ln16_1_fu_560_p1}, {5'd0}};

assign tmp_3_fu_597_p3 = {{trunc_ln16_fu_556_p1}, {3'd0}};

assign tmp_4_fu_690_p3 = {{trunc_ln16_4_fu_676_p1}, {5'd0}};

assign tmp_5_fu_698_p3 = {{trunc_ln16_3_fu_672_p1}, {3'd0}};

assign tmp_6_fu_781_p3 = {{trunc_ln26_1_fu_760_p1}, {5'd0}};

assign tmp_7_fu_789_p3 = {{trunc_ln26_fu_756_p1}, {3'd0}};

assign tmp_8_fu_489_p4 = {{n_read_reg_882[31:1]}};

assign tmp_9_fu_764_p3 = i_5_fu_750_p2[32'd31];

assign tmp_fu_457_p3 = {{i_fu_150}, {5'd0}};

assign trunc_ln16_1_fu_560_p1 = indvars_iv35_fu_158[5:0];

assign trunc_ln16_2_fu_616_p1 = k_fu_162[6:0];

assign trunc_ln16_3_fu_672_p1 = i_1_reg_289[7:0];

assign trunc_ln16_4_fu_676_p1 = i_1_reg_289[5:0];

assign trunc_ln16_fu_556_p1 = indvars_iv35_fu_158[7:0];

assign trunc_ln18_fu_648_p1 = indvars_iv35_fu_158[6:0];

assign trunc_ln19_fu_585_p1 = indvars_iv35_fu_158[10:0];

assign trunc_ln26_1_fu_760_p1 = i_5_fu_750_p2[5:0];

assign trunc_ln26_fu_756_p1 = i_5_fu_750_p2[7:0];

assign trunc_ln28_fu_777_p1 = i_5_fu_750_p2[10:0];

assign trunc_ln35_1_fu_380_p0 = n;

assign trunc_ln35_1_fu_380_p1 = trunc_ln35_1_fu_380_p0[6:0];

assign trunc_ln35_fu_376_p0 = n;

assign trunc_ln35_fu_376_p1 = trunc_ln35_fu_376_p0[30:0];

assign trunc_ln50_1_fu_400_p4 = {{B[63:2]}};

assign zext_ln16_1_fu_580_p1 = indvars_iv35_fu_158;

assign zext_ln16_2_fu_685_p1 = i_1_reg_289;

assign zext_ln16_fu_575_p1 = idx59_fu_154;

assign zext_ln17_fu_717_p1 = add_ln17_1_fu_712_p2;

assign zext_ln18_fu_639_p1 = select_ln16_1_fu_632_p3;

assign zext_ln26_fu_772_p1 = i_5_fu_750_p2;

assign zext_ln30_fu_809_p1 = add_ln30_fu_803_p2;

assign zext_ln50_1_fu_442_p1 = i_fu_150;

assign zext_ln50_fu_542_p1 = i_3_reg_951;

assign zext_ln52_fu_473_p1 = tmp_1_fu_465_p3;

assign zext_ln61_fu_873_p1 = empty_31_reg_1141;

always @ (posedge ap_clk) begin
    add_ln52_reg_959[2:0] <= 3'b000;
    add_ln19_reg_1025[2:0] <= 3'b000;
    zext_ln18_reg_1040[30:7] <= 24'b000000000000000000000000;
    add_ln17_reg_1065[2:0] <= 3'b000;
    zext_ln26_reg_1111[63:32] <= 32'b00000000000000000000000000000000;
    add_ln28_reg_1116[2:0] <= 3'b000;
end

endmodule //solve_linear_equations
