// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/05/2019 21:22:36"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BancoRegistrador (
	w_data,
	w_addr,
	w_wr,
	rp_addr,
	rp_rd,
	rq_addr,
	rq_rd,
	rp_data,
	rq_data,
	clk);
input 	[15:0] w_data;
input 	[3:0] w_addr;
input 	w_wr;
input 	[3:0] rp_addr;
input 	rp_rd;
input 	[3:0] rq_addr;
input 	rq_rd;
output 	[15:0] rp_data;
output 	[15:0] rq_data;
input 	clk;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \w_wr~combout ;
wire \clk~combout ;
wire \rp_rd~combout ;
wire \registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \rq_rd~combout ;
wire \registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire [3:0] \w_addr~combout ;
wire [3:0] \rq_addr~combout ;
wire [3:0] \rp_addr~combout ;
wire [15:0] \w_data~combout ;

wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \registrador_rtl_1|auto_generated|ram_block1a0~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a1~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a2~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a3~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a4~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a5~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a6~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a7~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a8~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a9~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a10~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a11~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a12~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a13~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a14~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \registrador_rtl_1|auto_generated|ram_block1a15~portbdataout  = \registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a0~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a1~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a2~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a3~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a4~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a5~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a6~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a7~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a8~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a9~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a10~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a11~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a12~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a13~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a14~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \registrador_rtl_0|auto_generated|ram_block1a15~portbdataout  = \registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

cycloneii_io \w_wr~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_wr~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_wr));
// synopsys translate_off
defparam \w_wr~I .input_async_reset = "none";
defparam \w_wr~I .input_power_up = "low";
defparam \w_wr~I .input_register_mode = "none";
defparam \w_wr~I .input_sync_reset = "none";
defparam \w_wr~I .oe_async_reset = "none";
defparam \w_wr~I .oe_power_up = "low";
defparam \w_wr~I .oe_register_mode = "none";
defparam \w_wr~I .oe_sync_reset = "none";
defparam \w_wr~I .operation_mode = "input";
defparam \w_wr~I .output_async_reset = "none";
defparam \w_wr~I .output_power_up = "low";
defparam \w_wr~I .output_register_mode = "none";
defparam \w_wr~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_rd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rp_rd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_rd));
// synopsys translate_off
defparam \rp_rd~I .input_async_reset = "none";
defparam \rp_rd~I .input_power_up = "low";
defparam \rp_rd~I .input_register_mode = "none";
defparam \rp_rd~I .input_sync_reset = "none";
defparam \rp_rd~I .oe_async_reset = "none";
defparam \rp_rd~I .oe_power_up = "low";
defparam \rp_rd~I .oe_register_mode = "none";
defparam \rp_rd~I .oe_sync_reset = "none";
defparam \rp_rd~I .operation_mode = "input";
defparam \rp_rd~I .output_async_reset = "none";
defparam \rp_rd~I .output_power_up = "low";
defparam \rp_rd~I .output_register_mode = "none";
defparam \rp_rd~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \w_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[0]));
// synopsys translate_off
defparam \w_data[0]~I .input_async_reset = "none";
defparam \w_data[0]~I .input_power_up = "low";
defparam \w_data[0]~I .input_register_mode = "none";
defparam \w_data[0]~I .input_sync_reset = "none";
defparam \w_data[0]~I .oe_async_reset = "none";
defparam \w_data[0]~I .oe_power_up = "low";
defparam \w_data[0]~I .oe_register_mode = "none";
defparam \w_data[0]~I .oe_sync_reset = "none";
defparam \w_data[0]~I .operation_mode = "input";
defparam \w_data[0]~I .output_async_reset = "none";
defparam \w_data[0]~I .output_power_up = "low";
defparam \w_data[0]~I .output_register_mode = "none";
defparam \w_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \w_addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_addr[0]));
// synopsys translate_off
defparam \w_addr[0]~I .input_async_reset = "none";
defparam \w_addr[0]~I .input_power_up = "low";
defparam \w_addr[0]~I .input_register_mode = "none";
defparam \w_addr[0]~I .input_sync_reset = "none";
defparam \w_addr[0]~I .oe_async_reset = "none";
defparam \w_addr[0]~I .oe_power_up = "low";
defparam \w_addr[0]~I .oe_register_mode = "none";
defparam \w_addr[0]~I .oe_sync_reset = "none";
defparam \w_addr[0]~I .operation_mode = "input";
defparam \w_addr[0]~I .output_async_reset = "none";
defparam \w_addr[0]~I .output_power_up = "low";
defparam \w_addr[0]~I .output_register_mode = "none";
defparam \w_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \w_addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_addr[1]));
// synopsys translate_off
defparam \w_addr[1]~I .input_async_reset = "none";
defparam \w_addr[1]~I .input_power_up = "low";
defparam \w_addr[1]~I .input_register_mode = "none";
defparam \w_addr[1]~I .input_sync_reset = "none";
defparam \w_addr[1]~I .oe_async_reset = "none";
defparam \w_addr[1]~I .oe_power_up = "low";
defparam \w_addr[1]~I .oe_register_mode = "none";
defparam \w_addr[1]~I .oe_sync_reset = "none";
defparam \w_addr[1]~I .operation_mode = "input";
defparam \w_addr[1]~I .output_async_reset = "none";
defparam \w_addr[1]~I .output_power_up = "low";
defparam \w_addr[1]~I .output_register_mode = "none";
defparam \w_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \w_addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_addr[2]));
// synopsys translate_off
defparam \w_addr[2]~I .input_async_reset = "none";
defparam \w_addr[2]~I .input_power_up = "low";
defparam \w_addr[2]~I .input_register_mode = "none";
defparam \w_addr[2]~I .input_sync_reset = "none";
defparam \w_addr[2]~I .oe_async_reset = "none";
defparam \w_addr[2]~I .oe_power_up = "low";
defparam \w_addr[2]~I .oe_register_mode = "none";
defparam \w_addr[2]~I .oe_sync_reset = "none";
defparam \w_addr[2]~I .operation_mode = "input";
defparam \w_addr[2]~I .output_async_reset = "none";
defparam \w_addr[2]~I .output_power_up = "low";
defparam \w_addr[2]~I .output_register_mode = "none";
defparam \w_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \w_addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_addr[3]));
// synopsys translate_off
defparam \w_addr[3]~I .input_async_reset = "none";
defparam \w_addr[3]~I .input_power_up = "low";
defparam \w_addr[3]~I .input_register_mode = "none";
defparam \w_addr[3]~I .input_sync_reset = "none";
defparam \w_addr[3]~I .oe_async_reset = "none";
defparam \w_addr[3]~I .oe_power_up = "low";
defparam \w_addr[3]~I .oe_register_mode = "none";
defparam \w_addr[3]~I .oe_sync_reset = "none";
defparam \w_addr[3]~I .operation_mode = "input";
defparam \w_addr[3]~I .output_async_reset = "none";
defparam \w_addr[3]~I .output_power_up = "low";
defparam \w_addr[3]~I .output_register_mode = "none";
defparam \w_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rp_addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_addr[0]));
// synopsys translate_off
defparam \rp_addr[0]~I .input_async_reset = "none";
defparam \rp_addr[0]~I .input_power_up = "low";
defparam \rp_addr[0]~I .input_register_mode = "none";
defparam \rp_addr[0]~I .input_sync_reset = "none";
defparam \rp_addr[0]~I .oe_async_reset = "none";
defparam \rp_addr[0]~I .oe_power_up = "low";
defparam \rp_addr[0]~I .oe_register_mode = "none";
defparam \rp_addr[0]~I .oe_sync_reset = "none";
defparam \rp_addr[0]~I .operation_mode = "input";
defparam \rp_addr[0]~I .output_async_reset = "none";
defparam \rp_addr[0]~I .output_power_up = "low";
defparam \rp_addr[0]~I .output_register_mode = "none";
defparam \rp_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rp_addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_addr[1]));
// synopsys translate_off
defparam \rp_addr[1]~I .input_async_reset = "none";
defparam \rp_addr[1]~I .input_power_up = "low";
defparam \rp_addr[1]~I .input_register_mode = "none";
defparam \rp_addr[1]~I .input_sync_reset = "none";
defparam \rp_addr[1]~I .oe_async_reset = "none";
defparam \rp_addr[1]~I .oe_power_up = "low";
defparam \rp_addr[1]~I .oe_register_mode = "none";
defparam \rp_addr[1]~I .oe_sync_reset = "none";
defparam \rp_addr[1]~I .operation_mode = "input";
defparam \rp_addr[1]~I .output_async_reset = "none";
defparam \rp_addr[1]~I .output_power_up = "low";
defparam \rp_addr[1]~I .output_register_mode = "none";
defparam \rp_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rp_addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_addr[2]));
// synopsys translate_off
defparam \rp_addr[2]~I .input_async_reset = "none";
defparam \rp_addr[2]~I .input_power_up = "low";
defparam \rp_addr[2]~I .input_register_mode = "none";
defparam \rp_addr[2]~I .input_sync_reset = "none";
defparam \rp_addr[2]~I .oe_async_reset = "none";
defparam \rp_addr[2]~I .oe_power_up = "low";
defparam \rp_addr[2]~I .oe_register_mode = "none";
defparam \rp_addr[2]~I .oe_sync_reset = "none";
defparam \rp_addr[2]~I .operation_mode = "input";
defparam \rp_addr[2]~I .output_async_reset = "none";
defparam \rp_addr[2]~I .output_power_up = "low";
defparam \rp_addr[2]~I .output_register_mode = "none";
defparam \rp_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rp_addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_addr[3]));
// synopsys translate_off
defparam \rp_addr[3]~I .input_async_reset = "none";
defparam \rp_addr[3]~I .input_power_up = "low";
defparam \rp_addr[3]~I .input_register_mode = "none";
defparam \rp_addr[3]~I .input_sync_reset = "none";
defparam \rp_addr[3]~I .oe_async_reset = "none";
defparam \rp_addr[3]~I .oe_power_up = "low";
defparam \rp_addr[3]~I .oe_register_mode = "none";
defparam \rp_addr[3]~I .oe_sync_reset = "none";
defparam \rp_addr[3]~I .operation_mode = "input";
defparam \rp_addr[3]~I .output_async_reset = "none";
defparam \rp_addr[3]~I .output_power_up = "low";
defparam \rp_addr[3]~I .output_register_mode = "none";
defparam \rp_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [0]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[1]));
// synopsys translate_off
defparam \w_data[1]~I .input_async_reset = "none";
defparam \w_data[1]~I .input_power_up = "low";
defparam \w_data[1]~I .input_register_mode = "none";
defparam \w_data[1]~I .input_sync_reset = "none";
defparam \w_data[1]~I .oe_async_reset = "none";
defparam \w_data[1]~I .oe_power_up = "low";
defparam \w_data[1]~I .oe_register_mode = "none";
defparam \w_data[1]~I .oe_sync_reset = "none";
defparam \w_data[1]~I .operation_mode = "input";
defparam \w_data[1]~I .output_async_reset = "none";
defparam \w_data[1]~I .output_power_up = "low";
defparam \w_data[1]~I .output_register_mode = "none";
defparam \w_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [1]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a1 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[2]));
// synopsys translate_off
defparam \w_data[2]~I .input_async_reset = "none";
defparam \w_data[2]~I .input_power_up = "low";
defparam \w_data[2]~I .input_register_mode = "none";
defparam \w_data[2]~I .input_sync_reset = "none";
defparam \w_data[2]~I .oe_async_reset = "none";
defparam \w_data[2]~I .oe_power_up = "low";
defparam \w_data[2]~I .oe_register_mode = "none";
defparam \w_data[2]~I .oe_sync_reset = "none";
defparam \w_data[2]~I .operation_mode = "input";
defparam \w_data[2]~I .output_async_reset = "none";
defparam \w_data[2]~I .output_power_up = "low";
defparam \w_data[2]~I .output_register_mode = "none";
defparam \w_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [2]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a2 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[3]));
// synopsys translate_off
defparam \w_data[3]~I .input_async_reset = "none";
defparam \w_data[3]~I .input_power_up = "low";
defparam \w_data[3]~I .input_register_mode = "none";
defparam \w_data[3]~I .input_sync_reset = "none";
defparam \w_data[3]~I .oe_async_reset = "none";
defparam \w_data[3]~I .oe_power_up = "low";
defparam \w_data[3]~I .oe_register_mode = "none";
defparam \w_data[3]~I .oe_sync_reset = "none";
defparam \w_data[3]~I .operation_mode = "input";
defparam \w_data[3]~I .output_async_reset = "none";
defparam \w_data[3]~I .output_power_up = "low";
defparam \w_data[3]~I .output_register_mode = "none";
defparam \w_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [3]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a3 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[4]));
// synopsys translate_off
defparam \w_data[4]~I .input_async_reset = "none";
defparam \w_data[4]~I .input_power_up = "low";
defparam \w_data[4]~I .input_register_mode = "none";
defparam \w_data[4]~I .input_sync_reset = "none";
defparam \w_data[4]~I .oe_async_reset = "none";
defparam \w_data[4]~I .oe_power_up = "low";
defparam \w_data[4]~I .oe_register_mode = "none";
defparam \w_data[4]~I .oe_sync_reset = "none";
defparam \w_data[4]~I .operation_mode = "input";
defparam \w_data[4]~I .output_async_reset = "none";
defparam \w_data[4]~I .output_power_up = "low";
defparam \w_data[4]~I .output_register_mode = "none";
defparam \w_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [4]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a4 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[5]));
// synopsys translate_off
defparam \w_data[5]~I .input_async_reset = "none";
defparam \w_data[5]~I .input_power_up = "low";
defparam \w_data[5]~I .input_register_mode = "none";
defparam \w_data[5]~I .input_sync_reset = "none";
defparam \w_data[5]~I .oe_async_reset = "none";
defparam \w_data[5]~I .oe_power_up = "low";
defparam \w_data[5]~I .oe_register_mode = "none";
defparam \w_data[5]~I .oe_sync_reset = "none";
defparam \w_data[5]~I .operation_mode = "input";
defparam \w_data[5]~I .output_async_reset = "none";
defparam \w_data[5]~I .output_power_up = "low";
defparam \w_data[5]~I .output_register_mode = "none";
defparam \w_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [5]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a5 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[6]));
// synopsys translate_off
defparam \w_data[6]~I .input_async_reset = "none";
defparam \w_data[6]~I .input_power_up = "low";
defparam \w_data[6]~I .input_register_mode = "none";
defparam \w_data[6]~I .input_sync_reset = "none";
defparam \w_data[6]~I .oe_async_reset = "none";
defparam \w_data[6]~I .oe_power_up = "low";
defparam \w_data[6]~I .oe_register_mode = "none";
defparam \w_data[6]~I .oe_sync_reset = "none";
defparam \w_data[6]~I .operation_mode = "input";
defparam \w_data[6]~I .output_async_reset = "none";
defparam \w_data[6]~I .output_power_up = "low";
defparam \w_data[6]~I .output_register_mode = "none";
defparam \w_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [6]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a6 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[7]));
// synopsys translate_off
defparam \w_data[7]~I .input_async_reset = "none";
defparam \w_data[7]~I .input_power_up = "low";
defparam \w_data[7]~I .input_register_mode = "none";
defparam \w_data[7]~I .input_sync_reset = "none";
defparam \w_data[7]~I .oe_async_reset = "none";
defparam \w_data[7]~I .oe_power_up = "low";
defparam \w_data[7]~I .oe_register_mode = "none";
defparam \w_data[7]~I .oe_sync_reset = "none";
defparam \w_data[7]~I .operation_mode = "input";
defparam \w_data[7]~I .output_async_reset = "none";
defparam \w_data[7]~I .output_power_up = "low";
defparam \w_data[7]~I .output_register_mode = "none";
defparam \w_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [7]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a7 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[8]));
// synopsys translate_off
defparam \w_data[8]~I .input_async_reset = "none";
defparam \w_data[8]~I .input_power_up = "low";
defparam \w_data[8]~I .input_register_mode = "none";
defparam \w_data[8]~I .input_sync_reset = "none";
defparam \w_data[8]~I .oe_async_reset = "none";
defparam \w_data[8]~I .oe_power_up = "low";
defparam \w_data[8]~I .oe_register_mode = "none";
defparam \w_data[8]~I .oe_sync_reset = "none";
defparam \w_data[8]~I .operation_mode = "input";
defparam \w_data[8]~I .output_async_reset = "none";
defparam \w_data[8]~I .output_power_up = "low";
defparam \w_data[8]~I .output_register_mode = "none";
defparam \w_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [8]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a8 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[9]));
// synopsys translate_off
defparam \w_data[9]~I .input_async_reset = "none";
defparam \w_data[9]~I .input_power_up = "low";
defparam \w_data[9]~I .input_register_mode = "none";
defparam \w_data[9]~I .input_sync_reset = "none";
defparam \w_data[9]~I .oe_async_reset = "none";
defparam \w_data[9]~I .oe_power_up = "low";
defparam \w_data[9]~I .oe_register_mode = "none";
defparam \w_data[9]~I .oe_sync_reset = "none";
defparam \w_data[9]~I .operation_mode = "input";
defparam \w_data[9]~I .output_async_reset = "none";
defparam \w_data[9]~I .output_power_up = "low";
defparam \w_data[9]~I .output_register_mode = "none";
defparam \w_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [9]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a9 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[10]));
// synopsys translate_off
defparam \w_data[10]~I .input_async_reset = "none";
defparam \w_data[10]~I .input_power_up = "low";
defparam \w_data[10]~I .input_register_mode = "none";
defparam \w_data[10]~I .input_sync_reset = "none";
defparam \w_data[10]~I .oe_async_reset = "none";
defparam \w_data[10]~I .oe_power_up = "low";
defparam \w_data[10]~I .oe_register_mode = "none";
defparam \w_data[10]~I .oe_sync_reset = "none";
defparam \w_data[10]~I .operation_mode = "input";
defparam \w_data[10]~I .output_async_reset = "none";
defparam \w_data[10]~I .output_power_up = "low";
defparam \w_data[10]~I .output_register_mode = "none";
defparam \w_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [10]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a10 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[11]));
// synopsys translate_off
defparam \w_data[11]~I .input_async_reset = "none";
defparam \w_data[11]~I .input_power_up = "low";
defparam \w_data[11]~I .input_register_mode = "none";
defparam \w_data[11]~I .input_sync_reset = "none";
defparam \w_data[11]~I .oe_async_reset = "none";
defparam \w_data[11]~I .oe_power_up = "low";
defparam \w_data[11]~I .oe_register_mode = "none";
defparam \w_data[11]~I .oe_sync_reset = "none";
defparam \w_data[11]~I .operation_mode = "input";
defparam \w_data[11]~I .output_async_reset = "none";
defparam \w_data[11]~I .output_power_up = "low";
defparam \w_data[11]~I .output_register_mode = "none";
defparam \w_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [11]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a11 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[12]));
// synopsys translate_off
defparam \w_data[12]~I .input_async_reset = "none";
defparam \w_data[12]~I .input_power_up = "low";
defparam \w_data[12]~I .input_register_mode = "none";
defparam \w_data[12]~I .input_sync_reset = "none";
defparam \w_data[12]~I .oe_async_reset = "none";
defparam \w_data[12]~I .oe_power_up = "low";
defparam \w_data[12]~I .oe_register_mode = "none";
defparam \w_data[12]~I .oe_sync_reset = "none";
defparam \w_data[12]~I .operation_mode = "input";
defparam \w_data[12]~I .output_async_reset = "none";
defparam \w_data[12]~I .output_power_up = "low";
defparam \w_data[12]~I .output_register_mode = "none";
defparam \w_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [12]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a12 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[13]));
// synopsys translate_off
defparam \w_data[13]~I .input_async_reset = "none";
defparam \w_data[13]~I .input_power_up = "low";
defparam \w_data[13]~I .input_register_mode = "none";
defparam \w_data[13]~I .input_sync_reset = "none";
defparam \w_data[13]~I .oe_async_reset = "none";
defparam \w_data[13]~I .oe_power_up = "low";
defparam \w_data[13]~I .oe_register_mode = "none";
defparam \w_data[13]~I .oe_sync_reset = "none";
defparam \w_data[13]~I .operation_mode = "input";
defparam \w_data[13]~I .output_async_reset = "none";
defparam \w_data[13]~I .output_power_up = "low";
defparam \w_data[13]~I .output_register_mode = "none";
defparam \w_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [13]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a13 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[14]));
// synopsys translate_off
defparam \w_data[14]~I .input_async_reset = "none";
defparam \w_data[14]~I .input_power_up = "low";
defparam \w_data[14]~I .input_register_mode = "none";
defparam \w_data[14]~I .input_sync_reset = "none";
defparam \w_data[14]~I .oe_async_reset = "none";
defparam \w_data[14]~I .oe_power_up = "low";
defparam \w_data[14]~I .oe_register_mode = "none";
defparam \w_data[14]~I .oe_sync_reset = "none";
defparam \w_data[14]~I .operation_mode = "input";
defparam \w_data[14]~I .output_async_reset = "none";
defparam \w_data[14]~I .output_power_up = "low";
defparam \w_data[14]~I .output_register_mode = "none";
defparam \w_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [14]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a14 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \w_data[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\w_data~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(w_data[15]));
// synopsys translate_off
defparam \w_data[15]~I .input_async_reset = "none";
defparam \w_data[15]~I .input_power_up = "low";
defparam \w_data[15]~I .input_register_mode = "none";
defparam \w_data[15]~I .input_sync_reset = "none";
defparam \w_data[15]~I .oe_async_reset = "none";
defparam \w_data[15]~I .oe_power_up = "low";
defparam \w_data[15]~I .oe_register_mode = "none";
defparam \w_data[15]~I .oe_sync_reset = "none";
defparam \w_data[15]~I .operation_mode = "input";
defparam \w_data[15]~I .output_async_reset = "none";
defparam \w_data[15]~I .output_power_up = "low";
defparam \w_data[15]~I .output_register_mode = "none";
defparam \w_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [15]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rp_addr~combout [3],\rp_addr~combout [2],\rp_addr~combout [1],\rp_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:registrador_rtl_1|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \registrador_rtl_1|auto_generated|ram_block1a15 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \rq_rd~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rq_rd~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_rd));
// synopsys translate_off
defparam \rq_rd~I .input_async_reset = "none";
defparam \rq_rd~I .input_power_up = "low";
defparam \rq_rd~I .input_register_mode = "none";
defparam \rq_rd~I .input_sync_reset = "none";
defparam \rq_rd~I .oe_async_reset = "none";
defparam \rq_rd~I .oe_power_up = "low";
defparam \rq_rd~I .oe_register_mode = "none";
defparam \rq_rd~I .oe_sync_reset = "none";
defparam \rq_rd~I .operation_mode = "input";
defparam \rq_rd~I .output_async_reset = "none";
defparam \rq_rd~I .output_power_up = "low";
defparam \rq_rd~I .output_register_mode = "none";
defparam \rq_rd~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rq_addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_addr[0]));
// synopsys translate_off
defparam \rq_addr[0]~I .input_async_reset = "none";
defparam \rq_addr[0]~I .input_power_up = "low";
defparam \rq_addr[0]~I .input_register_mode = "none";
defparam \rq_addr[0]~I .input_sync_reset = "none";
defparam \rq_addr[0]~I .oe_async_reset = "none";
defparam \rq_addr[0]~I .oe_power_up = "low";
defparam \rq_addr[0]~I .oe_register_mode = "none";
defparam \rq_addr[0]~I .oe_sync_reset = "none";
defparam \rq_addr[0]~I .operation_mode = "input";
defparam \rq_addr[0]~I .output_async_reset = "none";
defparam \rq_addr[0]~I .output_power_up = "low";
defparam \rq_addr[0]~I .output_register_mode = "none";
defparam \rq_addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rq_addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_addr[1]));
// synopsys translate_off
defparam \rq_addr[1]~I .input_async_reset = "none";
defparam \rq_addr[1]~I .input_power_up = "low";
defparam \rq_addr[1]~I .input_register_mode = "none";
defparam \rq_addr[1]~I .input_sync_reset = "none";
defparam \rq_addr[1]~I .oe_async_reset = "none";
defparam \rq_addr[1]~I .oe_power_up = "low";
defparam \rq_addr[1]~I .oe_register_mode = "none";
defparam \rq_addr[1]~I .oe_sync_reset = "none";
defparam \rq_addr[1]~I .operation_mode = "input";
defparam \rq_addr[1]~I .output_async_reset = "none";
defparam \rq_addr[1]~I .output_power_up = "low";
defparam \rq_addr[1]~I .output_register_mode = "none";
defparam \rq_addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rq_addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_addr[2]));
// synopsys translate_off
defparam \rq_addr[2]~I .input_async_reset = "none";
defparam \rq_addr[2]~I .input_power_up = "low";
defparam \rq_addr[2]~I .input_register_mode = "none";
defparam \rq_addr[2]~I .input_sync_reset = "none";
defparam \rq_addr[2]~I .oe_async_reset = "none";
defparam \rq_addr[2]~I .oe_power_up = "low";
defparam \rq_addr[2]~I .oe_register_mode = "none";
defparam \rq_addr[2]~I .oe_sync_reset = "none";
defparam \rq_addr[2]~I .operation_mode = "input";
defparam \rq_addr[2]~I .output_async_reset = "none";
defparam \rq_addr[2]~I .output_power_up = "low";
defparam \rq_addr[2]~I .output_register_mode = "none";
defparam \rq_addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rq_addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_addr[3]));
// synopsys translate_off
defparam \rq_addr[3]~I .input_async_reset = "none";
defparam \rq_addr[3]~I .input_power_up = "low";
defparam \rq_addr[3]~I .input_register_mode = "none";
defparam \rq_addr[3]~I .input_sync_reset = "none";
defparam \rq_addr[3]~I .oe_async_reset = "none";
defparam \rq_addr[3]~I .oe_power_up = "low";
defparam \rq_addr[3]~I .oe_register_mode = "none";
defparam \rq_addr[3]~I .oe_sync_reset = "none";
defparam \rq_addr[3]~I .operation_mode = "input";
defparam \rq_addr[3]~I .output_async_reset = "none";
defparam \rq_addr[3]~I .output_power_up = "low";
defparam \rq_addr[3]~I .output_register_mode = "none";
defparam \rq_addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [0]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [1]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [2]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [3]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [4]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [5]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [6]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [7]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [8]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [9]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [10]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [11]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [12]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [13]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [14]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_ram_block \registrador_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\w_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~combout ),
	.clk1(\clk~combout ),
	.ena0(\w_wr~combout ),
	.ena1(\rq_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\w_data~combout [15]}),
	.portaaddr({\w_addr~combout [3],\w_addr~combout [2],\w_addr~combout [1],\w_addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\rq_addr~combout [3],\rq_addr~combout [2],\rq_addr~combout [1],\rq_addr~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .init_file = "db/processador.ram0_BancoRegistrador_ba76299.hdl.mif";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:registrador_rtl_0|altsyncram_fhj1:auto_generated|ALTSYNCRAM";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \registrador_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 16'h0000;
// synopsys translate_on

cycloneii_io \rp_data[0]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[0]));
// synopsys translate_off
defparam \rp_data[0]~I .input_async_reset = "none";
defparam \rp_data[0]~I .input_power_up = "low";
defparam \rp_data[0]~I .input_register_mode = "none";
defparam \rp_data[0]~I .input_sync_reset = "none";
defparam \rp_data[0]~I .oe_async_reset = "none";
defparam \rp_data[0]~I .oe_power_up = "low";
defparam \rp_data[0]~I .oe_register_mode = "none";
defparam \rp_data[0]~I .oe_sync_reset = "none";
defparam \rp_data[0]~I .operation_mode = "output";
defparam \rp_data[0]~I .output_async_reset = "none";
defparam \rp_data[0]~I .output_power_up = "low";
defparam \rp_data[0]~I .output_register_mode = "none";
defparam \rp_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[1]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[1]));
// synopsys translate_off
defparam \rp_data[1]~I .input_async_reset = "none";
defparam \rp_data[1]~I .input_power_up = "low";
defparam \rp_data[1]~I .input_register_mode = "none";
defparam \rp_data[1]~I .input_sync_reset = "none";
defparam \rp_data[1]~I .oe_async_reset = "none";
defparam \rp_data[1]~I .oe_power_up = "low";
defparam \rp_data[1]~I .oe_register_mode = "none";
defparam \rp_data[1]~I .oe_sync_reset = "none";
defparam \rp_data[1]~I .operation_mode = "output";
defparam \rp_data[1]~I .output_async_reset = "none";
defparam \rp_data[1]~I .output_power_up = "low";
defparam \rp_data[1]~I .output_register_mode = "none";
defparam \rp_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[2]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[2]));
// synopsys translate_off
defparam \rp_data[2]~I .input_async_reset = "none";
defparam \rp_data[2]~I .input_power_up = "low";
defparam \rp_data[2]~I .input_register_mode = "none";
defparam \rp_data[2]~I .input_sync_reset = "none";
defparam \rp_data[2]~I .oe_async_reset = "none";
defparam \rp_data[2]~I .oe_power_up = "low";
defparam \rp_data[2]~I .oe_register_mode = "none";
defparam \rp_data[2]~I .oe_sync_reset = "none";
defparam \rp_data[2]~I .operation_mode = "output";
defparam \rp_data[2]~I .output_async_reset = "none";
defparam \rp_data[2]~I .output_power_up = "low";
defparam \rp_data[2]~I .output_register_mode = "none";
defparam \rp_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[3]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[3]));
// synopsys translate_off
defparam \rp_data[3]~I .input_async_reset = "none";
defparam \rp_data[3]~I .input_power_up = "low";
defparam \rp_data[3]~I .input_register_mode = "none";
defparam \rp_data[3]~I .input_sync_reset = "none";
defparam \rp_data[3]~I .oe_async_reset = "none";
defparam \rp_data[3]~I .oe_power_up = "low";
defparam \rp_data[3]~I .oe_register_mode = "none";
defparam \rp_data[3]~I .oe_sync_reset = "none";
defparam \rp_data[3]~I .operation_mode = "output";
defparam \rp_data[3]~I .output_async_reset = "none";
defparam \rp_data[3]~I .output_power_up = "low";
defparam \rp_data[3]~I .output_register_mode = "none";
defparam \rp_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[4]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[4]));
// synopsys translate_off
defparam \rp_data[4]~I .input_async_reset = "none";
defparam \rp_data[4]~I .input_power_up = "low";
defparam \rp_data[4]~I .input_register_mode = "none";
defparam \rp_data[4]~I .input_sync_reset = "none";
defparam \rp_data[4]~I .oe_async_reset = "none";
defparam \rp_data[4]~I .oe_power_up = "low";
defparam \rp_data[4]~I .oe_register_mode = "none";
defparam \rp_data[4]~I .oe_sync_reset = "none";
defparam \rp_data[4]~I .operation_mode = "output";
defparam \rp_data[4]~I .output_async_reset = "none";
defparam \rp_data[4]~I .output_power_up = "low";
defparam \rp_data[4]~I .output_register_mode = "none";
defparam \rp_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[5]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[5]));
// synopsys translate_off
defparam \rp_data[5]~I .input_async_reset = "none";
defparam \rp_data[5]~I .input_power_up = "low";
defparam \rp_data[5]~I .input_register_mode = "none";
defparam \rp_data[5]~I .input_sync_reset = "none";
defparam \rp_data[5]~I .oe_async_reset = "none";
defparam \rp_data[5]~I .oe_power_up = "low";
defparam \rp_data[5]~I .oe_register_mode = "none";
defparam \rp_data[5]~I .oe_sync_reset = "none";
defparam \rp_data[5]~I .operation_mode = "output";
defparam \rp_data[5]~I .output_async_reset = "none";
defparam \rp_data[5]~I .output_power_up = "low";
defparam \rp_data[5]~I .output_register_mode = "none";
defparam \rp_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[6]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[6]));
// synopsys translate_off
defparam \rp_data[6]~I .input_async_reset = "none";
defparam \rp_data[6]~I .input_power_up = "low";
defparam \rp_data[6]~I .input_register_mode = "none";
defparam \rp_data[6]~I .input_sync_reset = "none";
defparam \rp_data[6]~I .oe_async_reset = "none";
defparam \rp_data[6]~I .oe_power_up = "low";
defparam \rp_data[6]~I .oe_register_mode = "none";
defparam \rp_data[6]~I .oe_sync_reset = "none";
defparam \rp_data[6]~I .operation_mode = "output";
defparam \rp_data[6]~I .output_async_reset = "none";
defparam \rp_data[6]~I .output_power_up = "low";
defparam \rp_data[6]~I .output_register_mode = "none";
defparam \rp_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[7]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[7]));
// synopsys translate_off
defparam \rp_data[7]~I .input_async_reset = "none";
defparam \rp_data[7]~I .input_power_up = "low";
defparam \rp_data[7]~I .input_register_mode = "none";
defparam \rp_data[7]~I .input_sync_reset = "none";
defparam \rp_data[7]~I .oe_async_reset = "none";
defparam \rp_data[7]~I .oe_power_up = "low";
defparam \rp_data[7]~I .oe_register_mode = "none";
defparam \rp_data[7]~I .oe_sync_reset = "none";
defparam \rp_data[7]~I .operation_mode = "output";
defparam \rp_data[7]~I .output_async_reset = "none";
defparam \rp_data[7]~I .output_power_up = "low";
defparam \rp_data[7]~I .output_register_mode = "none";
defparam \rp_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[8]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[8]));
// synopsys translate_off
defparam \rp_data[8]~I .input_async_reset = "none";
defparam \rp_data[8]~I .input_power_up = "low";
defparam \rp_data[8]~I .input_register_mode = "none";
defparam \rp_data[8]~I .input_sync_reset = "none";
defparam \rp_data[8]~I .oe_async_reset = "none";
defparam \rp_data[8]~I .oe_power_up = "low";
defparam \rp_data[8]~I .oe_register_mode = "none";
defparam \rp_data[8]~I .oe_sync_reset = "none";
defparam \rp_data[8]~I .operation_mode = "output";
defparam \rp_data[8]~I .output_async_reset = "none";
defparam \rp_data[8]~I .output_power_up = "low";
defparam \rp_data[8]~I .output_register_mode = "none";
defparam \rp_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[9]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[9]));
// synopsys translate_off
defparam \rp_data[9]~I .input_async_reset = "none";
defparam \rp_data[9]~I .input_power_up = "low";
defparam \rp_data[9]~I .input_register_mode = "none";
defparam \rp_data[9]~I .input_sync_reset = "none";
defparam \rp_data[9]~I .oe_async_reset = "none";
defparam \rp_data[9]~I .oe_power_up = "low";
defparam \rp_data[9]~I .oe_register_mode = "none";
defparam \rp_data[9]~I .oe_sync_reset = "none";
defparam \rp_data[9]~I .operation_mode = "output";
defparam \rp_data[9]~I .output_async_reset = "none";
defparam \rp_data[9]~I .output_power_up = "low";
defparam \rp_data[9]~I .output_register_mode = "none";
defparam \rp_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[10]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[10]));
// synopsys translate_off
defparam \rp_data[10]~I .input_async_reset = "none";
defparam \rp_data[10]~I .input_power_up = "low";
defparam \rp_data[10]~I .input_register_mode = "none";
defparam \rp_data[10]~I .input_sync_reset = "none";
defparam \rp_data[10]~I .oe_async_reset = "none";
defparam \rp_data[10]~I .oe_power_up = "low";
defparam \rp_data[10]~I .oe_register_mode = "none";
defparam \rp_data[10]~I .oe_sync_reset = "none";
defparam \rp_data[10]~I .operation_mode = "output";
defparam \rp_data[10]~I .output_async_reset = "none";
defparam \rp_data[10]~I .output_power_up = "low";
defparam \rp_data[10]~I .output_register_mode = "none";
defparam \rp_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[11]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[11]));
// synopsys translate_off
defparam \rp_data[11]~I .input_async_reset = "none";
defparam \rp_data[11]~I .input_power_up = "low";
defparam \rp_data[11]~I .input_register_mode = "none";
defparam \rp_data[11]~I .input_sync_reset = "none";
defparam \rp_data[11]~I .oe_async_reset = "none";
defparam \rp_data[11]~I .oe_power_up = "low";
defparam \rp_data[11]~I .oe_register_mode = "none";
defparam \rp_data[11]~I .oe_sync_reset = "none";
defparam \rp_data[11]~I .operation_mode = "output";
defparam \rp_data[11]~I .output_async_reset = "none";
defparam \rp_data[11]~I .output_power_up = "low";
defparam \rp_data[11]~I .output_register_mode = "none";
defparam \rp_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[12]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[12]));
// synopsys translate_off
defparam \rp_data[12]~I .input_async_reset = "none";
defparam \rp_data[12]~I .input_power_up = "low";
defparam \rp_data[12]~I .input_register_mode = "none";
defparam \rp_data[12]~I .input_sync_reset = "none";
defparam \rp_data[12]~I .oe_async_reset = "none";
defparam \rp_data[12]~I .oe_power_up = "low";
defparam \rp_data[12]~I .oe_register_mode = "none";
defparam \rp_data[12]~I .oe_sync_reset = "none";
defparam \rp_data[12]~I .operation_mode = "output";
defparam \rp_data[12]~I .output_async_reset = "none";
defparam \rp_data[12]~I .output_power_up = "low";
defparam \rp_data[12]~I .output_register_mode = "none";
defparam \rp_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[13]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[13]));
// synopsys translate_off
defparam \rp_data[13]~I .input_async_reset = "none";
defparam \rp_data[13]~I .input_power_up = "low";
defparam \rp_data[13]~I .input_register_mode = "none";
defparam \rp_data[13]~I .input_sync_reset = "none";
defparam \rp_data[13]~I .oe_async_reset = "none";
defparam \rp_data[13]~I .oe_power_up = "low";
defparam \rp_data[13]~I .oe_register_mode = "none";
defparam \rp_data[13]~I .oe_sync_reset = "none";
defparam \rp_data[13]~I .operation_mode = "output";
defparam \rp_data[13]~I .output_async_reset = "none";
defparam \rp_data[13]~I .output_power_up = "low";
defparam \rp_data[13]~I .output_register_mode = "none";
defparam \rp_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[14]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[14]));
// synopsys translate_off
defparam \rp_data[14]~I .input_async_reset = "none";
defparam \rp_data[14]~I .input_power_up = "low";
defparam \rp_data[14]~I .input_register_mode = "none";
defparam \rp_data[14]~I .input_sync_reset = "none";
defparam \rp_data[14]~I .oe_async_reset = "none";
defparam \rp_data[14]~I .oe_power_up = "low";
defparam \rp_data[14]~I .oe_register_mode = "none";
defparam \rp_data[14]~I .oe_sync_reset = "none";
defparam \rp_data[14]~I .operation_mode = "output";
defparam \rp_data[14]~I .output_async_reset = "none";
defparam \rp_data[14]~I .output_power_up = "low";
defparam \rp_data[14]~I .output_register_mode = "none";
defparam \rp_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rp_data[15]~I (
	.datain(\registrador_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rp_data[15]));
// synopsys translate_off
defparam \rp_data[15]~I .input_async_reset = "none";
defparam \rp_data[15]~I .input_power_up = "low";
defparam \rp_data[15]~I .input_register_mode = "none";
defparam \rp_data[15]~I .input_sync_reset = "none";
defparam \rp_data[15]~I .oe_async_reset = "none";
defparam \rp_data[15]~I .oe_power_up = "low";
defparam \rp_data[15]~I .oe_register_mode = "none";
defparam \rp_data[15]~I .oe_sync_reset = "none";
defparam \rp_data[15]~I .operation_mode = "output";
defparam \rp_data[15]~I .output_async_reset = "none";
defparam \rp_data[15]~I .output_power_up = "low";
defparam \rp_data[15]~I .output_register_mode = "none";
defparam \rp_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[0]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[0]));
// synopsys translate_off
defparam \rq_data[0]~I .input_async_reset = "none";
defparam \rq_data[0]~I .input_power_up = "low";
defparam \rq_data[0]~I .input_register_mode = "none";
defparam \rq_data[0]~I .input_sync_reset = "none";
defparam \rq_data[0]~I .oe_async_reset = "none";
defparam \rq_data[0]~I .oe_power_up = "low";
defparam \rq_data[0]~I .oe_register_mode = "none";
defparam \rq_data[0]~I .oe_sync_reset = "none";
defparam \rq_data[0]~I .operation_mode = "output";
defparam \rq_data[0]~I .output_async_reset = "none";
defparam \rq_data[0]~I .output_power_up = "low";
defparam \rq_data[0]~I .output_register_mode = "none";
defparam \rq_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[1]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[1]));
// synopsys translate_off
defparam \rq_data[1]~I .input_async_reset = "none";
defparam \rq_data[1]~I .input_power_up = "low";
defparam \rq_data[1]~I .input_register_mode = "none";
defparam \rq_data[1]~I .input_sync_reset = "none";
defparam \rq_data[1]~I .oe_async_reset = "none";
defparam \rq_data[1]~I .oe_power_up = "low";
defparam \rq_data[1]~I .oe_register_mode = "none";
defparam \rq_data[1]~I .oe_sync_reset = "none";
defparam \rq_data[1]~I .operation_mode = "output";
defparam \rq_data[1]~I .output_async_reset = "none";
defparam \rq_data[1]~I .output_power_up = "low";
defparam \rq_data[1]~I .output_register_mode = "none";
defparam \rq_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[2]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[2]));
// synopsys translate_off
defparam \rq_data[2]~I .input_async_reset = "none";
defparam \rq_data[2]~I .input_power_up = "low";
defparam \rq_data[2]~I .input_register_mode = "none";
defparam \rq_data[2]~I .input_sync_reset = "none";
defparam \rq_data[2]~I .oe_async_reset = "none";
defparam \rq_data[2]~I .oe_power_up = "low";
defparam \rq_data[2]~I .oe_register_mode = "none";
defparam \rq_data[2]~I .oe_sync_reset = "none";
defparam \rq_data[2]~I .operation_mode = "output";
defparam \rq_data[2]~I .output_async_reset = "none";
defparam \rq_data[2]~I .output_power_up = "low";
defparam \rq_data[2]~I .output_register_mode = "none";
defparam \rq_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[3]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[3]));
// synopsys translate_off
defparam \rq_data[3]~I .input_async_reset = "none";
defparam \rq_data[3]~I .input_power_up = "low";
defparam \rq_data[3]~I .input_register_mode = "none";
defparam \rq_data[3]~I .input_sync_reset = "none";
defparam \rq_data[3]~I .oe_async_reset = "none";
defparam \rq_data[3]~I .oe_power_up = "low";
defparam \rq_data[3]~I .oe_register_mode = "none";
defparam \rq_data[3]~I .oe_sync_reset = "none";
defparam \rq_data[3]~I .operation_mode = "output";
defparam \rq_data[3]~I .output_async_reset = "none";
defparam \rq_data[3]~I .output_power_up = "low";
defparam \rq_data[3]~I .output_register_mode = "none";
defparam \rq_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[4]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[4]));
// synopsys translate_off
defparam \rq_data[4]~I .input_async_reset = "none";
defparam \rq_data[4]~I .input_power_up = "low";
defparam \rq_data[4]~I .input_register_mode = "none";
defparam \rq_data[4]~I .input_sync_reset = "none";
defparam \rq_data[4]~I .oe_async_reset = "none";
defparam \rq_data[4]~I .oe_power_up = "low";
defparam \rq_data[4]~I .oe_register_mode = "none";
defparam \rq_data[4]~I .oe_sync_reset = "none";
defparam \rq_data[4]~I .operation_mode = "output";
defparam \rq_data[4]~I .output_async_reset = "none";
defparam \rq_data[4]~I .output_power_up = "low";
defparam \rq_data[4]~I .output_register_mode = "none";
defparam \rq_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[5]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[5]));
// synopsys translate_off
defparam \rq_data[5]~I .input_async_reset = "none";
defparam \rq_data[5]~I .input_power_up = "low";
defparam \rq_data[5]~I .input_register_mode = "none";
defparam \rq_data[5]~I .input_sync_reset = "none";
defparam \rq_data[5]~I .oe_async_reset = "none";
defparam \rq_data[5]~I .oe_power_up = "low";
defparam \rq_data[5]~I .oe_register_mode = "none";
defparam \rq_data[5]~I .oe_sync_reset = "none";
defparam \rq_data[5]~I .operation_mode = "output";
defparam \rq_data[5]~I .output_async_reset = "none";
defparam \rq_data[5]~I .output_power_up = "low";
defparam \rq_data[5]~I .output_register_mode = "none";
defparam \rq_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[6]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[6]));
// synopsys translate_off
defparam \rq_data[6]~I .input_async_reset = "none";
defparam \rq_data[6]~I .input_power_up = "low";
defparam \rq_data[6]~I .input_register_mode = "none";
defparam \rq_data[6]~I .input_sync_reset = "none";
defparam \rq_data[6]~I .oe_async_reset = "none";
defparam \rq_data[6]~I .oe_power_up = "low";
defparam \rq_data[6]~I .oe_register_mode = "none";
defparam \rq_data[6]~I .oe_sync_reset = "none";
defparam \rq_data[6]~I .operation_mode = "output";
defparam \rq_data[6]~I .output_async_reset = "none";
defparam \rq_data[6]~I .output_power_up = "low";
defparam \rq_data[6]~I .output_register_mode = "none";
defparam \rq_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[7]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[7]));
// synopsys translate_off
defparam \rq_data[7]~I .input_async_reset = "none";
defparam \rq_data[7]~I .input_power_up = "low";
defparam \rq_data[7]~I .input_register_mode = "none";
defparam \rq_data[7]~I .input_sync_reset = "none";
defparam \rq_data[7]~I .oe_async_reset = "none";
defparam \rq_data[7]~I .oe_power_up = "low";
defparam \rq_data[7]~I .oe_register_mode = "none";
defparam \rq_data[7]~I .oe_sync_reset = "none";
defparam \rq_data[7]~I .operation_mode = "output";
defparam \rq_data[7]~I .output_async_reset = "none";
defparam \rq_data[7]~I .output_power_up = "low";
defparam \rq_data[7]~I .output_register_mode = "none";
defparam \rq_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[8]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[8]));
// synopsys translate_off
defparam \rq_data[8]~I .input_async_reset = "none";
defparam \rq_data[8]~I .input_power_up = "low";
defparam \rq_data[8]~I .input_register_mode = "none";
defparam \rq_data[8]~I .input_sync_reset = "none";
defparam \rq_data[8]~I .oe_async_reset = "none";
defparam \rq_data[8]~I .oe_power_up = "low";
defparam \rq_data[8]~I .oe_register_mode = "none";
defparam \rq_data[8]~I .oe_sync_reset = "none";
defparam \rq_data[8]~I .operation_mode = "output";
defparam \rq_data[8]~I .output_async_reset = "none";
defparam \rq_data[8]~I .output_power_up = "low";
defparam \rq_data[8]~I .output_register_mode = "none";
defparam \rq_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[9]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[9]));
// synopsys translate_off
defparam \rq_data[9]~I .input_async_reset = "none";
defparam \rq_data[9]~I .input_power_up = "low";
defparam \rq_data[9]~I .input_register_mode = "none";
defparam \rq_data[9]~I .input_sync_reset = "none";
defparam \rq_data[9]~I .oe_async_reset = "none";
defparam \rq_data[9]~I .oe_power_up = "low";
defparam \rq_data[9]~I .oe_register_mode = "none";
defparam \rq_data[9]~I .oe_sync_reset = "none";
defparam \rq_data[9]~I .operation_mode = "output";
defparam \rq_data[9]~I .output_async_reset = "none";
defparam \rq_data[9]~I .output_power_up = "low";
defparam \rq_data[9]~I .output_register_mode = "none";
defparam \rq_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[10]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[10]));
// synopsys translate_off
defparam \rq_data[10]~I .input_async_reset = "none";
defparam \rq_data[10]~I .input_power_up = "low";
defparam \rq_data[10]~I .input_register_mode = "none";
defparam \rq_data[10]~I .input_sync_reset = "none";
defparam \rq_data[10]~I .oe_async_reset = "none";
defparam \rq_data[10]~I .oe_power_up = "low";
defparam \rq_data[10]~I .oe_register_mode = "none";
defparam \rq_data[10]~I .oe_sync_reset = "none";
defparam \rq_data[10]~I .operation_mode = "output";
defparam \rq_data[10]~I .output_async_reset = "none";
defparam \rq_data[10]~I .output_power_up = "low";
defparam \rq_data[10]~I .output_register_mode = "none";
defparam \rq_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[11]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[11]));
// synopsys translate_off
defparam \rq_data[11]~I .input_async_reset = "none";
defparam \rq_data[11]~I .input_power_up = "low";
defparam \rq_data[11]~I .input_register_mode = "none";
defparam \rq_data[11]~I .input_sync_reset = "none";
defparam \rq_data[11]~I .oe_async_reset = "none";
defparam \rq_data[11]~I .oe_power_up = "low";
defparam \rq_data[11]~I .oe_register_mode = "none";
defparam \rq_data[11]~I .oe_sync_reset = "none";
defparam \rq_data[11]~I .operation_mode = "output";
defparam \rq_data[11]~I .output_async_reset = "none";
defparam \rq_data[11]~I .output_power_up = "low";
defparam \rq_data[11]~I .output_register_mode = "none";
defparam \rq_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[12]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[12]));
// synopsys translate_off
defparam \rq_data[12]~I .input_async_reset = "none";
defparam \rq_data[12]~I .input_power_up = "low";
defparam \rq_data[12]~I .input_register_mode = "none";
defparam \rq_data[12]~I .input_sync_reset = "none";
defparam \rq_data[12]~I .oe_async_reset = "none";
defparam \rq_data[12]~I .oe_power_up = "low";
defparam \rq_data[12]~I .oe_register_mode = "none";
defparam \rq_data[12]~I .oe_sync_reset = "none";
defparam \rq_data[12]~I .operation_mode = "output";
defparam \rq_data[12]~I .output_async_reset = "none";
defparam \rq_data[12]~I .output_power_up = "low";
defparam \rq_data[12]~I .output_register_mode = "none";
defparam \rq_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[13]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[13]));
// synopsys translate_off
defparam \rq_data[13]~I .input_async_reset = "none";
defparam \rq_data[13]~I .input_power_up = "low";
defparam \rq_data[13]~I .input_register_mode = "none";
defparam \rq_data[13]~I .input_sync_reset = "none";
defparam \rq_data[13]~I .oe_async_reset = "none";
defparam \rq_data[13]~I .oe_power_up = "low";
defparam \rq_data[13]~I .oe_register_mode = "none";
defparam \rq_data[13]~I .oe_sync_reset = "none";
defparam \rq_data[13]~I .operation_mode = "output";
defparam \rq_data[13]~I .output_async_reset = "none";
defparam \rq_data[13]~I .output_power_up = "low";
defparam \rq_data[13]~I .output_register_mode = "none";
defparam \rq_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[14]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[14]));
// synopsys translate_off
defparam \rq_data[14]~I .input_async_reset = "none";
defparam \rq_data[14]~I .input_power_up = "low";
defparam \rq_data[14]~I .input_register_mode = "none";
defparam \rq_data[14]~I .input_sync_reset = "none";
defparam \rq_data[14]~I .oe_async_reset = "none";
defparam \rq_data[14]~I .oe_power_up = "low";
defparam \rq_data[14]~I .oe_register_mode = "none";
defparam \rq_data[14]~I .oe_sync_reset = "none";
defparam \rq_data[14]~I .operation_mode = "output";
defparam \rq_data[14]~I .output_async_reset = "none";
defparam \rq_data[14]~I .output_power_up = "low";
defparam \rq_data[14]~I .output_register_mode = "none";
defparam \rq_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

cycloneii_io \rq_data[15]~I (
	.datain(\registrador_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rq_data[15]));
// synopsys translate_off
defparam \rq_data[15]~I .input_async_reset = "none";
defparam \rq_data[15]~I .input_power_up = "low";
defparam \rq_data[15]~I .input_register_mode = "none";
defparam \rq_data[15]~I .input_sync_reset = "none";
defparam \rq_data[15]~I .oe_async_reset = "none";
defparam \rq_data[15]~I .oe_power_up = "low";
defparam \rq_data[15]~I .oe_register_mode = "none";
defparam \rq_data[15]~I .oe_sync_reset = "none";
defparam \rq_data[15]~I .operation_mode = "output";
defparam \rq_data[15]~I .output_async_reset = "none";
defparam \rq_data[15]~I .output_power_up = "low";
defparam \rq_data[15]~I .output_register_mode = "none";
defparam \rq_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
