

================================================================
== Vitis HLS Report for 'compression'
================================================================
* Date:           Wed Mar 27 19:53:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.504 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       48|  10.000 ns|  0.480 us|    1|   48|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 49 50 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 49 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%current_level_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_level_read" [guitar_effects.cpp:131]   --->   Operation 78 'read' 'current_level_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zero_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zero_threshold" [guitar_effects.cpp:131]   --->   Operation 79 'read' 'zero_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%max_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_threshold" [guitar_effects.cpp:131]   --->   Operation 80 'read' 'max_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%min_threshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %min_threshold" [guitar_effects.cpp:131]   --->   Operation 81 'read' 'min_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%input_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [guitar_effects.cpp:131]   --->   Operation 82 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%values_buffer_addr = getelementptr i32 %values_buffer, i64 0, i64 0" [guitar_effects.cpp:131]   --->   Operation 83 'getelementptr' 'values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_read, i32 31" [guitar_effects.cpp:119]   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.55ns)   --->   "%sub_ln120 = sub i32 0, i32 %input_read" [guitar_effects.cpp:120]   --->   Operation 85 'sub' 'sub_ln120' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.69ns)   --->   "%abs_in = select i1 %tmp, i32 %sub_ln120, i32 %input_read" [guitar_effects.cpp:119]   --->   Operation 86 'select' 'abs_in' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln124 = store i32 %abs_in, i9 %values_buffer_addr" [guitar_effects.cpp:124]   --->   Operation 87 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 441> <RAM>
ST_1 : Operation 88 [1/1] (2.47ns)   --->   "%icmp_ln138 = icmp_sgt  i32 %current_level_read_1, i32 %max_threshold_read" [guitar_effects.cpp:138]   --->   Operation 88 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln139 = icmp_sgt  i32 %current_level_read_1, i32 0" [guitar_effects.cpp:139]   --->   Operation 89 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.else18, void %if.then10" [guitar_effects.cpp:138]   --->   Operation 90 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln147 = icmp_slt  i32 %current_level_read_1, i32 %min_threshold_read" [guitar_effects.cpp:147]   --->   Operation 91 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln138)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln147_1 = icmp_sgt  i32 %current_level_read_1, i32 %zero_threshold_read" [guitar_effects.cpp:147]   --->   Operation 92 'icmp' 'icmp_ln147_1' <Predicate = (!icmp_ln138)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_1)   --->   "%and_ln147 = and i1 %icmp_ln147_1, i1 %icmp_ln139" [guitar_effects.cpp:147]   --->   Operation 93 'and' 'and_ln147' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln147_1 = and i1 %and_ln147, i1 %icmp_ln147" [guitar_effects.cpp:147]   --->   Operation 94 'and' 'and_ln147_1' <Predicate = (!icmp_ln138)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.70ns)   --->   "%br_ln147 = br i1 %and_ln147_1, void %if.end33, void %if.then23" [guitar_effects.cpp:147]   --->   Operation 95 'br' 'br_ln147' <Predicate = (!icmp_ln138)> <Delay = 1.70>
ST_1 : Operation 96 [36/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 96 'sdiv' 'sdiv_ln149' <Predicate = (!icmp_ln138 & and_ln147_1)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.70ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %if.end33, void %if.then12" [guitar_effects.cpp:139]   --->   Operation 97 'br' 'br_ln139' <Predicate = (icmp_ln138)> <Delay = 1.70>
ST_1 : Operation 98 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %max_threshold_read" [guitar_effects.cpp:141]   --->   Operation 98 'sitofp' 'conv' <Predicate = (icmp_ln138 & icmp_ln139)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 99 [6/6] (6.41ns)   --->   "%conv1 = sitofp i32 %current_level_read_1" [guitar_effects.cpp:141]   --->   Operation 99 'sitofp' 'conv1' <Predicate = (icmp_ln138 & icmp_ln139)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 100 [35/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 100 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 101 [34/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 101 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 102 [33/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 102 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 103 [32/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 103 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 104 [31/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 104 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 105 [30/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 105 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 106 [29/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 106 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 107 [28/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 107 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 108 [27/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 108 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 109 [26/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 109 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 110 [25/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 110 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 111 [24/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 111 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 112 [23/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 112 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 113 [22/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 113 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 114 [21/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 114 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 115 [20/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 115 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 116 [19/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 116 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 117 [18/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 117 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 118 [17/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 118 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 119 [16/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 119 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 120 [15/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 120 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 121 [14/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 121 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 122 [13/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 122 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 123 [12/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 123 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 124 [11/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 124 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 125 [10/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 125 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 126 [9/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 126 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 127 [8/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 127 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 128 [7/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 128 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 129 [6/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 129 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 130 [5/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 130 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 131 [4/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 131 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 132 [3/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 132 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 133 [2/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 133 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 134 [1/36] (4.13ns)   --->   "%sdiv_ln149 = sdiv i32 %min_threshold_read, i32 %current_level_read_1" [guitar_effects.cpp:149]   --->   Operation 134 'sdiv' 'sdiv_ln149' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.41>
ST_37 : Operation 135 [6/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln149" [guitar_effects.cpp:149]   --->   Operation 135 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 136 [6/6] (6.41ns)   --->   "%conv4 = sitofp i32 %input_read" [guitar_effects.cpp:150]   --->   Operation 136 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.41>
ST_38 : Operation 137 [5/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln149" [guitar_effects.cpp:149]   --->   Operation 137 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 138 [5/6] (6.41ns)   --->   "%conv4 = sitofp i32 %input_read" [guitar_effects.cpp:150]   --->   Operation 138 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.41>
ST_39 : Operation 139 [4/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln149" [guitar_effects.cpp:149]   --->   Operation 139 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 140 [4/6] (6.41ns)   --->   "%conv4 = sitofp i32 %input_read" [guitar_effects.cpp:150]   --->   Operation 140 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.41>
ST_40 : Operation 141 [3/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln149" [guitar_effects.cpp:149]   --->   Operation 141 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 142 [3/6] (6.41ns)   --->   "%conv4 = sitofp i32 %input_read" [guitar_effects.cpp:150]   --->   Operation 142 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.41>
ST_41 : Operation 143 [2/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln149" [guitar_effects.cpp:149]   --->   Operation 143 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 144 [2/6] (6.41ns)   --->   "%conv4 = sitofp i32 %input_read" [guitar_effects.cpp:150]   --->   Operation 144 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.41>
ST_42 : Operation 145 [1/6] (6.41ns)   --->   "%compression_factor_1 = sitofp i32 %sdiv_ln149" [guitar_effects.cpp:149]   --->   Operation 145 'sitofp' 'compression_factor_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 146 [1/6] (6.41ns)   --->   "%conv4 = sitofp i32 %input_read" [guitar_effects.cpp:150]   --->   Operation 146 'sitofp' 'conv4' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.70>
ST_43 : Operation 147 [4/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:150]   --->   Operation 147 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.70>
ST_44 : Operation 148 [3/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:150]   --->   Operation 148 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.70>
ST_45 : Operation 149 [2/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:150]   --->   Operation 149 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 150 [1/4] (5.70ns)   --->   "%dc_3 = fmul i32 %conv4, i32 %compression_factor_1" [guitar_effects.cpp:150]   --->   Operation 150 'fmul' 'dc_3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.88>
ST_47 : Operation 151 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 151 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 152 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 153 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 153 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_8 = trunc i32 %data_V_3"   --->   Operation 154 'trunc' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln346_3 = zext i8 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 155 'zext' 'zext_ln346_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln346_3 = add i9 %zext_ln346_3, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 156 'add' 'add_ln346_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 157 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8"   --->   Operation 157 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 158 [1/1] (1.91ns)   --->   "%sub_ln1512_3 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 158 'sub' 'sub_ln1512_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1512_3 = sext i8 %sub_ln1512_3"   --->   Operation 159 'sext' 'sext_ln1512_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 160 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1512_3, i9 %add_ln346_3"   --->   Operation 160 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.42>
ST_48 : Operation 161 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_8, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 161 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 162 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1488_3 = sext i9 %ush_3"   --->   Operation 163 'sext' 'sext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %sext_ln1488_3"   --->   Operation 164 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = lshr i79 %zext_ln15_3, i79 %zext_ln1488_3"   --->   Operation 165 'lshr' 'r_V_7' <Predicate = (isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_8 = shl i79 %zext_ln15_3, i79 %zext_ln1488_3"   --->   Operation 166 'shl' 'r_V_8' <Predicate = (!isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_7, i32 24"   --->   Operation 167 'bitselect' 'tmp_25' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_48 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln818_3 = zext i1 %tmp_25"   --->   Operation 168 'zext' 'zext_ln818_3' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_48 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_8, i32 24, i32 55"   --->   Operation 169 'partselect' 'tmp_s' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_48 : Operation 170 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i32 %zext_ln818_3, i32 %tmp_s"   --->   Operation 170 'select' 'val_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.95>
ST_49 : Operation 171 [1/1] (2.55ns)   --->   "%result_V_16 = sub i32 0, i32 %val_3"   --->   Operation 171 'sub' 'result_V_16' <Predicate = (!icmp_ln138 & and_ln147_1 & p_Result_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 172 [1/1] (0.69ns)   --->   "%result_V_17 = select i1 %p_Result_7, i32 %result_V_16, i32 %val_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 172 'select' 'result_V_17' <Predicate = (!icmp_ln138 & and_ln147_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 173 [1/1] (1.70ns)   --->   "%br_ln151 = br void %if.end33" [guitar_effects.cpp:151]   --->   Operation 173 'br' 'br_ln151' <Predicate = (!icmp_ln138 & and_ln147_1)> <Delay = 1.70>
ST_49 : Operation 174 [1/1] (0.00ns)   --->   "%output_2 = phi i32 %result_V, void %if.then12, i32 %result_V_17, void %if.then23, i32 %input_read, void %if.then10, i32 %input_read, void %if.else18"   --->   Operation 174 'phi' 'output_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 175 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %output_2" [guitar_effects.cpp:160]   --->   Operation 175 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %current_level_read_1" [guitar_effects.cpp:160]   --->   Operation 176 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln160 = ret i64 %mrv_1" [guitar_effects.cpp:160]   --->   Operation 177 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>

State 50 <SV = 1> <Delay = 6.41>
ST_50 : Operation 178 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %max_threshold_read" [guitar_effects.cpp:141]   --->   Operation 178 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 179 [5/6] (6.41ns)   --->   "%conv1 = sitofp i32 %current_level_read_1" [guitar_effects.cpp:141]   --->   Operation 179 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 2> <Delay = 6.41>
ST_51 : Operation 180 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %max_threshold_read" [guitar_effects.cpp:141]   --->   Operation 180 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 181 [4/6] (6.41ns)   --->   "%conv1 = sitofp i32 %current_level_read_1" [guitar_effects.cpp:141]   --->   Operation 181 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 3> <Delay = 6.41>
ST_52 : Operation 182 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %max_threshold_read" [guitar_effects.cpp:141]   --->   Operation 182 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 183 [3/6] (6.41ns)   --->   "%conv1 = sitofp i32 %current_level_read_1" [guitar_effects.cpp:141]   --->   Operation 183 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 4> <Delay = 6.41>
ST_53 : Operation 184 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %max_threshold_read" [guitar_effects.cpp:141]   --->   Operation 184 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 185 [2/6] (6.41ns)   --->   "%conv1 = sitofp i32 %current_level_read_1" [guitar_effects.cpp:141]   --->   Operation 185 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 5> <Delay = 6.41>
ST_54 : Operation 186 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %max_threshold_read" [guitar_effects.cpp:141]   --->   Operation 186 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 187 [1/6] (6.41ns)   --->   "%conv1 = sitofp i32 %current_level_read_1" [guitar_effects.cpp:141]   --->   Operation 187 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 6> <Delay = 6.07>
ST_55 : Operation 188 [16/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 188 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 7> <Delay = 6.07>
ST_56 : Operation 189 [15/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 189 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 8> <Delay = 6.07>
ST_57 : Operation 190 [14/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 190 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 9> <Delay = 6.07>
ST_58 : Operation 191 [13/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 191 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 10> <Delay = 6.07>
ST_59 : Operation 192 [12/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 192 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 11> <Delay = 6.07>
ST_60 : Operation 193 [11/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 193 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 12> <Delay = 6.07>
ST_61 : Operation 194 [10/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 194 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 13> <Delay = 6.07>
ST_62 : Operation 195 [9/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 195 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 14> <Delay = 6.07>
ST_63 : Operation 196 [8/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 196 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 15> <Delay = 6.07>
ST_64 : Operation 197 [7/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 197 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 16> <Delay = 6.41>
ST_65 : Operation 198 [6/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 198 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 199 [6/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:142]   --->   Operation 199 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 17> <Delay = 6.41>
ST_66 : Operation 200 [5/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 200 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 201 [5/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:142]   --->   Operation 201 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 18> <Delay = 6.41>
ST_67 : Operation 202 [4/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 202 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 203 [4/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:142]   --->   Operation 203 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 19> <Delay = 6.41>
ST_68 : Operation 204 [3/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 204 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 205 [3/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:142]   --->   Operation 205 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 20> <Delay = 6.41>
ST_69 : Operation 206 [2/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 206 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 207 [2/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:142]   --->   Operation 207 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 21> <Delay = 6.41>
ST_70 : Operation 208 [1/16] (6.07ns)   --->   "%compression_factor = fdiv i32 %conv, i32 %conv1" [guitar_effects.cpp:141]   --->   Operation 208 'fdiv' 'compression_factor' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 209 [1/6] (6.41ns)   --->   "%conv2 = sitofp i32 %input_read" [guitar_effects.cpp:142]   --->   Operation 209 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 22> <Delay = 5.70>
ST_71 : Operation 210 [4/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:142]   --->   Operation 210 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 23> <Delay = 5.70>
ST_72 : Operation 211 [3/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:142]   --->   Operation 211 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 24> <Delay = 5.70>
ST_73 : Operation 212 [2/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:142]   --->   Operation 212 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 25> <Delay = 5.70>
ST_74 : Operation 213 [1/4] (5.70ns)   --->   "%dc = fmul i32 %conv2, i32 %compression_factor" [guitar_effects.cpp:142]   --->   Operation 213 'fmul' 'dc' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 26> <Delay = 2.88>
ST_75 : Operation 214 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 214 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 215 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 216 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 216 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_6 = trunc i32 %data_V"   --->   Operation 217 'trunc' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 218 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 219 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 219 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 220 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 220 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 221 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 221 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 222 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 223 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 223 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 27> <Delay = 4.42>
ST_76 : Operation 224 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_6, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 224 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 225 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 226 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 227 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 228 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_6 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 229 'shl' 'r_V_6' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 230 'bitselect' 'tmp_21' <Predicate = (isNeg)> <Delay = 0.00>
ST_76 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_21"   --->   Operation 231 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_76 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_6, i32 24, i32 55"   --->   Operation 232 'partselect' 'tmp_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_76 : Operation 233 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_8"   --->   Operation 233 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 77 <SV = 28> <Delay = 3.25>
ST_77 : Operation 234 [1/1] (2.55ns)   --->   "%result_V_12 = sub i32 0, i32 %val"   --->   Operation 234 'sub' 'result_V_12' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 235 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_12, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 235 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 236 [1/1] (1.70ns)   --->   "%br_ln143 = br void %if.end33" [guitar_effects.cpp:143]   --->   Operation 236 'br' 'br_ln143' <Predicate = true> <Delay = 1.70>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zero_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_level_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ values_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
current_level_read_1 (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111]
zero_threshold_read  (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_threshold_read   (read          ) [ 000000000000000000000000000000000000000000000000001111100000000000000000000000]
min_threshold_read   (read          ) [ 001111111111111111111111111111111111100000000000000000000000000000000000000000]
input_read           (read          ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111]
values_buffer_addr   (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln120            (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
abs_in               (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln124          (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln138           (icmp          ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln139           (icmp          ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln138             (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln147           (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln147_1         (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln147            (and           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln147_1          (and           ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln147             (br            ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln139             (br            ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111]
sdiv_ln149           (sdiv          ) [ 000000000000000000000000000000000000011111100000000000000000000000000000000000]
compression_factor_1 (sitofp        ) [ 000000000000000000000000000000000000000000011110000000000000000000000000000000]
conv4                (sitofp        ) [ 000000000000000000000000000000000000000000011110000000000000000000000000000000]
dc_3                 (fmul          ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000]
data_V_3             (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_7           (bitselect     ) [ 000000000000000000000000000000000000000000000000110000000000000000000000000000]
xs_exp_V_3           (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_8           (trunc         ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000]
zext_ln346_3         (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346_3          (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_3              (bitselect     ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000]
sub_ln1512_3         (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512_3        (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_3                (select        ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000]
mantissa_3           (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3          (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488_3        (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488_3        (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_7                (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_8                (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25               (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818_3         (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_3                (select        ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000]
result_V_16          (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_17          (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln151             (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_2             (phi           ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000]
mrv                  (insertvalue   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_1                (insertvalue   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln160            (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv                 (sitofp        ) [ 000000000000000000000000000000000000000000000000000000011111111111111110000000]
conv1                (sitofp        ) [ 000000000000000000000000000000000000000000000000000000011111111111111110000000]
compression_factor   (fdiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111000]
conv2                (sitofp        ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111000]
dc                   (fmul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
data_V               (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s           (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011]
xs_exp_V             (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_6           (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010]
zext_ln346           (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346            (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010]
sub_ln1512           (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1512          (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                  (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010]
mantissa             (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15            (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1488          (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1488          (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                  (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_6                (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln818           (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                  (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001]
result_V_12          (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V             (select        ) [ 010000000000000000000000000000000000000000000000010000000000000000000000000001]
br_ln143             (br            ) [ 010000000000000000000000000000000000000000000000010000000000000000000000000001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="min_threshold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_threshold"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zero_threshold">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero_threshold"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_level_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_level_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="values_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="current_level_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_level_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zero_threshold_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zero_threshold_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="max_threshold_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_threshold_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="min_threshold_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_threshold_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="values_buffer_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_buffer_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln124_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="output_2_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_2 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_2_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="20"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="4" bw="32" slack="48"/>
<pin id="105" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="32" slack="48"/>
<pin id="107" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_2/49 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc_3/43 dc/71 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="32" slack="1"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="compression_factor/55 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/1 compression_factor_1/37 conv2/65 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/1 conv4/37 "/>
</bind>
</comp>

<comp id="125" class="1005" name="reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor_1 conv conv2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv4 conv1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_3 dc "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sub_ln120_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln120/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="abs_in_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_in/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln138_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="48"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln139_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln147_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln147_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="and_ln147_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="and_ln147_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="48"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln149/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="data_V_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_3/47 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Result_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/47 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xs_exp_V_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_3/47 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Result_8_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_8/47 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln346_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346_3/47 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln346_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346_3/47 "/>
</bind>
</comp>

<comp id="243" class="1004" name="isNeg_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/47 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln1512_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_3/47 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln1512_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_3/47 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ush_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/47 "/>
</bind>
</comp>

<comp id="269" class="1004" name="mantissa_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="25" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="23" slack="1"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_3/48 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln15_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="25" slack="0"/>
<pin id="280" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/48 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln1488_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_3/48 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln1488_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/48 "/>
</bind>
</comp>

<comp id="289" class="1004" name="r_V_7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="25" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_7/48 "/>
</bind>
</comp>

<comp id="295" class="1004" name="r_V_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="25" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_8/48 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_25_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="79" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/48 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln818_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_3/48 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="79" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/48 "/>
</bind>
</comp>

<comp id="323" class="1004" name="val_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_3/48 "/>
</bind>
</comp>

<comp id="330" class="1004" name="result_V_16_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_16/49 "/>
</bind>
</comp>

<comp id="335" class="1004" name="result_V_17_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="2"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="1"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_17/49 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mrv_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/49 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mrv_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="48"/>
<pin id="351" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/49 "/>
</bind>
</comp>

<comp id="353" class="1004" name="data_V_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/75 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/75 "/>
</bind>
</comp>

<comp id="365" class="1004" name="xs_exp_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/75 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_Result_6_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_6/75 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln346_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/75 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln346_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/75 "/>
</bind>
</comp>

<comp id="389" class="1004" name="isNeg_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/75 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln1512_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/75 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln1512_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/75 "/>
</bind>
</comp>

<comp id="407" class="1004" name="ush_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="9" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/75 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mantissa_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="25" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="23" slack="1"/>
<pin id="419" dir="0" index="3" bw="1" slack="0"/>
<pin id="420" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/76 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln15_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="0"/>
<pin id="426" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/76 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln1488_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/76 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln1488_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/76 "/>
</bind>
</comp>

<comp id="435" class="1004" name="r_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="25" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/76 "/>
</bind>
</comp>

<comp id="441" class="1004" name="r_V_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="25" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/76 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_21_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="79" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/76 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln818_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/76 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_8_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="79" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="0" index="3" bw="7" slack="0"/>
<pin id="464" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/76 "/>
</bind>
</comp>

<comp id="469" class="1004" name="val_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/76 "/>
</bind>
</comp>

<comp id="476" class="1004" name="result_V_12_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_12/77 "/>
</bind>
</comp>

<comp id="481" class="1004" name="result_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="2"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="1"/>
<pin id="485" dir="1" index="3" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/77 "/>
</bind>
</comp>

<comp id="487" class="1005" name="current_level_read_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_level_read_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="max_threshold_read_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_threshold_read "/>
</bind>
</comp>

<comp id="499" class="1005" name="min_threshold_read_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_threshold_read "/>
</bind>
</comp>

<comp id="504" class="1005" name="input_read_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="16"/>
<pin id="506" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln138_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="48"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="519" class="1005" name="and_ln147_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="48"/>
<pin id="521" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln147_1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="sdiv_ln149_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln149 "/>
</bind>
</comp>

<comp id="528" class="1005" name="p_Result_7_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="2"/>
<pin id="530" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="533" class="1005" name="p_Result_8_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="23" slack="1"/>
<pin id="535" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="538" class="1005" name="isNeg_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="ush_3_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="1"/>
<pin id="545" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_3 "/>
</bind>
</comp>

<comp id="548" class="1005" name="val_3_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="compression_factor_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compression_factor "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_Result_s_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="2"/>
<pin id="561" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_Result_6_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="23" slack="1"/>
<pin id="566" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="569" class="1005" name="isNeg_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="574" class="1005" name="ush_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="1"/>
<pin id="576" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="579" class="1005" name="val_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="585" class="1005" name="result_V_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="20"/>
<pin id="587" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="120"><net_src comp="64" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="52" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="117" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="135"><net_src comp="121" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="141"><net_src comp="109" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="76" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="76" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="142" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="76" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="169"><net_src comp="52" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="64" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="52" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="52" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="70" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="52" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="58" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="171" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="177" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="70" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="52" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="138" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="207" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="207" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="219" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="219" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="243" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="237" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="281"><net_src comp="269" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="278" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="278" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="285" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="295" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="328"><net_src comp="309" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="313" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="335" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="99" pin="8"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="138" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="16" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="353" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="353" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="365" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="28" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="30" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="32" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="365" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="389" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="383" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="427"><net_src comp="415" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="424" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="424" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="431" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="435" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="441" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="455" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="459" pin="4"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="20" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="52" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="497"><net_src comp="64" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="502"><net_src comp="70" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="507"><net_src comp="76" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="99" pin=6"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="515"><net_src comp="165" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="195" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="201" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="531"><net_src comp="211" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="536"><net_src comp="229" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="541"><net_src comp="243" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="546"><net_src comp="261" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="551"><net_src comp="323" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="557"><net_src comp="113" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="562"><net_src comp="357" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="567"><net_src comp="375" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="572"><net_src comp="389" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="577"><net_src comp="407" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="582"><net_src comp="469" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="588"><net_src comp="481" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: values_buffer | {1 }
 - Input state : 
	Port: compression : input_r | {1 }
	Port: compression : min_threshold | {1 }
	Port: compression : max_threshold | {1 }
	Port: compression : zero_threshold | {1 }
	Port: compression : current_level_read | {1 }
  - Chain level:
	State 1
		abs_in : 1
		store_ln124 : 2
		br_ln138 : 1
		and_ln147 : 1
		and_ln147_1 : 1
		br_ln147 : 1
		br_ln139 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		p_Result_7 : 1
		xs_exp_V_3 : 1
		p_Result_8 : 1
		zext_ln346_3 : 2
		add_ln346_3 : 3
		isNeg_3 : 4
		sub_ln1512_3 : 2
		sext_ln1512_3 : 3
		ush_3 : 5
	State 48
		zext_ln15_3 : 1
		zext_ln1488_3 : 1
		r_V_7 : 2
		r_V_8 : 2
		tmp_25 : 3
		zext_ln818_3 : 4
		tmp_s : 3
		val_3 : 5
	State 49
		result_V_17 : 1
		output_2 : 2
		mrv : 3
		mrv_1 : 4
		ret_ln160 : 5
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_6 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 76
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_6 : 2
		tmp_21 : 3
		zext_ln818 : 4
		tmp_8 : 3
		val : 5
	State 77
		result_V : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   sdiv   |            grp_fu_201           |    0    |   394   |   238   |
|----------|---------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_109           |    3    |   143   |   321   |
|----------|---------------------------------|---------|---------|---------|
|   lshr   |           r_V_7_fu_289          |    0    |    0    |   100   |
|          |            r_V_fu_435           |    0    |    0    |   100   |
|----------|---------------------------------|---------|---------|---------|
|    shl   |           r_V_8_fu_295          |    0    |    0    |   100   |
|          |           r_V_6_fu_441          |    0    |    0    |   100   |
|----------|---------------------------------|---------|---------|---------|
|          |          abs_in_fu_156          |    0    |    0    |    32   |
|          |           ush_3_fu_261          |    0    |    0    |    9    |
|          |           val_3_fu_323          |    0    |    0    |    32   |
|  select  |        result_V_17_fu_335       |    0    |    0    |    32   |
|          |            ush_fu_407           |    0    |    0    |    9    |
|          |            val_fu_469           |    0    |    0    |    32   |
|          |         result_V_fu_481         |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |         sub_ln120_fu_150        |    0    |    0    |    39   |
|          |       sub_ln1512_3_fu_251       |    0    |    0    |    15   |
|    sub   |        result_V_16_fu_330       |    0    |    0    |    39   |
|          |        sub_ln1512_fu_397        |    0    |    0    |    15   |
|          |        result_V_12_fu_476       |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln138_fu_165        |    0    |    0    |    18   |
|   icmp   |        icmp_ln139_fu_171        |    0    |    0    |    18   |
|          |        icmp_ln147_fu_177        |    0    |    0    |    18   |
|          |       icmp_ln147_1_fu_183       |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|    add   |        add_ln346_3_fu_237       |    0    |    0    |    15   |
|          |         add_ln346_fu_383        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|    and   |         and_ln147_fu_189        |    0    |    0    |    2    |
|          |        and_ln147_1_fu_195       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          | current_level_read_1_read_fu_52 |    0    |    0    |    0    |
|          |  zero_threshold_read_read_fu_58 |    0    |    0    |    0    |
|   read   |  max_threshold_read_read_fu_64  |    0    |    0    |    0    |
|          |  min_threshold_read_read_fu_70  |    0    |    0    |    0    |
|          |      input_read_read_fu_76      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   fdiv   |            grp_fu_113           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  sitofp  |            grp_fu_117           |    0    |    0    |    0    |
|          |            grp_fu_121           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_142           |    0    |    0    |    0    |
|          |        p_Result_7_fu_211        |    0    |    0    |    0    |
|          |          isNeg_3_fu_243         |    0    |    0    |    0    |
| bitselect|          tmp_25_fu_301          |    0    |    0    |    0    |
|          |        p_Result_s_fu_357        |    0    |    0    |    0    |
|          |           isNeg_fu_389          |    0    |    0    |    0    |
|          |          tmp_21_fu_447          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        xs_exp_V_3_fu_219        |    0    |    0    |    0    |
|partselect|           tmp_s_fu_313          |    0    |    0    |    0    |
|          |         xs_exp_V_fu_365         |    0    |    0    |    0    |
|          |           tmp_8_fu_459          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        p_Result_8_fu_229        |    0    |    0    |    0    |
|          |        p_Result_6_fu_375        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       zext_ln346_3_fu_233       |    0    |    0    |    0    |
|          |        zext_ln15_3_fu_278       |    0    |    0    |    0    |
|          |       zext_ln1488_3_fu_285      |    0    |    0    |    0    |
|   zext   |       zext_ln818_3_fu_309       |    0    |    0    |    0    |
|          |        zext_ln346_fu_379        |    0    |    0    |    0    |
|          |         zext_ln15_fu_424        |    0    |    0    |    0    |
|          |        zext_ln1488_fu_431       |    0    |    0    |    0    |
|          |        zext_ln818_fu_455        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       sext_ln1512_3_fu_257      |    0    |    0    |    0    |
|   sext   |       sext_ln1488_3_fu_282      |    0    |    0    |    0    |
|          |        sext_ln1512_fu_403       |    0    |    0    |    0    |
|          |        sext_ln1488_fu_428       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|        mantissa_3_fu_269        |    0    |    0    |    0    |
|          |         mantissa_fu_415         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|insertvalue|            mrv_fu_342           |    0    |    0    |    0    |
|          |           mrv_1_fu_348          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |   537   |   1390  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     and_ln147_1_reg_519    |    1   |
| compression_factor_reg_554 |   32   |
|current_level_read_1_reg_487|   32   |
|     icmp_ln138_reg_512     |    1   |
|     input_read_reg_504     |   32   |
|       isNeg_3_reg_538      |    1   |
|        isNeg_reg_569       |    1   |
| max_threshold_read_reg_494 |   32   |
| min_threshold_read_reg_499 |   32   |
|       output_2_reg_96      |   32   |
|     p_Result_6_reg_564     |   23   |
|     p_Result_7_reg_528     |    1   |
|     p_Result_8_reg_533     |   23   |
|     p_Result_s_reg_559     |    1   |
|           reg_125          |   32   |
|           reg_132          |   32   |
|           reg_138          |   32   |
|      result_V_reg_585      |   32   |
|     sdiv_ln149_reg_523     |   32   |
|        ush_3_reg_543       |    9   |
|         ush_reg_574        |    9   |
|        val_3_reg_548       |   32   |
|         val_reg_579        |   32   |
+----------------------------+--------+
|            Total           |   486  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_109 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_109 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_117 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_121 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_201 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_201 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   480  ||  9.8859 ||    70   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   537  |  1390  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   70   |
|  Register |    -   |    -   |   486  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    9   |  1023  |  1460  |
+-----------+--------+--------+--------+--------+
