# y_risc
This is a rough project for myself to get more comfortable with computer architecture concepts through first hand practice. For now, this is an ongoing implementation of a basic unpipelined MIPS processor. More to come :)
