Gate-Level Simulation (GLS)
Blocking vs. Non-Blocking Assignments in Verilog
Synthesis-Simulation Mismatch
  are the topics that I have learnt in VSD workshop day4
