
*** Running vivado
    with args -log multiplier.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source multiplier.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source multiplier.tcl -notrace
Command: link_design -top multiplier -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'float'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1698.004 ; gain = 0.000 ; free physical = 158 ; free virtual = 999
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1822.812 ; gain = 0.000 ; free physical = 130 ; free virtual = 916
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1822.812 ; gain = 391.691 ; free physical = 130 ; free virtual = 916
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1928.469 ; gain = 105.656 ; free physical = 137 ; free virtual = 909

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: eec6647a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2312.320 ; gain = 383.852 ; free physical = 127 ; free virtual = 525

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aed8f76e

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:11 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 123 ; free virtual = 371
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d3f73e1b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:15 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 125 ; free virtual = 372
INFO: [Opt 31-389] Phase Constant propagation created 85 cells and removed 425 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18b5e62e9

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:16 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 117 ; free virtual = 372
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK100MHZ_IBUF_BUFG_inst to drive 968 load(s) on clock net CLK100MHZ_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 10293e524

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:18 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 138 ; free virtual = 371
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10293e524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 135 ; free virtual = 371
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10293e524

Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 132 ; free virtual = 371
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |              85  |             425  |                                              0  |
|  Sweep                        |               0  |              18  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:02 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 122 ; free virtual = 372
Ending Logic Optimization Task | Checksum: c69de62c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 121 ; free virtual = 372

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c69de62c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 144 ; free virtual = 373

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c69de62c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 144 ; free virtual = 373

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 143 ; free virtual = 373
Ending Netlist Obfuscation Task | Checksum: c69de62c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 143 ; free virtual = 373
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2470.258 ; gain = 647.445 ; free physical = 128 ; free virtual = 371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.258 ; gain = 0.000 ; free physical = 121 ; free virtual = 371
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:56 . Memory (MB): peak = 2502.273 ; gain = 32.016 ; free physical = 124 ; free virtual = 366
INFO: [runtcl-4] Executing : report_drc -file multiplier_drc_opted.rpt -pb multiplier_drc_opted.pb -rpx multiplier_drc_opted.rpx
Command: report_drc -file multiplier_drc_opted.rpt -pb multiplier_drc_opted.pb -rpx multiplier_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads

*** Running vivado
    with args -log multiplier.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source multiplier.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source multiplier.tcl -notrace
Command: link_design -top multiplier -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.srcs/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'float'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1673.730 ; gain = 0.000 ; free physical = 2715 ; free virtual = 6904
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.508 ; gain = 0.000 ; free physical = 2631 ; free virtual = 6820
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1799.508 ; gain = 324.879 ; free physical = 2631 ; free virtual = 6820
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1905.164 ; gain = 105.656 ; free physical = 2623 ; free virtual = 6813

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e8712c43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2288.016 ; gain = 382.852 ; free physical = 2225 ; free virtual = 6431

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net float/U0/i_synth/i_nd_to_rdy/s_axis_b_tvalid is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: float/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q[0]_i_1__6
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1818c88ab

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:float/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d12def55

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273
INFO: [Opt 31-389] Phase Constant propagation created 85 cells and removed 425 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150300d6a

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK100MHZ_IBUF_BUFG_inst to drive 968 load(s) on clock net CLK100MHZ_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: e07ca333

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e07ca333

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e07ca333

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |              85  |             425  |                                              0  |
|  Sweep                        |               0  |              18  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273
Ending Logic Optimization Task | Checksum: c69de62c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2067 ; free virtual = 6273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c69de62c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2066 ; free virtual = 6272

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c69de62c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2066 ; free virtual = 6272

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2066 ; free virtual = 6272
Ending Netlist Obfuscation Task | Checksum: c69de62c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2066 ; free virtual = 6272
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2445.953 ; gain = 646.445 ; free physical = 2066 ; free virtual = 6272
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.953 ; gain = 0.000 ; free physical = 2066 ; free virtual = 6272
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file multiplier_drc_opted.rpt -pb multiplier_drc_opted.pb -rpx multiplier_drc_opted.rpx
Command: report_drc -file multiplier_drc_opted.rpt -pb multiplier_drc_opted.pb -rpx multiplier_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2049 ; free virtual = 6257
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4ef9dd65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2049 ; free virtual = 6257
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2049 ; free virtual = 6257

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1552943e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2033 ; free virtual = 6245

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21d4ffc1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2032 ; free virtual = 6244

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21d4ffc1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2032 ; free virtual = 6244
Phase 1 Placer Initialization | Checksum: 21d4ffc1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2031 ; free virtual = 6243

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21d4ffc1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2029 ; free virtual = 6242

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 2b092cd81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2008 ; free virtual = 6222
Phase 2 Global Placement | Checksum: 2b092cd81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2008 ; free virtual = 6222

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b092cd81

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2009 ; free virtual = 6222

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 232922690

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2008 ; free virtual = 6222

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e4b7f4d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2008 ; free virtual = 6222

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2bdc6f93c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2008 ; free virtual = 6222

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 196247b16

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6219

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 196247b16

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6219

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 196247b16

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6219
Phase 3 Detail Placement | Checksum: 196247b16

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6219

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 196247b16

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2004 ; free virtual = 6219

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 196247b16

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2005 ; free virtual = 6220

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 196247b16

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2005 ; free virtual = 6220

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2005 ; free virtual = 6220
Phase 4.4 Final Placement Cleanup | Checksum: 1032aeef1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2005 ; free virtual = 6220
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1032aeef1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2005 ; free virtual = 6220
Ending Placer Task | Checksum: ef62d72e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2005 ; free virtual = 6220
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2024 ; free virtual = 6239
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2024 ; free virtual = 6239
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2013 ; free virtual = 6231
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file multiplier_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2012 ; free virtual = 6228
INFO: [runtcl-4] Executing : report_utilization -file multiplier_utilization_placed.rpt -pb multiplier_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file multiplier_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2020 ; free virtual = 6236
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2013 ; free virtual = 6229
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2598.301 ; gain = 0.000 ; free physical = 2009 ; free virtual = 6227
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8c22e54a ConstDB: 0 ShapeSum: 633ff1e4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 100d86874

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2643.918 ; gain = 0.000 ; free physical = 1864 ; free virtual = 6081
Post Restoration Checksum: NetGraph: 5af9b3e0 NumContArr: a5deb494 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 100d86874

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2667.863 ; gain = 23.945 ; free physical = 1829 ; free virtual = 6047

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 100d86874

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2667.863 ; gain = 23.945 ; free physical = 1829 ; free virtual = 6047
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: ce082295

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2693.129 ; gain = 49.211 ; free physical = 1817 ; free virtual = 6035

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1339
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1339
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 151ceb1ad

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1819 ; free virtual = 6037

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1018e4650

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1819 ; free virtual = 6037
Phase 4 Rip-up And Reroute | Checksum: 1018e4650

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1819 ; free virtual = 6037

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1018e4650

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1819 ; free virtual = 6037

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1018e4650

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1819 ; free virtual = 6037
Phase 6 Post Hold Fix | Checksum: 1018e4650

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1819 ; free virtual = 6037

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.136093 %
  Global Horizontal Routing Utilization  = 0.186275 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1018e4650

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1819 ; free virtual = 6037

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1018e4650

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1817 ; free virtual = 6035

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 154db48a9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1817 ; free virtual = 6035
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2694.133 ; gain = 50.215 ; free physical = 1854 ; free virtual = 6072

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2694.133 ; gain = 95.832 ; free physical = 1854 ; free virtual = 6072
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.133 ; gain = 0.000 ; free physical = 1854 ; free virtual = 6072
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2694.133 ; gain = 0.000 ; free physical = 1847 ; free virtual = 6068
INFO: [Common 17-1381] The checkpoint '/home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file multiplier_drc_routed.rpt -pb multiplier_drc_routed.pb -rpx multiplier_drc_routed.rpx
Command: report_drc -file multiplier_drc_routed.rpt -pb multiplier_drc_routed.pb -rpx multiplier_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file multiplier_methodology_drc_routed.rpt -pb multiplier_methodology_drc_routed.pb -rpx multiplier_methodology_drc_routed.rpx
Command: report_methodology -file multiplier_methodology_drc_routed.rpt -pb multiplier_methodology_drc_routed.pb -rpx multiplier_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/clarastassen/Xilinx/Vivado/2019.2/mma/mma.runs/impl_1/multiplier_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file multiplier_power_routed.rpt -pb multiplier_power_summary_routed.pb -rpx multiplier_power_routed.rpx
Command: report_power -file multiplier_power_routed.rpt -pb multiplier_power_summary_routed.pb -rpx multiplier_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file multiplier_route_status.rpt -pb multiplier_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file multiplier_timing_summary_routed.rpt -pb multiplier_timing_summary_routed.pb -rpx multiplier_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file multiplier_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file multiplier_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file multiplier_bus_skew_routed.rpt -pb multiplier_bus_skew_routed.pb -rpx multiplier_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:21:38 2020...
