<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nid.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/nid.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/nid.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='nid.h.html'>nid.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: nid.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2010 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * Authors: Alex Deucher</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/NI_H">NI_H</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/NI_H" data-ref="_M/NI_H">NI_H</dfn></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_SH_GPRS" data-ref="_M/CAYMAN_MAX_SH_GPRS">CAYMAN_MAX_SH_GPRS</dfn>           256</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_TEMP_GPRS" data-ref="_M/CAYMAN_MAX_TEMP_GPRS">CAYMAN_MAX_TEMP_GPRS</dfn>         16</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_SH_THREADS" data-ref="_M/CAYMAN_MAX_SH_THREADS">CAYMAN_MAX_SH_THREADS</dfn>        256</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_SH_STACK_ENTRIES" data-ref="_M/CAYMAN_MAX_SH_STACK_ENTRIES">CAYMAN_MAX_SH_STACK_ENTRIES</dfn>  4096</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_FRC_EOV_CNT" data-ref="_M/CAYMAN_MAX_FRC_EOV_CNT">CAYMAN_MAX_FRC_EOV_CNT</dfn>       16384</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_BACKENDS" data-ref="_M/CAYMAN_MAX_BACKENDS">CAYMAN_MAX_BACKENDS</dfn>          8</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_BACKENDS_MASK" data-ref="_M/CAYMAN_MAX_BACKENDS_MASK">CAYMAN_MAX_BACKENDS_MASK</dfn>     0xFF</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_BACKENDS_PER_SE_MASK" data-ref="_M/CAYMAN_MAX_BACKENDS_PER_SE_MASK">CAYMAN_MAX_BACKENDS_PER_SE_MASK</dfn> 0xF</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_SIMDS" data-ref="_M/CAYMAN_MAX_SIMDS">CAYMAN_MAX_SIMDS</dfn>             16</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_SIMDS_MASK" data-ref="_M/CAYMAN_MAX_SIMDS_MASK">CAYMAN_MAX_SIMDS_MASK</dfn>        0xFFFF</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_SIMDS_PER_SE_MASK" data-ref="_M/CAYMAN_MAX_SIMDS_PER_SE_MASK">CAYMAN_MAX_SIMDS_PER_SE_MASK</dfn> 0xFFF</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_PIPES" data-ref="_M/CAYMAN_MAX_PIPES">CAYMAN_MAX_PIPES</dfn>             8</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_PIPES_MASK" data-ref="_M/CAYMAN_MAX_PIPES_MASK">CAYMAN_MAX_PIPES_MASK</dfn>        0xFF</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_LDS_NUM" data-ref="_M/CAYMAN_MAX_LDS_NUM">CAYMAN_MAX_LDS_NUM</dfn>           0xFFFF</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_TCC" data-ref="_M/CAYMAN_MAX_TCC">CAYMAN_MAX_TCC</dfn>               16</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_MAX_TCC_MASK" data-ref="_M/CAYMAN_MAX_TCC_MASK">CAYMAN_MAX_TCC_MASK</dfn>          0xFF</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CAYMAN_GB_ADDR_CONFIG_GOLDEN" data-ref="_M/CAYMAN_GB_ADDR_CONFIG_GOLDEN">CAYMAN_GB_ADDR_CONFIG_GOLDEN</dfn>       0x02011003</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ARUBA_GB_ADDR_CONFIG_GOLDEN" data-ref="_M/ARUBA_GB_ADDR_CONFIG_GOLDEN">ARUBA_GB_ADDR_CONFIG_GOLDEN</dfn>        0x12010001</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DMIF_ADDR_CONFIG" data-ref="_M/DMIF_ADDR_CONFIG">DMIF_ADDR_CONFIG</dfn>  				0xBD4</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* fusion vce clocks */</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CG_ECLK_CNTL" data-ref="_M/CG_ECLK_CNTL">CG_ECLK_CNTL</dfn>                                    0x620</u></td></tr>
<tr><th id="53">53</th><td><u>#       define <dfn class="macro" id="_M/ECLK_DIVIDER_MASK" data-ref="_M/ECLK_DIVIDER_MASK">ECLK_DIVIDER_MASK</dfn>                        0x7f</u></td></tr>
<tr><th id="54">54</th><td><u>#       define <dfn class="macro" id="_M/ECLK_DIR_CNTL_EN" data-ref="_M/ECLK_DIR_CNTL_EN">ECLK_DIR_CNTL_EN</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CG_ECLK_STATUS" data-ref="_M/CG_ECLK_STATUS">CG_ECLK_STATUS</dfn>                                  0x624</u></td></tr>
<tr><th id="56">56</th><td><u>#       define <dfn class="macro" id="_M/ECLK_STATUS" data-ref="_M/ECLK_STATUS">ECLK_STATUS</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* DCE6 only */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DMIF_ADDR_CALC" data-ref="_M/DMIF_ADDR_CALC">DMIF_ADDR_CALC</dfn>  				0xC00</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/SRBM_GFX_CNTL" data-ref="_M/SRBM_GFX_CNTL">SRBM_GFX_CNTL</dfn>				        0x0E44</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/RINGID" data-ref="_M/RINGID">RINGID</dfn>(x)					(((x) &amp; 0x3) &lt;&lt; 0)</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/VMID" data-ref="_M/VMID">VMID</dfn>(x)						(((x) &amp; 0x7) &lt;&lt; 0)</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/SRBM_STATUS" data-ref="_M/SRBM_STATUS">SRBM_STATUS</dfn>				        0x0E50</u></td></tr>
<tr><th id="65">65</th><td><u>#define		<dfn class="macro" id="_M/RLC_RQ_PENDING" data-ref="_M/RLC_RQ_PENDING">RLC_RQ_PENDING</dfn> 				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="66">66</th><td><u>#define		<dfn class="macro" id="_M/GRBM_RQ_PENDING" data-ref="_M/GRBM_RQ_PENDING">GRBM_RQ_PENDING</dfn> 			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="67">67</th><td><u>#define		<dfn class="macro" id="_M/VMC_BUSY" data-ref="_M/VMC_BUSY">VMC_BUSY</dfn> 				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="68">68</th><td><u>#define		<dfn class="macro" id="_M/MCB_BUSY" data-ref="_M/MCB_BUSY">MCB_BUSY</dfn> 				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/MCB_NON_DISPLAY_BUSY" data-ref="_M/MCB_NON_DISPLAY_BUSY">MCB_NON_DISPLAY_BUSY</dfn> 			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/MCC_BUSY" data-ref="_M/MCC_BUSY">MCC_BUSY</dfn> 				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="71">71</th><td><u>#define		<dfn class="macro" id="_M/MCD_BUSY" data-ref="_M/MCD_BUSY">MCD_BUSY</dfn> 				(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="72">72</th><td><u>#define		<dfn class="macro" id="_M/SEM_BUSY" data-ref="_M/SEM_BUSY">SEM_BUSY</dfn> 				(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="73">73</th><td><u>#define		<dfn class="macro" id="_M/RLC_BUSY" data-ref="_M/RLC_BUSY">RLC_BUSY</dfn> 				(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="74">74</th><td><u>#define		<dfn class="macro" id="_M/IH_BUSY" data-ref="_M/IH_BUSY">IH_BUSY</dfn> 				(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/SRBM_SOFT_RESET" data-ref="_M/SRBM_SOFT_RESET">SRBM_SOFT_RESET</dfn>				        0x0E60</u></td></tr>
<tr><th id="77">77</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_BIF" data-ref="_M/SOFT_RESET_BIF">SOFT_RESET_BIF</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="78">78</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_CG" data-ref="_M/SOFT_RESET_CG">SOFT_RESET_CG</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="79">79</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DC" data-ref="_M/SOFT_RESET_DC">SOFT_RESET_DC</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="80">80</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DMA1" data-ref="_M/SOFT_RESET_DMA1">SOFT_RESET_DMA1</dfn>				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="81">81</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_GRBM" data-ref="_M/SOFT_RESET_GRBM">SOFT_RESET_GRBM</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="82">82</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_HDP" data-ref="_M/SOFT_RESET_HDP">SOFT_RESET_HDP</dfn>				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="83">83</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_IH" data-ref="_M/SOFT_RESET_IH">SOFT_RESET_IH</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="84">84</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_MC" data-ref="_M/SOFT_RESET_MC">SOFT_RESET_MC</dfn>				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="85">85</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_RLC" data-ref="_M/SOFT_RESET_RLC">SOFT_RESET_RLC</dfn>				(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="86">86</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_ROM" data-ref="_M/SOFT_RESET_ROM">SOFT_RESET_ROM</dfn>				(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="87">87</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SEM" data-ref="_M/SOFT_RESET_SEM">SOFT_RESET_SEM</dfn>				(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="88">88</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_VMC" data-ref="_M/SOFT_RESET_VMC">SOFT_RESET_VMC</dfn>				(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="89">89</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DMA" data-ref="_M/SOFT_RESET_DMA">SOFT_RESET_DMA</dfn>				(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="90">90</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_TST" data-ref="_M/SOFT_RESET_TST">SOFT_RESET_TST</dfn>				(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="91">91</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_REGBB" data-ref="_M/SOFT_RESET_REGBB">SOFT_RESET_REGBB</dfn>			(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="92">92</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_ORB" data-ref="_M/SOFT_RESET_ORB">SOFT_RESET_ORB</dfn>				(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/SRBM_READ_ERROR" data-ref="_M/SRBM_READ_ERROR">SRBM_READ_ERROR</dfn>					0xE98</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/SRBM_INT_CNTL" data-ref="_M/SRBM_INT_CNTL">SRBM_INT_CNTL</dfn>					0xEA0</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/SRBM_INT_ACK" data-ref="_M/SRBM_INT_ACK">SRBM_INT_ACK</dfn>					0xEA8</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/SRBM_STATUS2" data-ref="_M/SRBM_STATUS2">SRBM_STATUS2</dfn>				        0x0EC4</u></td></tr>
<tr><th id="99">99</th><td><u>#define		<dfn class="macro" id="_M/DMA_BUSY" data-ref="_M/DMA_BUSY">DMA_BUSY</dfn> 				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="100">100</th><td><u>#define		<dfn class="macro" id="_M/DMA1_BUSY" data-ref="_M/DMA1_BUSY">DMA1_BUSY</dfn> 				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_REQUEST_RESPONSE" data-ref="_M/VM_CONTEXT0_REQUEST_RESPONSE">VM_CONTEXT0_REQUEST_RESPONSE</dfn>			0x1470</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/REQUEST_TYPE" data-ref="_M/REQUEST_TYPE">REQUEST_TYPE</dfn>(x)					(((x) &amp; 0xf) &lt;&lt; 0)</u></td></tr>
<tr><th id="104">104</th><td><u>#define		<dfn class="macro" id="_M/RESPONSE_TYPE_MASK" data-ref="_M/RESPONSE_TYPE_MASK">RESPONSE_TYPE_MASK</dfn>				0x000000F0</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/RESPONSE_TYPE_SHIFT" data-ref="_M/RESPONSE_TYPE_SHIFT">RESPONSE_TYPE_SHIFT</dfn>				4</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL" data-ref="_M/VM_L2_CNTL">VM_L2_CNTL</dfn>					0x1400</u></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_CACHE" data-ref="_M/ENABLE_L2_CACHE">ENABLE_L2_CACHE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="108">108</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L2_FRAGMENT_PROCESSING">ENABLE_L2_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE" data-ref="_M/ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE">ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="110">110</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE" data-ref="_M/ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE">ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="111">111</th><td><u>#define		<dfn class="macro" id="_M/EFFECTIVE_L2_QUEUE_SIZE" data-ref="_M/EFFECTIVE_L2_QUEUE_SIZE">EFFECTIVE_L2_QUEUE_SIZE</dfn>(x)			(((x) &amp; 7) &lt;&lt; 14)</u></td></tr>
<tr><th id="112">112</th><td><u>#define		<dfn class="macro" id="_M/CONTEXT1_IDENTITY_ACCESS_MODE" data-ref="_M/CONTEXT1_IDENTITY_ACCESS_MODE">CONTEXT1_IDENTITY_ACCESS_MODE</dfn>(x)		(((x) &amp; 3) &lt;&lt; 18)</u></td></tr>
<tr><th id="113">113</th><td><i>/* CONTEXT1_IDENTITY_ACCESS_MODE</i></td></tr>
<tr><th id="114">114</th><td><i> * 0 physical = logical</i></td></tr>
<tr><th id="115">115</th><td><i> * 1 logical via context1 page table</i></td></tr>
<tr><th id="116">116</th><td><i> * 2 inside identity aperture use translation, outside physical = logical</i></td></tr>
<tr><th id="117">117</th><td><i> * 3 inside identity aperture physical = logical, outside use translation</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL2" data-ref="_M/VM_L2_CNTL2">VM_L2_CNTL2</dfn>					0x1404</u></td></tr>
<tr><th id="120">120</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_ALL_L1_TLBS" data-ref="_M/INVALIDATE_ALL_L1_TLBS">INVALIDATE_ALL_L1_TLBS</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/INVALIDATE_L2_CACHE" data-ref="_M/INVALIDATE_L2_CACHE">INVALIDATE_L2_CACHE</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/VM_L2_CNTL3" data-ref="_M/VM_L2_CNTL3">VM_L2_CNTL3</dfn>					0x1408</u></td></tr>
<tr><th id="123">123</th><td><u>#define		<dfn class="macro" id="_M/BANK_SELECT" data-ref="_M/BANK_SELECT">BANK_SELECT</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="124">124</th><td><u>#define		<dfn class="macro" id="_M/CACHE_UPDATE_MODE" data-ref="_M/CACHE_UPDATE_MODE">CACHE_UPDATE_MODE</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="125">125</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_BIGK_ASSOCIATIVITY" data-ref="_M/L2_CACHE_BIGK_ASSOCIATIVITY">L2_CACHE_BIGK_ASSOCIATIVITY</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="126">126</th><td><u>#define		<dfn class="macro" id="_M/L2_CACHE_BIGK_FRAGMENT_SIZE" data-ref="_M/L2_CACHE_BIGK_FRAGMENT_SIZE">L2_CACHE_BIGK_FRAGMENT_SIZE</dfn>(x)			((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/VM_L2_STATUS" data-ref="_M/VM_L2_STATUS">VM_L2_STATUS</dfn>					0x140C</u></td></tr>
<tr><th id="128">128</th><td><u>#define		<dfn class="macro" id="_M/L2_BUSY" data-ref="_M/L2_BUSY">L2_BUSY</dfn>						(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_CNTL" data-ref="_M/VM_CONTEXT0_CNTL">VM_CONTEXT0_CNTL</dfn>				0x1410</u></td></tr>
<tr><th id="130">130</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_CONTEXT" data-ref="_M/ENABLE_CONTEXT">ENABLE_CONTEXT</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="131">131</th><td><u>#define		<dfn class="macro" id="_M/PAGE_TABLE_DEPTH" data-ref="_M/PAGE_TABLE_DEPTH">PAGE_TABLE_DEPTH</dfn>(x)				(((x) &amp; 3) &lt;&lt; 1)</u></td></tr>
<tr><th id="132">132</th><td><u>#define		<dfn class="macro" id="_M/RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT">RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="133">133</th><td><u>#define		<dfn class="macro" id="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/RANGE_PROTECTION_FAULT_ENABLE_DEFAULT">RANGE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="134">134</th><td><u>#define		<dfn class="macro" id="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT">DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="135">135</th><td><u>#define		<dfn class="macro" id="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT">DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="136">136</th><td><u>#define		<dfn class="macro" id="_M/PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT">PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="137">137</th><td><u>#define		<dfn class="macro" id="_M/PDE0_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/PDE0_PROTECTION_FAULT_ENABLE_DEFAULT">PDE0_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="138">138</th><td><u>#define		<dfn class="macro" id="_M/VALID_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/VALID_PROTECTION_FAULT_ENABLE_INTERRUPT">VALID_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="139">139</th><td><u>#define		<dfn class="macro" id="_M/VALID_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/VALID_PROTECTION_FAULT_ENABLE_DEFAULT">VALID_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="140">140</th><td><u>#define		<dfn class="macro" id="_M/READ_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/READ_PROTECTION_FAULT_ENABLE_INTERRUPT">READ_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="141">141</th><td><u>#define		<dfn class="macro" id="_M/READ_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/READ_PROTECTION_FAULT_ENABLE_DEFAULT">READ_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="142">142</th><td><u>#define		<dfn class="macro" id="_M/WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT" data-ref="_M/WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT">WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="143">143</th><td><u>#define		<dfn class="macro" id="_M/WRITE_PROTECTION_FAULT_ENABLE_DEFAULT" data-ref="_M/WRITE_PROTECTION_FAULT_ENABLE_DEFAULT">WRITE_PROTECTION_FAULT_ENABLE_DEFAULT</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="144">144</th><td><u>#define		<dfn class="macro" id="_M/PAGE_TABLE_BLOCK_SIZE" data-ref="_M/PAGE_TABLE_BLOCK_SIZE">PAGE_TABLE_BLOCK_SIZE</dfn>(x)			(((x) &amp; 0xF) &lt;&lt; 24)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT1_CNTL" data-ref="_M/VM_CONTEXT1_CNTL">VM_CONTEXT1_CNTL</dfn>				0x1414</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_CNTL2" data-ref="_M/VM_CONTEXT0_CNTL2">VM_CONTEXT0_CNTL2</dfn>				0x1430</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT1_CNTL2" data-ref="_M/VM_CONTEXT1_CNTL2">VM_CONTEXT1_CNTL2</dfn>				0x1434</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/VM_INVALIDATE_REQUEST" data-ref="_M/VM_INVALIDATE_REQUEST">VM_INVALIDATE_REQUEST</dfn>				0x1478</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/VM_INVALIDATE_RESPONSE" data-ref="_M/VM_INVALIDATE_RESPONSE">VM_INVALIDATE_RESPONSE</dfn>				0x147c</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT1_PROTECTION_FAULT_ADDR" data-ref="_M/VM_CONTEXT1_PROTECTION_FAULT_ADDR">VM_CONTEXT1_PROTECTION_FAULT_ADDR</dfn>		0x14FC</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT1_PROTECTION_FAULT_STATUS" data-ref="_M/VM_CONTEXT1_PROTECTION_FAULT_STATUS">VM_CONTEXT1_PROTECTION_FAULT_STATUS</dfn>		0x14DC</u></td></tr>
<tr><th id="152">152</th><td><u>#define		<dfn class="macro" id="_M/PROTECTIONS_MASK" data-ref="_M/PROTECTIONS_MASK">PROTECTIONS_MASK</dfn>			(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="153">153</th><td><u>#define		<dfn class="macro" id="_M/PROTECTIONS_SHIFT" data-ref="_M/PROTECTIONS_SHIFT">PROTECTIONS_SHIFT</dfn>			0</u></td></tr>
<tr><th id="154">154</th><td>		<i>/* bit 0: range</i></td></tr>
<tr><th id="155">155</th><td><i>		 * bit 2: pde0</i></td></tr>
<tr><th id="156">156</th><td><i>		 * bit 3: valid</i></td></tr>
<tr><th id="157">157</th><td><i>		 * bit 4: read</i></td></tr>
<tr><th id="158">158</th><td><i>		 * bit 5: write</i></td></tr>
<tr><th id="159">159</th><td><i>		 */</i></td></tr>
<tr><th id="160">160</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_ID_MASK" data-ref="_M/MEMORY_CLIENT_ID_MASK">MEMORY_CLIENT_ID_MASK</dfn>			(0xff &lt;&lt; 12)</u></td></tr>
<tr><th id="161">161</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_ID_SHIFT" data-ref="_M/MEMORY_CLIENT_ID_SHIFT">MEMORY_CLIENT_ID_SHIFT</dfn>			12</u></td></tr>
<tr><th id="162">162</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_RW_MASK" data-ref="_M/MEMORY_CLIENT_RW_MASK">MEMORY_CLIENT_RW_MASK</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="163">163</th><td><u>#define		<dfn class="macro" id="_M/MEMORY_CLIENT_RW_SHIFT" data-ref="_M/MEMORY_CLIENT_RW_SHIFT">MEMORY_CLIENT_RW_SHIFT</dfn>			24</u></td></tr>
<tr><th id="164">164</th><td><u>#define		<dfn class="macro" id="_M/FAULT_VMID_MASK" data-ref="_M/FAULT_VMID_MASK">FAULT_VMID_MASK</dfn>				(0x7 &lt;&lt; 25)</u></td></tr>
<tr><th id="165">165</th><td><u>#define		<dfn class="macro" id="_M/FAULT_VMID_SHIFT" data-ref="_M/FAULT_VMID_SHIFT">FAULT_VMID_SHIFT</dfn>			25</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR" data-ref="_M/VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR">VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR</dfn>	0x1518</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR" data-ref="_M/VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR">VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR</dfn>	0x151c</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_BASE_ADDR">VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</dfn>		0x153C</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_START_ADDR">VM_CONTEXT0_PAGE_TABLE_START_ADDR</dfn>		0x155C</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR" data-ref="_M/VM_CONTEXT0_PAGE_TABLE_END_ADDR">VM_CONTEXT0_PAGE_TABLE_END_ADDR</dfn>			0x157C</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_CHMAP" data-ref="_M/MC_SHARED_CHMAP">MC_SHARED_CHMAP</dfn>						0x2004</u></td></tr>
<tr><th id="173">173</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_SHIFT" data-ref="_M/NOOFCHAN_SHIFT">NOOFCHAN_SHIFT</dfn>					12</u></td></tr>
<tr><th id="174">174</th><td><u>#define		<dfn class="macro" id="_M/NOOFCHAN_MASK" data-ref="_M/NOOFCHAN_MASK">NOOFCHAN_MASK</dfn>					0x00003000</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_CHREMAP" data-ref="_M/MC_SHARED_CHREMAP">MC_SHARED_CHREMAP</dfn>					0x2008</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_LOW_ADDR">MC_VM_SYSTEM_APERTURE_LOW_ADDR</dfn>			0x2034</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_HIGH_ADDR">MC_VM_SYSTEM_APERTURE_HIGH_ADDR</dfn>			0x2038</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR" data-ref="_M/MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR">MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</dfn>		0x203C</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/MC_VM_MX_L1_TLB_CNTL" data-ref="_M/MC_VM_MX_L1_TLB_CNTL">MC_VM_MX_L1_TLB_CNTL</dfn>				0x2064</u></td></tr>
<tr><th id="181">181</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_TLB" data-ref="_M/ENABLE_L1_TLB">ENABLE_L1_TLB</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="182">182</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_L1_FRAGMENT_PROCESSING" data-ref="_M/ENABLE_L1_FRAGMENT_PROCESSING">ENABLE_L1_FRAGMENT_PROCESSING</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="183">183</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_PA_ONLY" data-ref="_M/SYSTEM_ACCESS_MODE_PA_ONLY">SYSTEM_ACCESS_MODE_PA_ONLY</dfn>			(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="184">184</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP" data-ref="_M/SYSTEM_ACCESS_MODE_USE_SYS_MAP">SYSTEM_ACCESS_MODE_USE_SYS_MAP</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="185">185</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_IN_SYS">SYSTEM_ACCESS_MODE_IN_SYS</dfn>			(2 &lt;&lt; 3)</u></td></tr>
<tr><th id="186">186</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS" data-ref="_M/SYSTEM_ACCESS_MODE_NOT_IN_SYS">SYSTEM_ACCESS_MODE_NOT_IN_SYS</dfn>			(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="187">187</th><td><u>#define		<dfn class="macro" id="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU" data-ref="_M/SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU">SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</dfn>	(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="188">188</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_ADVANCED_DRIVER_MODEL" data-ref="_M/ENABLE_ADVANCED_DRIVER_MODEL">ENABLE_ADVANCED_DRIVER_MODEL</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/FUS_MC_VM_FB_OFFSET" data-ref="_M/FUS_MC_VM_FB_OFFSET">FUS_MC_VM_FB_OFFSET</dfn>				0x2068</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/MC_SHARED_BLACKOUT_CNTL" data-ref="_M/MC_SHARED_BLACKOUT_CNTL">MC_SHARED_BLACKOUT_CNTL</dfn>           		0x20ac</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_RAMCFG" data-ref="_M/MC_ARB_RAMCFG">MC_ARB_RAMCFG</dfn>					0x2760</u></td></tr>
<tr><th id="193">193</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_SHIFT" data-ref="_M/NOOFBANK_SHIFT">NOOFBANK_SHIFT</dfn>					0</u></td></tr>
<tr><th id="194">194</th><td><u>#define		<dfn class="macro" id="_M/NOOFBANK_MASK" data-ref="_M/NOOFBANK_MASK">NOOFBANK_MASK</dfn>					0x00000003</u></td></tr>
<tr><th id="195">195</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_SHIFT" data-ref="_M/NOOFRANK_SHIFT">NOOFRANK_SHIFT</dfn>					2</u></td></tr>
<tr><th id="196">196</th><td><u>#define		<dfn class="macro" id="_M/NOOFRANK_MASK" data-ref="_M/NOOFRANK_MASK">NOOFRANK_MASK</dfn>					0x00000004</u></td></tr>
<tr><th id="197">197</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_SHIFT" data-ref="_M/NOOFROWS_SHIFT">NOOFROWS_SHIFT</dfn>					3</u></td></tr>
<tr><th id="198">198</th><td><u>#define		<dfn class="macro" id="_M/NOOFROWS_MASK" data-ref="_M/NOOFROWS_MASK">NOOFROWS_MASK</dfn>					0x00000038</u></td></tr>
<tr><th id="199">199</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_SHIFT" data-ref="_M/NOOFCOLS_SHIFT">NOOFCOLS_SHIFT</dfn>					6</u></td></tr>
<tr><th id="200">200</th><td><u>#define		<dfn class="macro" id="_M/NOOFCOLS_MASK" data-ref="_M/NOOFCOLS_MASK">NOOFCOLS_MASK</dfn>					0x000000C0</u></td></tr>
<tr><th id="201">201</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_SHIFT" data-ref="_M/CHANSIZE_SHIFT">CHANSIZE_SHIFT</dfn>					8</u></td></tr>
<tr><th id="202">202</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_MASK" data-ref="_M/CHANSIZE_MASK">CHANSIZE_MASK</dfn>					0x00000100</u></td></tr>
<tr><th id="203">203</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_SHIFT" data-ref="_M/BURSTLENGTH_SHIFT">BURSTLENGTH_SHIFT</dfn>				9</u></td></tr>
<tr><th id="204">204</th><td><u>#define		<dfn class="macro" id="_M/BURSTLENGTH_MASK" data-ref="_M/BURSTLENGTH_MASK">BURSTLENGTH_MASK</dfn>				0x00000200</u></td></tr>
<tr><th id="205">205</th><td><u>#define		<dfn class="macro" id="_M/CHANSIZE_OVERRIDE" data-ref="_M/CHANSIZE_OVERRIDE">CHANSIZE_OVERRIDE</dfn>				(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_SUP_CNTL" data-ref="_M/MC_SEQ_SUP_CNTL">MC_SEQ_SUP_CNTL</dfn>           			0x28c8</u></td></tr>
<tr><th id="207">207</th><td><u>#define		<dfn class="macro" id="_M/RUN_MASK" data-ref="_M/RUN_MASK">RUN_MASK</dfn>      				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_SUP_PGM" data-ref="_M/MC_SEQ_SUP_PGM">MC_SEQ_SUP_PGM</dfn>           			0x28cc</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/MC_IO_PAD_CNTL_D0" data-ref="_M/MC_IO_PAD_CNTL_D0">MC_IO_PAD_CNTL_D0</dfn>           			0x29d0</u></td></tr>
<tr><th id="210">210</th><td><u>#define		<dfn class="macro" id="_M/MEM_FALL_OUT_CMD" data-ref="_M/MEM_FALL_OUT_CMD">MEM_FALL_OUT_CMD</dfn>      			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC0" data-ref="_M/MC_SEQ_MISC0">MC_SEQ_MISC0</dfn>           				0x2a00</u></td></tr>
<tr><th id="212">212</th><td><u>#define		<dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_SHIFT" data-ref="_M/MC_SEQ_MISC0_GDDR5_SHIFT">MC_SEQ_MISC0_GDDR5_SHIFT</dfn>      		28</u></td></tr>
<tr><th id="213">213</th><td><u>#define		<dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_MASK" data-ref="_M/MC_SEQ_MISC0_GDDR5_MASK">MC_SEQ_MISC0_GDDR5_MASK</dfn>      		0xf0000000</u></td></tr>
<tr><th id="214">214</th><td><u>#define		<dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_VALUE" data-ref="_M/MC_SEQ_MISC0_GDDR5_VALUE">MC_SEQ_MISC0_GDDR5_VALUE</dfn>      		5</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_IO_DEBUG_INDEX" data-ref="_M/MC_SEQ_IO_DEBUG_INDEX">MC_SEQ_IO_DEBUG_INDEX</dfn>           		0x2a44</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_IO_DEBUG_DATA" data-ref="_M/MC_SEQ_IO_DEBUG_DATA">MC_SEQ_IO_DEBUG_DATA</dfn>           			0x2a48</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/HDP_HOST_PATH_CNTL" data-ref="_M/HDP_HOST_PATH_CNTL">HDP_HOST_PATH_CNTL</dfn>				0x2C00</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_BASE" data-ref="_M/HDP_NONSURFACE_BASE">HDP_NONSURFACE_BASE</dfn>				0x2C04</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_INFO" data-ref="_M/HDP_NONSURFACE_INFO">HDP_NONSURFACE_INFO</dfn>				0x2C08</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/HDP_NONSURFACE_SIZE" data-ref="_M/HDP_NONSURFACE_SIZE">HDP_NONSURFACE_SIZE</dfn>				0x2C0C</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/HDP_ADDR_CONFIG" data-ref="_M/HDP_ADDR_CONFIG">HDP_ADDR_CONFIG</dfn>  				0x2F48</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/HDP_MISC_CNTL" data-ref="_M/HDP_MISC_CNTL">HDP_MISC_CNTL</dfn>					0x2F4C</u></td></tr>
<tr><th id="224">224</th><td><u>#define 	<dfn class="macro" id="_M/HDP_FLUSH_INVALIDATE_CACHE" data-ref="_M/HDP_FLUSH_INVALIDATE_CACHE">HDP_FLUSH_INVALIDATE_CACHE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/CC_SYS_RB_BACKEND_DISABLE" data-ref="_M/CC_SYS_RB_BACKEND_DISABLE">CC_SYS_RB_BACKEND_DISABLE</dfn>			0x3F88</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/GC_USER_SYS_RB_BACKEND_DISABLE" data-ref="_M/GC_USER_SYS_RB_BACKEND_DISABLE">GC_USER_SYS_RB_BACKEND_DISABLE</dfn>			0x3F8C</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/CGTS_SYS_TCC_DISABLE" data-ref="_M/CGTS_SYS_TCC_DISABLE">CGTS_SYS_TCC_DISABLE</dfn>				0x3F90</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/CGTS_USER_SYS_TCC_DISABLE" data-ref="_M/CGTS_USER_SYS_TCC_DISABLE">CGTS_USER_SYS_TCC_DISABLE</dfn>			0x3F94</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/RLC_GFX_INDEX" data-ref="_M/RLC_GFX_INDEX">RLC_GFX_INDEX</dfn>           			0x3FC4</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/CONFIG_MEMSIZE" data-ref="_M/CONFIG_MEMSIZE">CONFIG_MEMSIZE</dfn>					0x5428</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/HDP_MEM_COHERENCY_FLUSH_CNTL" data-ref="_M/HDP_MEM_COHERENCY_FLUSH_CNTL">HDP_MEM_COHERENCY_FLUSH_CNTL</dfn>			0x5480</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/HDP_REG_COHERENCY_FLUSH_CNTL" data-ref="_M/HDP_REG_COHERENCY_FLUSH_CNTL">HDP_REG_COHERENCY_FLUSH_CNTL</dfn>			0x54A0</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/GRBM_CNTL" data-ref="_M/GRBM_CNTL">GRBM_CNTL</dfn>					0x8000</u></td></tr>
<tr><th id="239">239</th><td><u>#define		<dfn class="macro" id="_M/GRBM_READ_TIMEOUT" data-ref="_M/GRBM_READ_TIMEOUT">GRBM_READ_TIMEOUT</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS" data-ref="_M/GRBM_STATUS">GRBM_STATUS</dfn>					0x8010</u></td></tr>
<tr><th id="241">241</th><td><u>#define		<dfn class="macro" id="_M/CMDFIFO_AVAIL_MASK" data-ref="_M/CMDFIFO_AVAIL_MASK">CMDFIFO_AVAIL_MASK</dfn>				0x0000000F</u></td></tr>
<tr><th id="242">242</th><td><u>#define		<dfn class="macro" id="_M/RING2_RQ_PENDING" data-ref="_M/RING2_RQ_PENDING">RING2_RQ_PENDING</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="243">243</th><td><u>#define		<dfn class="macro" id="_M/SRBM_RQ_PENDING" data-ref="_M/SRBM_RQ_PENDING">SRBM_RQ_PENDING</dfn>					(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="244">244</th><td><u>#define		<dfn class="macro" id="_M/RING1_RQ_PENDING" data-ref="_M/RING1_RQ_PENDING">RING1_RQ_PENDING</dfn>				(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="245">245</th><td><u>#define		<dfn class="macro" id="_M/CF_RQ_PENDING" data-ref="_M/CF_RQ_PENDING">CF_RQ_PENDING</dfn>					(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="246">246</th><td><u>#define		<dfn class="macro" id="_M/PF_RQ_PENDING" data-ref="_M/PF_RQ_PENDING">PF_RQ_PENDING</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="247">247</th><td><u>#define		<dfn class="macro" id="_M/GDS_DMA_RQ_PENDING" data-ref="_M/GDS_DMA_RQ_PENDING">GDS_DMA_RQ_PENDING</dfn>				(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="248">248</th><td><u>#define		<dfn class="macro" id="_M/GRBM_EE_BUSY" data-ref="_M/GRBM_EE_BUSY">GRBM_EE_BUSY</dfn>					(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="249">249</th><td><u>#define		<dfn class="macro" id="_M/SX_CLEAN" data-ref="_M/SX_CLEAN">SX_CLEAN</dfn>					(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="250">250</th><td><u>#define		<dfn class="macro" id="_M/DB_CLEAN" data-ref="_M/DB_CLEAN">DB_CLEAN</dfn>					(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="251">251</th><td><u>#define		<dfn class="macro" id="_M/CB_CLEAN" data-ref="_M/CB_CLEAN">CB_CLEAN</dfn>					(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="252">252</th><td><u>#define		<dfn class="macro" id="_M/TA_BUSY" data-ref="_M/TA_BUSY">TA_BUSY</dfn> 					(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="253">253</th><td><u>#define		<dfn class="macro" id="_M/GDS_BUSY" data-ref="_M/GDS_BUSY">GDS_BUSY</dfn> 					(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="254">254</th><td><u>#define		<dfn class="macro" id="_M/VGT_BUSY_NO_DMA" data-ref="_M/VGT_BUSY_NO_DMA">VGT_BUSY_NO_DMA</dfn>					(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="255">255</th><td><u>#define		<dfn class="macro" id="_M/VGT_BUSY" data-ref="_M/VGT_BUSY">VGT_BUSY</dfn>					(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="256">256</th><td><u>#define		<dfn class="macro" id="_M/IA_BUSY_NO_DMA" data-ref="_M/IA_BUSY_NO_DMA">IA_BUSY_NO_DMA</dfn>					(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="257">257</th><td><u>#define		<dfn class="macro" id="_M/IA_BUSY" data-ref="_M/IA_BUSY">IA_BUSY</dfn>						(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="258">258</th><td><u>#define		<dfn class="macro" id="_M/SX_BUSY" data-ref="_M/SX_BUSY">SX_BUSY</dfn> 					(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="259">259</th><td><u>#define		<dfn class="macro" id="_M/SH_BUSY" data-ref="_M/SH_BUSY">SH_BUSY</dfn> 					(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="260">260</th><td><u>#define		<dfn class="macro" id="_M/SPI_BUSY" data-ref="_M/SPI_BUSY">SPI_BUSY</dfn>					(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="261">261</th><td><u>#define		<dfn class="macro" id="_M/SC_BUSY" data-ref="_M/SC_BUSY">SC_BUSY</dfn> 					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="262">262</th><td><u>#define		<dfn class="macro" id="_M/PA_BUSY" data-ref="_M/PA_BUSY">PA_BUSY</dfn> 					(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="263">263</th><td><u>#define		<dfn class="macro" id="_M/DB_BUSY" data-ref="_M/DB_BUSY">DB_BUSY</dfn> 					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="264">264</th><td><u>#define		<dfn class="macro" id="_M/CP_COHERENCY_BUSY" data-ref="_M/CP_COHERENCY_BUSY">CP_COHERENCY_BUSY</dfn>      				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="265">265</th><td><u>#define		<dfn class="macro" id="_M/CP_BUSY" data-ref="_M/CP_BUSY">CP_BUSY</dfn> 					(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="266">266</th><td><u>#define		<dfn class="macro" id="_M/CB_BUSY" data-ref="_M/CB_BUSY">CB_BUSY</dfn> 					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="267">267</th><td><u>#define		<dfn class="macro" id="_M/GUI_ACTIVE" data-ref="_M/GUI_ACTIVE">GUI_ACTIVE</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS_SE0" data-ref="_M/GRBM_STATUS_SE0">GRBM_STATUS_SE0</dfn>					0x8014</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/GRBM_STATUS_SE1" data-ref="_M/GRBM_STATUS_SE1">GRBM_STATUS_SE1</dfn>					0x8018</u></td></tr>
<tr><th id="270">270</th><td><u>#define		<dfn class="macro" id="_M/SE_SX_CLEAN" data-ref="_M/SE_SX_CLEAN">SE_SX_CLEAN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="271">271</th><td><u>#define		<dfn class="macro" id="_M/SE_DB_CLEAN" data-ref="_M/SE_DB_CLEAN">SE_DB_CLEAN</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="272">272</th><td><u>#define		<dfn class="macro" id="_M/SE_CB_CLEAN" data-ref="_M/SE_CB_CLEAN">SE_CB_CLEAN</dfn>					(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="273">273</th><td><u>#define		<dfn class="macro" id="_M/SE_VGT_BUSY" data-ref="_M/SE_VGT_BUSY">SE_VGT_BUSY</dfn>					(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="274">274</th><td><u>#define		<dfn class="macro" id="_M/SE_PA_BUSY" data-ref="_M/SE_PA_BUSY">SE_PA_BUSY</dfn>					(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="275">275</th><td><u>#define		<dfn class="macro" id="_M/SE_TA_BUSY" data-ref="_M/SE_TA_BUSY">SE_TA_BUSY</dfn>					(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="276">276</th><td><u>#define		<dfn class="macro" id="_M/SE_SX_BUSY" data-ref="_M/SE_SX_BUSY">SE_SX_BUSY</dfn>					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="277">277</th><td><u>#define		<dfn class="macro" id="_M/SE_SPI_BUSY" data-ref="_M/SE_SPI_BUSY">SE_SPI_BUSY</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="278">278</th><td><u>#define		<dfn class="macro" id="_M/SE_SH_BUSY" data-ref="_M/SE_SH_BUSY">SE_SH_BUSY</dfn>					(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="279">279</th><td><u>#define		<dfn class="macro" id="_M/SE_SC_BUSY" data-ref="_M/SE_SC_BUSY">SE_SC_BUSY</dfn>					(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="280">280</th><td><u>#define		<dfn class="macro" id="_M/SE_DB_BUSY" data-ref="_M/SE_DB_BUSY">SE_DB_BUSY</dfn>					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="281">281</th><td><u>#define		<dfn class="macro" id="_M/SE_CB_BUSY" data-ref="_M/SE_CB_BUSY">SE_CB_BUSY</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/GRBM_SOFT_RESET" data-ref="_M/GRBM_SOFT_RESET">GRBM_SOFT_RESET</dfn>					0x8020</u></td></tr>
<tr><th id="283">283</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_CP" data-ref="_M/SOFT_RESET_CP">SOFT_RESET_CP</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="284">284</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_CB" data-ref="_M/SOFT_RESET_CB">SOFT_RESET_CB</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="285">285</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_DB" data-ref="_M/SOFT_RESET_DB">SOFT_RESET_DB</dfn>					(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="286">286</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_GDS" data-ref="_M/SOFT_RESET_GDS">SOFT_RESET_GDS</dfn>					(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="287">287</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_PA" data-ref="_M/SOFT_RESET_PA">SOFT_RESET_PA</dfn>					(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="288">288</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SC" data-ref="_M/SOFT_RESET_SC">SOFT_RESET_SC</dfn>					(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="289">289</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SPI" data-ref="_M/SOFT_RESET_SPI">SOFT_RESET_SPI</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="290">290</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SH" data-ref="_M/SOFT_RESET_SH">SOFT_RESET_SH</dfn>					(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="291">291</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_SX" data-ref="_M/SOFT_RESET_SX">SOFT_RESET_SX</dfn>					(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="292">292</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_TC" data-ref="_M/SOFT_RESET_TC">SOFT_RESET_TC</dfn>					(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="293">293</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_TA" data-ref="_M/SOFT_RESET_TA">SOFT_RESET_TA</dfn>					(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="294">294</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_VGT" data-ref="_M/SOFT_RESET_VGT">SOFT_RESET_VGT</dfn>					(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="295">295</th><td><u>#define		<dfn class="macro" id="_M/SOFT_RESET_IA" data-ref="_M/SOFT_RESET_IA">SOFT_RESET_IA</dfn>					(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/GRBM_GFX_INDEX" data-ref="_M/GRBM_GFX_INDEX">GRBM_GFX_INDEX</dfn>          			0x802C</u></td></tr>
<tr><th id="298">298</th><td><u>#define		<dfn class="macro" id="_M/INSTANCE_INDEX" data-ref="_M/INSTANCE_INDEX">INSTANCE_INDEX</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="299">299</th><td><u>#define		<dfn class="macro" id="_M/SE_INDEX" data-ref="_M/SE_INDEX">SE_INDEX</dfn>(x)     			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="300">300</th><td><u>#define		<dfn class="macro" id="_M/INSTANCE_BROADCAST_WRITES" data-ref="_M/INSTANCE_BROADCAST_WRITES">INSTANCE_BROADCAST_WRITES</dfn>      		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="301">301</th><td><u>#define		<dfn class="macro" id="_M/SE_BROADCAST_WRITES" data-ref="_M/SE_BROADCAST_WRITES">SE_BROADCAST_WRITES</dfn>      		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG0" data-ref="_M/SCRATCH_REG0">SCRATCH_REG0</dfn>					0x8500</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG1" data-ref="_M/SCRATCH_REG1">SCRATCH_REG1</dfn>					0x8504</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG2" data-ref="_M/SCRATCH_REG2">SCRATCH_REG2</dfn>					0x8508</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG3" data-ref="_M/SCRATCH_REG3">SCRATCH_REG3</dfn>					0x850C</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG4" data-ref="_M/SCRATCH_REG4">SCRATCH_REG4</dfn>					0x8510</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG5" data-ref="_M/SCRATCH_REG5">SCRATCH_REG5</dfn>					0x8514</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG6" data-ref="_M/SCRATCH_REG6">SCRATCH_REG6</dfn>					0x8518</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_REG7" data-ref="_M/SCRATCH_REG7">SCRATCH_REG7</dfn>					0x851C</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_UMSK" data-ref="_M/SCRATCH_UMSK">SCRATCH_UMSK</dfn>					0x8540</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/SCRATCH_ADDR" data-ref="_M/SCRATCH_ADDR">SCRATCH_ADDR</dfn>					0x8544</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/CP_SEM_WAIT_TIMER" data-ref="_M/CP_SEM_WAIT_TIMER">CP_SEM_WAIT_TIMER</dfn>				0x85BC</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/CP_SEM_INCOMPLETE_TIMER_CNTL" data-ref="_M/CP_SEM_INCOMPLETE_TIMER_CNTL">CP_SEM_INCOMPLETE_TIMER_CNTL</dfn>			0x85C8</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/CP_COHER_CNTL2" data-ref="_M/CP_COHER_CNTL2">CP_COHER_CNTL2</dfn>					0x85E8</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/CP_STALLED_STAT1" data-ref="_M/CP_STALLED_STAT1">CP_STALLED_STAT1</dfn>			0x8674</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/CP_STALLED_STAT2" data-ref="_M/CP_STALLED_STAT2">CP_STALLED_STAT2</dfn>			0x8678</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/CP_BUSY_STAT" data-ref="_M/CP_BUSY_STAT">CP_BUSY_STAT</dfn>				0x867C</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/CP_STAT" data-ref="_M/CP_STAT">CP_STAT</dfn>						0x8680</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/CP_ME_CNTL" data-ref="_M/CP_ME_CNTL">CP_ME_CNTL</dfn>					0x86D8</u></td></tr>
<tr><th id="321">321</th><td><u>#define		<dfn class="macro" id="_M/CP_ME_HALT" data-ref="_M/CP_ME_HALT">CP_ME_HALT</dfn>					(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="322">322</th><td><u>#define		<dfn class="macro" id="_M/CP_PFP_HALT" data-ref="_M/CP_PFP_HALT">CP_PFP_HALT</dfn>					(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_RPTR" data-ref="_M/CP_RB2_RPTR">CP_RB2_RPTR</dfn>					0x86f8</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_RPTR" data-ref="_M/CP_RB1_RPTR">CP_RB1_RPTR</dfn>					0x86fc</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_RPTR" data-ref="_M/CP_RB0_RPTR">CP_RB0_RPTR</dfn>					0x8700</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/CP_RB_WPTR_DELAY" data-ref="_M/CP_RB_WPTR_DELAY">CP_RB_WPTR_DELAY</dfn>				0x8704</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/CP_MEQ_THRESHOLDS" data-ref="_M/CP_MEQ_THRESHOLDS">CP_MEQ_THRESHOLDS</dfn>				0x8764</u></td></tr>
<tr><th id="328">328</th><td><u>#define		<dfn class="macro" id="_M/MEQ1_START" data-ref="_M/MEQ1_START">MEQ1_START</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="329">329</th><td><u>#define		<dfn class="macro" id="_M/MEQ2_START" data-ref="_M/MEQ2_START">MEQ2_START</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/CP_PERFMON_CNTL" data-ref="_M/CP_PERFMON_CNTL">CP_PERFMON_CNTL</dfn>					0x87FC</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/VGT_CACHE_INVALIDATION" data-ref="_M/VGT_CACHE_INVALIDATION">VGT_CACHE_INVALIDATION</dfn>				0x88C4</u></td></tr>
<tr><th id="333">333</th><td><u>#define		<dfn class="macro" id="_M/CACHE_INVALIDATION" data-ref="_M/CACHE_INVALIDATION">CACHE_INVALIDATION</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="334">334</th><td><u>#define			<dfn class="macro" id="_M/VC_ONLY" data-ref="_M/VC_ONLY">VC_ONLY</dfn>						0</u></td></tr>
<tr><th id="335">335</th><td><u>#define			<dfn class="macro" id="_M/TC_ONLY" data-ref="_M/TC_ONLY">TC_ONLY</dfn>						1</u></td></tr>
<tr><th id="336">336</th><td><u>#define			<dfn class="macro" id="_M/VC_AND_TC" data-ref="_M/VC_AND_TC">VC_AND_TC</dfn>					2</u></td></tr>
<tr><th id="337">337</th><td><u>#define		<dfn class="macro" id="_M/AUTO_INVLD_EN" data-ref="_M/AUTO_INVLD_EN">AUTO_INVLD_EN</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="338">338</th><td><u>#define			<dfn class="macro" id="_M/NO_AUTO" data-ref="_M/NO_AUTO">NO_AUTO</dfn>						0</u></td></tr>
<tr><th id="339">339</th><td><u>#define			<dfn class="macro" id="_M/ES_AUTO" data-ref="_M/ES_AUTO">ES_AUTO</dfn>						1</u></td></tr>
<tr><th id="340">340</th><td><u>#define			<dfn class="macro" id="_M/GS_AUTO" data-ref="_M/GS_AUTO">GS_AUTO</dfn>						2</u></td></tr>
<tr><th id="341">341</th><td><u>#define			<dfn class="macro" id="_M/ES_AND_GS_AUTO" data-ref="_M/ES_AND_GS_AUTO">ES_AND_GS_AUTO</dfn>					3</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/VGT_GS_VERTEX_REUSE" data-ref="_M/VGT_GS_VERTEX_REUSE">VGT_GS_VERTEX_REUSE</dfn>				0x88D4</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/CC_GC_SHADER_PIPE_CONFIG" data-ref="_M/CC_GC_SHADER_PIPE_CONFIG">CC_GC_SHADER_PIPE_CONFIG</dfn>			0x8950</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/GC_USER_SHADER_PIPE_CONFIG" data-ref="_M/GC_USER_SHADER_PIPE_CONFIG">GC_USER_SHADER_PIPE_CONFIG</dfn>			0x8954</u></td></tr>
<tr><th id="346">346</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES" data-ref="_M/INACTIVE_QD_PIPES">INACTIVE_QD_PIPES</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="347">347</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES_MASK" data-ref="_M/INACTIVE_QD_PIPES_MASK">INACTIVE_QD_PIPES_MASK</dfn>				0x0000FF00</u></td></tr>
<tr><th id="348">348</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_QD_PIPES_SHIFT" data-ref="_M/INACTIVE_QD_PIPES_SHIFT">INACTIVE_QD_PIPES_SHIFT</dfn>				8</u></td></tr>
<tr><th id="349">349</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_SIMDS" data-ref="_M/INACTIVE_SIMDS">INACTIVE_SIMDS</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="350">350</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_SIMDS_MASK" data-ref="_M/INACTIVE_SIMDS_MASK">INACTIVE_SIMDS_MASK</dfn>				0xFFFF0000</u></td></tr>
<tr><th id="351">351</th><td><u>#define		<dfn class="macro" id="_M/INACTIVE_SIMDS_SHIFT" data-ref="_M/INACTIVE_SIMDS_SHIFT">INACTIVE_SIMDS_SHIFT</dfn>				16</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/VGT_PRIMITIVE_TYPE" data-ref="_M/VGT_PRIMITIVE_TYPE">VGT_PRIMITIVE_TYPE</dfn>                              0x8958</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/VGT_NUM_INSTANCES" data-ref="_M/VGT_NUM_INSTANCES">VGT_NUM_INSTANCES</dfn>				0x8974</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/VGT_TF_RING_SIZE" data-ref="_M/VGT_TF_RING_SIZE">VGT_TF_RING_SIZE</dfn>				0x8988</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/VGT_OFFCHIP_LDS_BASE" data-ref="_M/VGT_OFFCHIP_LDS_BASE">VGT_OFFCHIP_LDS_BASE</dfn>				0x89b4</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_LINE_STIPPLE_STATE" data-ref="_M/PA_SC_LINE_STIPPLE_STATE">PA_SC_LINE_STIPPLE_STATE</dfn>			0x8B10</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/PA_CL_ENHANCE" data-ref="_M/PA_CL_ENHANCE">PA_CL_ENHANCE</dfn>					0x8A14</u></td></tr>
<tr><th id="360">360</th><td><u>#define		<dfn class="macro" id="_M/CLIP_VTX_REORDER_ENA" data-ref="_M/CLIP_VTX_REORDER_ENA">CLIP_VTX_REORDER_ENA</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="361">361</th><td><u>#define		<dfn class="macro" id="_M/NUM_CLIP_SEQ" data-ref="_M/NUM_CLIP_SEQ">NUM_CLIP_SEQ</dfn>(x)					((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_FIFO_SIZE" data-ref="_M/PA_SC_FIFO_SIZE">PA_SC_FIFO_SIZE</dfn>					0x8BCC</u></td></tr>
<tr><th id="363">363</th><td><u>#define		<dfn class="macro" id="_M/SC_PRIM_FIFO_SIZE" data-ref="_M/SC_PRIM_FIFO_SIZE">SC_PRIM_FIFO_SIZE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="364">364</th><td><u>#define		<dfn class="macro" id="_M/SC_HIZ_TILE_FIFO_SIZE" data-ref="_M/SC_HIZ_TILE_FIFO_SIZE">SC_HIZ_TILE_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="365">365</th><td><u>#define		<dfn class="macro" id="_M/SC_EARLYZ_TILE_FIFO_SIZE" data-ref="_M/SC_EARLYZ_TILE_FIFO_SIZE">SC_EARLYZ_TILE_FIFO_SIZE</dfn>(x)			((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/PA_SC_FORCE_EOV_MAX_CNTS" data-ref="_M/PA_SC_FORCE_EOV_MAX_CNTS">PA_SC_FORCE_EOV_MAX_CNTS</dfn>			0x8B24</u></td></tr>
<tr><th id="367">367</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_CLK_CNT" data-ref="_M/FORCE_EOV_MAX_CLK_CNT">FORCE_EOV_MAX_CLK_CNT</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="368">368</th><td><u>#define		<dfn class="macro" id="_M/FORCE_EOV_MAX_REZ_CNT" data-ref="_M/FORCE_EOV_MAX_REZ_CNT">FORCE_EOV_MAX_REZ_CNT</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/SQ_CONFIG" data-ref="_M/SQ_CONFIG">SQ_CONFIG</dfn>					0x8C00</u></td></tr>
<tr><th id="371">371</th><td><u>#define		<dfn class="macro" id="_M/VC_ENABLE" data-ref="_M/VC_ENABLE">VC_ENABLE</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="372">372</th><td><u>#define		<dfn class="macro" id="_M/EXPORT_SRC_C" data-ref="_M/EXPORT_SRC_C">EXPORT_SRC_C</dfn>					(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="373">373</th><td><u>#define		<dfn class="macro" id="_M/GFX_PRIO" data-ref="_M/GFX_PRIO">GFX_PRIO</dfn>(x)					((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="374">374</th><td><u>#define		<dfn class="macro" id="_M/CS1_PRIO" data-ref="_M/CS1_PRIO">CS1_PRIO</dfn>(x)					((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="375">375</th><td><u>#define		<dfn class="macro" id="_M/CS2_PRIO" data-ref="_M/CS2_PRIO">CS2_PRIO</dfn>(x)					((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/SQ_GPR_RESOURCE_MGMT_1" data-ref="_M/SQ_GPR_RESOURCE_MGMT_1">SQ_GPR_RESOURCE_MGMT_1</dfn>				0x8C04</u></td></tr>
<tr><th id="377">377</th><td><u>#define		<dfn class="macro" id="_M/NUM_PS_GPRS" data-ref="_M/NUM_PS_GPRS">NUM_PS_GPRS</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="378">378</th><td><u>#define		<dfn class="macro" id="_M/NUM_VS_GPRS" data-ref="_M/NUM_VS_GPRS">NUM_VS_GPRS</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="379">379</th><td><u>#define		<dfn class="macro" id="_M/NUM_CLAUSE_TEMP_GPRS" data-ref="_M/NUM_CLAUSE_TEMP_GPRS">NUM_CLAUSE_TEMP_GPRS</dfn>(x)				((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/SQ_ESGS_RING_SIZE" data-ref="_M/SQ_ESGS_RING_SIZE">SQ_ESGS_RING_SIZE</dfn>				0x8c44</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/SQ_GSVS_RING_SIZE" data-ref="_M/SQ_GSVS_RING_SIZE">SQ_GSVS_RING_SIZE</dfn>				0x8c4c</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/SQ_ESTMP_RING_BASE" data-ref="_M/SQ_ESTMP_RING_BASE">SQ_ESTMP_RING_BASE</dfn>				0x8c50</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/SQ_ESTMP_RING_SIZE" data-ref="_M/SQ_ESTMP_RING_SIZE">SQ_ESTMP_RING_SIZE</dfn>				0x8c54</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/SQ_GSTMP_RING_BASE" data-ref="_M/SQ_GSTMP_RING_BASE">SQ_GSTMP_RING_BASE</dfn>				0x8c58</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/SQ_GSTMP_RING_SIZE" data-ref="_M/SQ_GSTMP_RING_SIZE">SQ_GSTMP_RING_SIZE</dfn>				0x8c5c</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/SQ_VSTMP_RING_BASE" data-ref="_M/SQ_VSTMP_RING_BASE">SQ_VSTMP_RING_BASE</dfn>				0x8c60</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/SQ_VSTMP_RING_SIZE" data-ref="_M/SQ_VSTMP_RING_SIZE">SQ_VSTMP_RING_SIZE</dfn>				0x8c64</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/SQ_PSTMP_RING_BASE" data-ref="_M/SQ_PSTMP_RING_BASE">SQ_PSTMP_RING_BASE</dfn>				0x8c68</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/SQ_PSTMP_RING_SIZE" data-ref="_M/SQ_PSTMP_RING_SIZE">SQ_PSTMP_RING_SIZE</dfn>				0x8c6c</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/SQ_MS_FIFO_SIZES" data-ref="_M/SQ_MS_FIFO_SIZES">SQ_MS_FIFO_SIZES</dfn>				0x8CF0</u></td></tr>
<tr><th id="391">391</th><td><u>#define		<dfn class="macro" id="_M/CACHE_FIFO_SIZE" data-ref="_M/CACHE_FIFO_SIZE">CACHE_FIFO_SIZE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="392">392</th><td><u>#define		<dfn class="macro" id="_M/FETCH_FIFO_HIWATER" data-ref="_M/FETCH_FIFO_HIWATER">FETCH_FIFO_HIWATER</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="393">393</th><td><u>#define		<dfn class="macro" id="_M/DONE_FIFO_HIWATER" data-ref="_M/DONE_FIFO_HIWATER">DONE_FIFO_HIWATER</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="394">394</th><td><u>#define		<dfn class="macro" id="_M/ALU_UPDATE_FIFO_HIWATER" data-ref="_M/ALU_UPDATE_FIFO_HIWATER">ALU_UPDATE_FIFO_HIWATER</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/SQ_LSTMP_RING_BASE" data-ref="_M/SQ_LSTMP_RING_BASE">SQ_LSTMP_RING_BASE</dfn>				0x8e10</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/SQ_LSTMP_RING_SIZE" data-ref="_M/SQ_LSTMP_RING_SIZE">SQ_LSTMP_RING_SIZE</dfn>				0x8e14</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/SQ_HSTMP_RING_BASE" data-ref="_M/SQ_HSTMP_RING_BASE">SQ_HSTMP_RING_BASE</dfn>				0x8e18</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/SQ_HSTMP_RING_SIZE" data-ref="_M/SQ_HSTMP_RING_SIZE">SQ_HSTMP_RING_SIZE</dfn>				0x8e1c</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/SQ_DYN_GPR_CNTL_PS_FLUSH_REQ" data-ref="_M/SQ_DYN_GPR_CNTL_PS_FLUSH_REQ">SQ_DYN_GPR_CNTL_PS_FLUSH_REQ</dfn>    		0x8D8C</u></td></tr>
<tr><th id="400">400</th><td><u>#define		<dfn class="macro" id="_M/DYN_GPR_ENABLE" data-ref="_M/DYN_GPR_ENABLE">DYN_GPR_ENABLE</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/SQ_CONST_MEM_BASE" data-ref="_M/SQ_CONST_MEM_BASE">SQ_CONST_MEM_BASE</dfn>				0x8df8</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/SX_EXPORT_BUFFER_SIZES" data-ref="_M/SX_EXPORT_BUFFER_SIZES">SX_EXPORT_BUFFER_SIZES</dfn>				0x900C</u></td></tr>
<tr><th id="404">404</th><td><u>#define		<dfn class="macro" id="_M/COLOR_BUFFER_SIZE" data-ref="_M/COLOR_BUFFER_SIZE">COLOR_BUFFER_SIZE</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="405">405</th><td><u>#define		<dfn class="macro" id="_M/POSITION_BUFFER_SIZE" data-ref="_M/POSITION_BUFFER_SIZE">POSITION_BUFFER_SIZE</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="406">406</th><td><u>#define		<dfn class="macro" id="_M/SMX_BUFFER_SIZE" data-ref="_M/SMX_BUFFER_SIZE">SMX_BUFFER_SIZE</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/SX_DEBUG_1" data-ref="_M/SX_DEBUG_1">SX_DEBUG_1</dfn>					0x9058</u></td></tr>
<tr><th id="408">408</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_NEW_SMX_ADDRESS" data-ref="_M/ENABLE_NEW_SMX_ADDRESS">ENABLE_NEW_SMX_ADDRESS</dfn>				(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL" data-ref="_M/SPI_CONFIG_CNTL">SPI_CONFIG_CNTL</dfn>					0x9100</u></td></tr>
<tr><th id="411">411</th><td><u>#define		<dfn class="macro" id="_M/GPR_WRITE_PRIORITY" data-ref="_M/GPR_WRITE_PRIORITY">GPR_WRITE_PRIORITY</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/SPI_CONFIG_CNTL_1" data-ref="_M/SPI_CONFIG_CNTL_1">SPI_CONFIG_CNTL_1</dfn>				0x913C</u></td></tr>
<tr><th id="413">413</th><td><u>#define		<dfn class="macro" id="_M/VTX_DONE_DELAY" data-ref="_M/VTX_DONE_DELAY">VTX_DONE_DELAY</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="414">414</th><td><u>#define		<dfn class="macro" id="_M/INTERP_ONE_PRIM_PER_ROW" data-ref="_M/INTERP_ONE_PRIM_PER_ROW">INTERP_ONE_PRIM_PER_ROW</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="415">415</th><td><u>#define		<dfn class="macro" id="_M/CRC_SIMD_ID_WADDR_DISABLE" data-ref="_M/CRC_SIMD_ID_WADDR_DISABLE">CRC_SIMD_ID_WADDR_DISABLE</dfn>			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/CGTS_TCC_DISABLE" data-ref="_M/CGTS_TCC_DISABLE">CGTS_TCC_DISABLE</dfn>				0x9148</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/CGTS_USER_TCC_DISABLE" data-ref="_M/CGTS_USER_TCC_DISABLE">CGTS_USER_TCC_DISABLE</dfn>				0x914C</u></td></tr>
<tr><th id="419">419</th><td><u>#define		<dfn class="macro" id="_M/TCC_DISABLE_MASK" data-ref="_M/TCC_DISABLE_MASK">TCC_DISABLE_MASK</dfn>				0xFFFF0000</u></td></tr>
<tr><th id="420">420</th><td><u>#define		<dfn class="macro" id="_M/TCC_DISABLE_SHIFT" data-ref="_M/TCC_DISABLE_SHIFT">TCC_DISABLE_SHIFT</dfn>				16</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/CGTS_SM_CTRL_REG" data-ref="_M/CGTS_SM_CTRL_REG">CGTS_SM_CTRL_REG</dfn>				0x9150</u></td></tr>
<tr><th id="422">422</th><td><u>#define		<dfn class="macro" id="_M/OVERRIDE" data-ref="_M/OVERRIDE">OVERRIDE</dfn>				(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/TA_CNTL_AUX" data-ref="_M/TA_CNTL_AUX">TA_CNTL_AUX</dfn>					0x9508</u></td></tr>
<tr><th id="425">425</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_CUBE_WRAP" data-ref="_M/DISABLE_CUBE_WRAP">DISABLE_CUBE_WRAP</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="426">426</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_CUBE_ANISO" data-ref="_M/DISABLE_CUBE_ANISO">DISABLE_CUBE_ANISO</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/TCP_CHAN_STEER_LO" data-ref="_M/TCP_CHAN_STEER_LO">TCP_CHAN_STEER_LO</dfn>				0x960c</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/TCP_CHAN_STEER_HI" data-ref="_M/TCP_CHAN_STEER_HI">TCP_CHAN_STEER_HI</dfn>				0x9610</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/CC_RB_BACKEND_DISABLE" data-ref="_M/CC_RB_BACKEND_DISABLE">CC_RB_BACKEND_DISABLE</dfn>				0x98F4</u></td></tr>
<tr><th id="432">432</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE" data-ref="_M/BACKEND_DISABLE">BACKEND_DISABLE</dfn>(x)     			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/GB_ADDR_CONFIG" data-ref="_M/GB_ADDR_CONFIG">GB_ADDR_CONFIG</dfn>  				0x98F8</u></td></tr>
<tr><th id="434">434</th><td><u>#define		<dfn class="macro" id="_M/NUM_PIPES" data-ref="_M/NUM_PIPES">NUM_PIPES</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="435">435</th><td><u>#define		<dfn class="macro" id="_M/NUM_PIPES_MASK" data-ref="_M/NUM_PIPES_MASK">NUM_PIPES_MASK</dfn>				0x00000007</u></td></tr>
<tr><th id="436">436</th><td><u>#define		<dfn class="macro" id="_M/NUM_PIPES_SHIFT" data-ref="_M/NUM_PIPES_SHIFT">NUM_PIPES_SHIFT</dfn>				0</u></td></tr>
<tr><th id="437">437</th><td><u>#define		<dfn class="macro" id="_M/PIPE_INTERLEAVE_SIZE" data-ref="_M/PIPE_INTERLEAVE_SIZE">PIPE_INTERLEAVE_SIZE</dfn>(x)			((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="438">438</th><td><u>#define		<dfn class="macro" id="_M/PIPE_INTERLEAVE_SIZE_MASK" data-ref="_M/PIPE_INTERLEAVE_SIZE_MASK">PIPE_INTERLEAVE_SIZE_MASK</dfn>		0x00000070</u></td></tr>
<tr><th id="439">439</th><td><u>#define		<dfn class="macro" id="_M/PIPE_INTERLEAVE_SIZE_SHIFT" data-ref="_M/PIPE_INTERLEAVE_SIZE_SHIFT">PIPE_INTERLEAVE_SIZE_SHIFT</dfn>		4</u></td></tr>
<tr><th id="440">440</th><td><u>#define		<dfn class="macro" id="_M/BANK_INTERLEAVE_SIZE" data-ref="_M/BANK_INTERLEAVE_SIZE">BANK_INTERLEAVE_SIZE</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="441">441</th><td><u>#define		<dfn class="macro" id="_M/NUM_SHADER_ENGINES" data-ref="_M/NUM_SHADER_ENGINES">NUM_SHADER_ENGINES</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="442">442</th><td><u>#define		<dfn class="macro" id="_M/NUM_SHADER_ENGINES_MASK" data-ref="_M/NUM_SHADER_ENGINES_MASK">NUM_SHADER_ENGINES_MASK</dfn>			0x00003000</u></td></tr>
<tr><th id="443">443</th><td><u>#define		<dfn class="macro" id="_M/NUM_SHADER_ENGINES_SHIFT" data-ref="_M/NUM_SHADER_ENGINES_SHIFT">NUM_SHADER_ENGINES_SHIFT</dfn>		12</u></td></tr>
<tr><th id="444">444</th><td><u>#define		<dfn class="macro" id="_M/SHADER_ENGINE_TILE_SIZE" data-ref="_M/SHADER_ENGINE_TILE_SIZE">SHADER_ENGINE_TILE_SIZE</dfn>(x)     		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="445">445</th><td><u>#define		<dfn class="macro" id="_M/SHADER_ENGINE_TILE_SIZE_MASK" data-ref="_M/SHADER_ENGINE_TILE_SIZE_MASK">SHADER_ENGINE_TILE_SIZE_MASK</dfn>		0x00070000</u></td></tr>
<tr><th id="446">446</th><td><u>#define		<dfn class="macro" id="_M/SHADER_ENGINE_TILE_SIZE_SHIFT" data-ref="_M/SHADER_ENGINE_TILE_SIZE_SHIFT">SHADER_ENGINE_TILE_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="447">447</th><td><u>#define		<dfn class="macro" id="_M/NUM_GPUS" data-ref="_M/NUM_GPUS">NUM_GPUS</dfn>(x)     			((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="448">448</th><td><u>#define		<dfn class="macro" id="_M/NUM_GPUS_MASK" data-ref="_M/NUM_GPUS_MASK">NUM_GPUS_MASK</dfn>				0x00700000</u></td></tr>
<tr><th id="449">449</th><td><u>#define		<dfn class="macro" id="_M/NUM_GPUS_SHIFT" data-ref="_M/NUM_GPUS_SHIFT">NUM_GPUS_SHIFT</dfn>				20</u></td></tr>
<tr><th id="450">450</th><td><u>#define		<dfn class="macro" id="_M/MULTI_GPU_TILE_SIZE" data-ref="_M/MULTI_GPU_TILE_SIZE">MULTI_GPU_TILE_SIZE</dfn>(x)     		((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="451">451</th><td><u>#define		<dfn class="macro" id="_M/MULTI_GPU_TILE_SIZE_MASK" data-ref="_M/MULTI_GPU_TILE_SIZE_MASK">MULTI_GPU_TILE_SIZE_MASK</dfn>		0x03000000</u></td></tr>
<tr><th id="452">452</th><td><u>#define		<dfn class="macro" id="_M/MULTI_GPU_TILE_SIZE_SHIFT" data-ref="_M/MULTI_GPU_TILE_SIZE_SHIFT">MULTI_GPU_TILE_SIZE_SHIFT</dfn>		24</u></td></tr>
<tr><th id="453">453</th><td><u>#define		<dfn class="macro" id="_M/ROW_SIZE" data-ref="_M/ROW_SIZE">ROW_SIZE</dfn>(x)             		((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="454">454</th><td><u>#define		<dfn class="macro" id="_M/ROW_SIZE_MASK" data-ref="_M/ROW_SIZE_MASK">ROW_SIZE_MASK</dfn>				0x30000000</u></td></tr>
<tr><th id="455">455</th><td><u>#define		<dfn class="macro" id="_M/ROW_SIZE_SHIFT" data-ref="_M/ROW_SIZE_SHIFT">ROW_SIZE_SHIFT</dfn>				28</u></td></tr>
<tr><th id="456">456</th><td><u>#define		<dfn class="macro" id="_M/NUM_LOWER_PIPES" data-ref="_M/NUM_LOWER_PIPES">NUM_LOWER_PIPES</dfn>(x)			((x) &lt;&lt; 30)</u></td></tr>
<tr><th id="457">457</th><td><u>#define		<dfn class="macro" id="_M/NUM_LOWER_PIPES_MASK" data-ref="_M/NUM_LOWER_PIPES_MASK">NUM_LOWER_PIPES_MASK</dfn>			0x40000000</u></td></tr>
<tr><th id="458">458</th><td><u>#define		<dfn class="macro" id="_M/NUM_LOWER_PIPES_SHIFT" data-ref="_M/NUM_LOWER_PIPES_SHIFT">NUM_LOWER_PIPES_SHIFT</dfn>			30</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/GB_BACKEND_MAP" data-ref="_M/GB_BACKEND_MAP">GB_BACKEND_MAP</dfn>  				0x98FC</u></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR0_SEL_0" data-ref="_M/CB_PERF_CTR0_SEL_0">CB_PERF_CTR0_SEL_0</dfn>				0x9A20</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR0_SEL_1" data-ref="_M/CB_PERF_CTR0_SEL_1">CB_PERF_CTR0_SEL_1</dfn>				0x9A24</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR1_SEL_0" data-ref="_M/CB_PERF_CTR1_SEL_0">CB_PERF_CTR1_SEL_0</dfn>				0x9A28</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR1_SEL_1" data-ref="_M/CB_PERF_CTR1_SEL_1">CB_PERF_CTR1_SEL_1</dfn>				0x9A2C</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR2_SEL_0" data-ref="_M/CB_PERF_CTR2_SEL_0">CB_PERF_CTR2_SEL_0</dfn>				0x9A30</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR2_SEL_1" data-ref="_M/CB_PERF_CTR2_SEL_1">CB_PERF_CTR2_SEL_1</dfn>				0x9A34</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR3_SEL_0" data-ref="_M/CB_PERF_CTR3_SEL_0">CB_PERF_CTR3_SEL_0</dfn>				0x9A38</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/CB_PERF_CTR3_SEL_1" data-ref="_M/CB_PERF_CTR3_SEL_1">CB_PERF_CTR3_SEL_1</dfn>				0x9A3C</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/GC_USER_RB_BACKEND_DISABLE" data-ref="_M/GC_USER_RB_BACKEND_DISABLE">GC_USER_RB_BACKEND_DISABLE</dfn>			0x9B7C</u></td></tr>
<tr><th id="471">471</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE_MASK" data-ref="_M/BACKEND_DISABLE_MASK">BACKEND_DISABLE_MASK</dfn>			0x00FF0000</u></td></tr>
<tr><th id="472">472</th><td><u>#define		<dfn class="macro" id="_M/BACKEND_DISABLE_SHIFT" data-ref="_M/BACKEND_DISABLE_SHIFT">BACKEND_DISABLE_SHIFT</dfn>			16</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/SMX_DC_CTL0" data-ref="_M/SMX_DC_CTL0">SMX_DC_CTL0</dfn>					0xA020</u></td></tr>
<tr><th id="475">475</th><td><u>#define		<dfn class="macro" id="_M/USE_HASH_FUNCTION" data-ref="_M/USE_HASH_FUNCTION">USE_HASH_FUNCTION</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="476">476</th><td><u>#define		<dfn class="macro" id="_M/NUMBER_OF_SETS" data-ref="_M/NUMBER_OF_SETS">NUMBER_OF_SETS</dfn>(x)				((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="477">477</th><td><u>#define		<dfn class="macro" id="_M/FLUSH_ALL_ON_EVENT" data-ref="_M/FLUSH_ALL_ON_EVENT">FLUSH_ALL_ON_EVENT</dfn>				(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="478">478</th><td><u>#define		<dfn class="macro" id="_M/STALL_ON_EVENT" data-ref="_M/STALL_ON_EVENT">STALL_ON_EVENT</dfn>					(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/SMX_EVENT_CTL" data-ref="_M/SMX_EVENT_CTL">SMX_EVENT_CTL</dfn>					0xA02C</u></td></tr>
<tr><th id="480">480</th><td><u>#define		<dfn class="macro" id="_M/ES_FLUSH_CTL" data-ref="_M/ES_FLUSH_CTL">ES_FLUSH_CTL</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="481">481</th><td><u>#define		<dfn class="macro" id="_M/GS_FLUSH_CTL" data-ref="_M/GS_FLUSH_CTL">GS_FLUSH_CTL</dfn>(x)					((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="482">482</th><td><u>#define		<dfn class="macro" id="_M/ACK_FLUSH_CTL" data-ref="_M/ACK_FLUSH_CTL">ACK_FLUSH_CTL</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="483">483</th><td><u>#define		<dfn class="macro" id="_M/SYNC_FLUSH_CTL" data-ref="_M/SYNC_FLUSH_CTL">SYNC_FLUSH_CTL</dfn>					(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_BASE" data-ref="_M/CP_RB0_BASE">CP_RB0_BASE</dfn>					0xC100</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_CNTL" data-ref="_M/CP_RB0_CNTL">CP_RB0_CNTL</dfn>					0xC104</u></td></tr>
<tr><th id="487">487</th><td><u>#define		<dfn class="macro" id="_M/RB_BUFSZ" data-ref="_M/RB_BUFSZ">RB_BUFSZ</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="488">488</th><td><u>#define		<dfn class="macro" id="_M/RB_BLKSZ" data-ref="_M/RB_BLKSZ">RB_BLKSZ</dfn>(x)					((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="489">489</th><td><u>#define		<dfn class="macro" id="_M/RB_NO_UPDATE" data-ref="_M/RB_NO_UPDATE">RB_NO_UPDATE</dfn>					(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="490">490</th><td><u>#define		<dfn class="macro" id="_M/RB_RPTR_WR_ENA" data-ref="_M/RB_RPTR_WR_ENA">RB_RPTR_WR_ENA</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="491">491</th><td><u>#define		<dfn class="macro" id="_M/BUF_SWAP_32BIT" data-ref="_M/BUF_SWAP_32BIT">BUF_SWAP_32BIT</dfn>					(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_RPTR_ADDR" data-ref="_M/CP_RB0_RPTR_ADDR">CP_RB0_RPTR_ADDR</dfn>				0xC10C</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_RPTR_ADDR_HI" data-ref="_M/CP_RB0_RPTR_ADDR_HI">CP_RB0_RPTR_ADDR_HI</dfn>				0xC110</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/CP_RB0_WPTR" data-ref="_M/CP_RB0_WPTR">CP_RB0_WPTR</dfn>					0xC114</u></td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/CP_INT_CNTL" data-ref="_M/CP_INT_CNTL">CP_INT_CNTL</dfn>                                     0xC124</u></td></tr>
<tr><th id="497">497</th><td><u>#       define <dfn class="macro" id="_M/CNTX_BUSY_INT_ENABLE" data-ref="_M/CNTX_BUSY_INT_ENABLE">CNTX_BUSY_INT_ENABLE</dfn>                     (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="498">498</th><td><u>#       define <dfn class="macro" id="_M/CNTX_EMPTY_INT_ENABLE" data-ref="_M/CNTX_EMPTY_INT_ENABLE">CNTX_EMPTY_INT_ENABLE</dfn>                    (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="499">499</th><td><u>#       define <dfn class="macro" id="_M/TIME_STAMP_INT_ENABLE" data-ref="_M/TIME_STAMP_INT_ENABLE">TIME_STAMP_INT_ENABLE</dfn>                    (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_BASE" data-ref="_M/CP_RB1_BASE">CP_RB1_BASE</dfn>					0xC180</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_CNTL" data-ref="_M/CP_RB1_CNTL">CP_RB1_CNTL</dfn>					0xC184</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_RPTR_ADDR" data-ref="_M/CP_RB1_RPTR_ADDR">CP_RB1_RPTR_ADDR</dfn>				0xC188</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_RPTR_ADDR_HI" data-ref="_M/CP_RB1_RPTR_ADDR_HI">CP_RB1_RPTR_ADDR_HI</dfn>				0xC18C</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/CP_RB1_WPTR" data-ref="_M/CP_RB1_WPTR">CP_RB1_WPTR</dfn>					0xC190</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_BASE" data-ref="_M/CP_RB2_BASE">CP_RB2_BASE</dfn>					0xC194</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_CNTL" data-ref="_M/CP_RB2_CNTL">CP_RB2_CNTL</dfn>					0xC198</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_RPTR_ADDR" data-ref="_M/CP_RB2_RPTR_ADDR">CP_RB2_RPTR_ADDR</dfn>				0xC19C</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_RPTR_ADDR_HI" data-ref="_M/CP_RB2_RPTR_ADDR_HI">CP_RB2_RPTR_ADDR_HI</dfn>				0xC1A0</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/CP_RB2_WPTR" data-ref="_M/CP_RB2_WPTR">CP_RB2_WPTR</dfn>					0xC1A4</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_ADDR" data-ref="_M/CP_PFP_UCODE_ADDR">CP_PFP_UCODE_ADDR</dfn>				0xC150</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/CP_PFP_UCODE_DATA" data-ref="_M/CP_PFP_UCODE_DATA">CP_PFP_UCODE_DATA</dfn>				0xC154</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_RADDR" data-ref="_M/CP_ME_RAM_RADDR">CP_ME_RAM_RADDR</dfn>					0xC158</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_WADDR" data-ref="_M/CP_ME_RAM_WADDR">CP_ME_RAM_WADDR</dfn>					0xC15C</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/CP_ME_RAM_DATA" data-ref="_M/CP_ME_RAM_DATA">CP_ME_RAM_DATA</dfn>					0xC160</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/CP_DEBUG" data-ref="_M/CP_DEBUG">CP_DEBUG</dfn>					0xC1FC</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/VGT_EVENT_INITIATOR" data-ref="_M/VGT_EVENT_INITIATOR">VGT_EVENT_INITIATOR</dfn>                             0x28a90</u></td></tr>
<tr><th id="519">519</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH_AND_INV_EVENT_TS" data-ref="_M/CACHE_FLUSH_AND_INV_EVENT_TS">CACHE_FLUSH_AND_INV_EVENT_TS</dfn>                     (0x14 &lt;&lt; 0)</u></td></tr>
<tr><th id="520">520</th><td><u>#       define <dfn class="macro" id="_M/CACHE_FLUSH_AND_INV_EVENT" data-ref="_M/CACHE_FLUSH_AND_INV_EVENT">CACHE_FLUSH_AND_INV_EVENT</dfn>                        (0x16 &lt;&lt; 0)</u></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><i>/* TN SMU registers */</i></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/TN_CURRENT_GNB_TEMP" data-ref="_M/TN_CURRENT_GNB_TEMP">TN_CURRENT_GNB_TEMP</dfn>				0x1F390</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><i>/* pm registers */</i></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/SMC_MSG" data-ref="_M/SMC_MSG">SMC_MSG</dfn>						0x20c</u></td></tr>
<tr><th id="527">527</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_MSG" data-ref="_M/HOST_SMC_MSG">HOST_SMC_MSG</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="528">528</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_MSG_MASK" data-ref="_M/HOST_SMC_MSG_MASK">HOST_SMC_MSG_MASK</dfn>			(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="529">529</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_MSG_SHIFT" data-ref="_M/HOST_SMC_MSG_SHIFT">HOST_SMC_MSG_SHIFT</dfn>			0</u></td></tr>
<tr><th id="530">530</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_RESP" data-ref="_M/HOST_SMC_RESP">HOST_SMC_RESP</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="531">531</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_RESP_MASK" data-ref="_M/HOST_SMC_RESP_MASK">HOST_SMC_RESP_MASK</dfn>			(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="532">532</th><td><u>#define		<dfn class="macro" id="_M/HOST_SMC_RESP_SHIFT" data-ref="_M/HOST_SMC_RESP_SHIFT">HOST_SMC_RESP_SHIFT</dfn>			8</u></td></tr>
<tr><th id="533">533</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_MSG" data-ref="_M/SMC_HOST_MSG">SMC_HOST_MSG</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="534">534</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_MSG_MASK" data-ref="_M/SMC_HOST_MSG_MASK">SMC_HOST_MSG_MASK</dfn>			(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="535">535</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_MSG_SHIFT" data-ref="_M/SMC_HOST_MSG_SHIFT">SMC_HOST_MSG_SHIFT</dfn>			16</u></td></tr>
<tr><th id="536">536</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_RESP" data-ref="_M/SMC_HOST_RESP">SMC_HOST_RESP</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="537">537</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_RESP_MASK" data-ref="_M/SMC_HOST_RESP_MASK">SMC_HOST_RESP_MASK</dfn>			(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="538">538</th><td><u>#define		<dfn class="macro" id="_M/SMC_HOST_RESP_SHIFT" data-ref="_M/SMC_HOST_RESP_SHIFT">SMC_HOST_RESP_SHIFT</dfn>			24</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL" data-ref="_M/CG_SPLL_FUNC_CNTL">CG_SPLL_FUNC_CNTL</dfn>				0x600</u></td></tr>
<tr><th id="541">541</th><td><u>#define		<dfn class="macro" id="_M/SPLL_RESET" data-ref="_M/SPLL_RESET">SPLL_RESET</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="542">542</th><td><u>#define		<dfn class="macro" id="_M/SPLL_SLEEP" data-ref="_M/SPLL_SLEEP">SPLL_SLEEP</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="543">543</th><td><u>#define		<dfn class="macro" id="_M/SPLL_BYPASS_EN" data-ref="_M/SPLL_BYPASS_EN">SPLL_BYPASS_EN</dfn>				(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="544">544</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV" data-ref="_M/SPLL_REF_DIV">SPLL_REF_DIV</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="545">545</th><td><u>#define		<dfn class="macro" id="_M/SPLL_REF_DIV_MASK" data-ref="_M/SPLL_REF_DIV_MASK">SPLL_REF_DIV_MASK</dfn>			(0x3f &lt;&lt; 4)</u></td></tr>
<tr><th id="546">546</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A" data-ref="_M/SPLL_PDIV_A">SPLL_PDIV_A</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="547">547</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A_MASK" data-ref="_M/SPLL_PDIV_A_MASK">SPLL_PDIV_A_MASK</dfn>			(0x7f &lt;&lt; 20)</u></td></tr>
<tr><th id="548">548</th><td><u>#define		<dfn class="macro" id="_M/SPLL_PDIV_A_SHIFT" data-ref="_M/SPLL_PDIV_A_SHIFT">SPLL_PDIV_A_SHIFT</dfn>			20</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_2" data-ref="_M/CG_SPLL_FUNC_CNTL_2">CG_SPLL_FUNC_CNTL_2</dfn>				0x604</u></td></tr>
<tr><th id="550">550</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL" data-ref="_M/SCLK_MUX_SEL">SCLK_MUX_SEL</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="551">551</th><td><u>#define		<dfn class="macro" id="_M/SCLK_MUX_SEL_MASK" data-ref="_M/SCLK_MUX_SEL_MASK">SCLK_MUX_SEL_MASK</dfn>			(0x1ff &lt;&lt; 0)</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_3" data-ref="_M/CG_SPLL_FUNC_CNTL_3">CG_SPLL_FUNC_CNTL_3</dfn>				0x608</u></td></tr>
<tr><th id="553">553</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV" data-ref="_M/SPLL_FB_DIV">SPLL_FB_DIV</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="554">554</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV_MASK" data-ref="_M/SPLL_FB_DIV_MASK">SPLL_FB_DIV_MASK</dfn>			(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="555">555</th><td><u>#define		<dfn class="macro" id="_M/SPLL_FB_DIV_SHIFT" data-ref="_M/SPLL_FB_DIV_SHIFT">SPLL_FB_DIV_SHIFT</dfn>			0</u></td></tr>
<tr><th id="556">556</th><td><u>#define		<dfn class="macro" id="_M/SPLL_DITHEN" data-ref="_M/SPLL_DITHEN">SPLL_DITHEN</dfn>				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/MPLL_CNTL_MODE" data-ref="_M/MPLL_CNTL_MODE">MPLL_CNTL_MODE</dfn>                                  0x61c</u></td></tr>
<tr><th id="559">559</th><td><u>#       define <dfn class="macro" id="_M/SS_SSEN" data-ref="_M/SS_SSEN">SS_SSEN</dfn>                                  (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="560">560</th><td><u>#       define <dfn class="macro" id="_M/SS_DSMODE_EN" data-ref="_M/SS_DSMODE_EN">SS_DSMODE_EN</dfn>                             (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/MPLL_AD_FUNC_CNTL" data-ref="_M/MPLL_AD_FUNC_CNTL">MPLL_AD_FUNC_CNTL</dfn>				0x624</u></td></tr>
<tr><th id="563">563</th><td><u>#define		<dfn class="macro" id="_M/CLKF" data-ref="_M/CLKF">CLKF</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="564">564</th><td><u>#define		<dfn class="macro" id="_M/CLKF_MASK" data-ref="_M/CLKF_MASK">CLKF_MASK</dfn>				(0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="565">565</th><td><u>#define		<dfn class="macro" id="_M/CLKR" data-ref="_M/CLKR">CLKR</dfn>(x)					((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="566">566</th><td><u>#define		<dfn class="macro" id="_M/CLKR_MASK" data-ref="_M/CLKR_MASK">CLKR_MASK</dfn>				(0x1f &lt;&lt; 7)</u></td></tr>
<tr><th id="567">567</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC" data-ref="_M/CLKFRAC">CLKFRAC</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="568">568</th><td><u>#define		<dfn class="macro" id="_M/CLKFRAC_MASK" data-ref="_M/CLKFRAC_MASK">CLKFRAC_MASK</dfn>				(0x1f &lt;&lt; 12)</u></td></tr>
<tr><th id="569">569</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV" data-ref="_M/YCLK_POST_DIV">YCLK_POST_DIV</dfn>(x)			((x) &lt;&lt; 17)</u></td></tr>
<tr><th id="570">570</th><td><u>#define		<dfn class="macro" id="_M/YCLK_POST_DIV_MASK" data-ref="_M/YCLK_POST_DIV_MASK">YCLK_POST_DIV_MASK</dfn>			(3 &lt;&lt; 17)</u></td></tr>
<tr><th id="571">571</th><td><u>#define		<dfn class="macro" id="_M/IBIAS" data-ref="_M/IBIAS">IBIAS</dfn>(x)				((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="572">572</th><td><u>#define		<dfn class="macro" id="_M/IBIAS_MASK" data-ref="_M/IBIAS_MASK">IBIAS_MASK</dfn>				(0x3ff &lt;&lt; 20)</u></td></tr>
<tr><th id="573">573</th><td><u>#define		<dfn class="macro" id="_M/RESET" data-ref="_M/RESET">RESET</dfn>					(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="574">574</th><td><u>#define		<dfn class="macro" id="_M/PDNB" data-ref="_M/PDNB">PDNB</dfn>					(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/MPLL_AD_FUNC_CNTL_2" data-ref="_M/MPLL_AD_FUNC_CNTL_2">MPLL_AD_FUNC_CNTL_2</dfn>				0x628</u></td></tr>
<tr><th id="576">576</th><td><u>#define		<dfn class="macro" id="_M/BYPASS" data-ref="_M/BYPASS">BYPASS</dfn>					(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="577">577</th><td><u>#define		<dfn class="macro" id="_M/BIAS_GEN_PDNB" data-ref="_M/BIAS_GEN_PDNB">BIAS_GEN_PDNB</dfn>				(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="578">578</th><td><u>#define		<dfn class="macro" id="_M/RESET_EN" data-ref="_M/RESET_EN">RESET_EN</dfn>				(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="579">579</th><td><u>#define		<dfn class="macro" id="_M/VCO_MODE" data-ref="_M/VCO_MODE">VCO_MODE</dfn>				(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/MPLL_DQ_FUNC_CNTL" data-ref="_M/MPLL_DQ_FUNC_CNTL">MPLL_DQ_FUNC_CNTL</dfn>				0x62c</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/MPLL_DQ_FUNC_CNTL_2" data-ref="_M/MPLL_DQ_FUNC_CNTL_2">MPLL_DQ_FUNC_CNTL_2</dfn>				0x630</u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                  0x63c</u></td></tr>
<tr><th id="584">584</th><td><u>#       define <dfn class="macro" id="_M/GLOBAL_PWRMGT_EN" data-ref="_M/GLOBAL_PWRMGT_EN">GLOBAL_PWRMGT_EN</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="585">585</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="586">586</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_DIS" data-ref="_M/THERMAL_PROTECTION_DIS">THERMAL_PROTECTION_DIS</dfn>                   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="587">587</th><td><u>#       define <dfn class="macro" id="_M/THERMAL_PROTECTION_TYPE" data-ref="_M/THERMAL_PROTECTION_TYPE">THERMAL_PROTECTION_TYPE</dfn>                  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="588">588</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2PCIE" data-ref="_M/ENABLE_GEN2PCIE">ENABLE_GEN2PCIE</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="589">589</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_GEN2XSP" data-ref="_M/ENABLE_GEN2XSP">ENABLE_GEN2XSP</dfn>                           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="590">590</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX" data-ref="_M/SW_SMIO_INDEX">SW_SMIO_INDEX</dfn>(x)                         ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="591">591</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_MASK" data-ref="_M/SW_SMIO_INDEX_MASK">SW_SMIO_INDEX_MASK</dfn>                       (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="592">592</th><td><u>#       define <dfn class="macro" id="_M/SW_SMIO_INDEX_SHIFT" data-ref="_M/SW_SMIO_INDEX_SHIFT">SW_SMIO_INDEX_SHIFT</dfn>                      6</u></td></tr>
<tr><th id="593">593</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D2_ACPI" data-ref="_M/LOW_VOLT_D2_ACPI">LOW_VOLT_D2_ACPI</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="594">594</th><td><u>#       define <dfn class="macro" id="_M/LOW_VOLT_D3_ACPI" data-ref="_M/LOW_VOLT_D3_ACPI">LOW_VOLT_D3_ACPI</dfn>                         (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="595">595</th><td><u>#       define <dfn class="macro" id="_M/VOLT_PWRMGT_EN" data-ref="_M/VOLT_PWRMGT_EN">VOLT_PWRMGT_EN</dfn>                           (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="596">596</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_PAD_EN" data-ref="_M/BACKBIAS_PAD_EN">BACKBIAS_PAD_EN</dfn>                          (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="597">597</th><td><u>#       define <dfn class="macro" id="_M/BACKBIAS_VALUE" data-ref="_M/BACKBIAS_VALUE">BACKBIAS_VALUE</dfn>                           (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="598">598</th><td><u>#       define <dfn class="macro" id="_M/DYN_SPREAD_SPECTRUM_EN" data-ref="_M/DYN_SPREAD_SPECTRUM_EN">DYN_SPREAD_SPECTRUM_EN</dfn>                   (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="599">599</th><td><u>#       define <dfn class="macro" id="_M/AC_DC_SW" data-ref="_M/AC_DC_SW">AC_DC_SW</dfn>                                 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/SCLK_PWRMGT_CNTL" data-ref="_M/SCLK_PWRMGT_CNTL">SCLK_PWRMGT_CNTL</dfn>                                  0x644</u></td></tr>
<tr><th id="602">602</th><td><u>#       define <dfn class="macro" id="_M/SCLK_PWRMGT_OFF" data-ref="_M/SCLK_PWRMGT_OFF">SCLK_PWRMGT_OFF</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="603">603</th><td><u>#       define <dfn class="macro" id="_M/SCLK_LOW_D1" data-ref="_M/SCLK_LOW_D1">SCLK_LOW_D1</dfn>                                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="604">604</th><td><u>#       define <dfn class="macro" id="_M/FIR_RESET" data-ref="_M/FIR_RESET">FIR_RESET</dfn>                                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="605">605</th><td><u>#       define <dfn class="macro" id="_M/FIR_FORCE_TREND_SEL" data-ref="_M/FIR_FORCE_TREND_SEL">FIR_FORCE_TREND_SEL</dfn>                        (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="606">606</th><td><u>#       define <dfn class="macro" id="_M/FIR_TREND_MODE" data-ref="_M/FIR_TREND_MODE">FIR_TREND_MODE</dfn>                             (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="607">607</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_EN" data-ref="_M/DYN_GFX_CLK_OFF_EN">DYN_GFX_CLK_OFF_EN</dfn>                         (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="608">608</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_ON" data-ref="_M/GFX_CLK_FORCE_ON">GFX_CLK_FORCE_ON</dfn>                           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="609">609</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_REQUEST_OFF" data-ref="_M/GFX_CLK_REQUEST_OFF">GFX_CLK_REQUEST_OFF</dfn>                        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="610">610</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_OFF" data-ref="_M/GFX_CLK_FORCE_OFF">GFX_CLK_FORCE_OFF</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="611">611</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D1" data-ref="_M/GFX_CLK_OFF_ACPI_D1">GFX_CLK_OFF_ACPI_D1</dfn>                        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="612">612</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D2" data-ref="_M/GFX_CLK_OFF_ACPI_D2">GFX_CLK_OFF_ACPI_D2</dfn>                        (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="613">613</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D3" data-ref="_M/GFX_CLK_OFF_ACPI_D3">GFX_CLK_OFF_ACPI_D3</dfn>                        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="614">614</th><td><u>#       define <dfn class="macro" id="_M/DYN_LIGHT_SLEEP_EN" data-ref="_M/DYN_LIGHT_SLEEP_EN">DYN_LIGHT_SLEEP_EN</dfn>                         (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/MCLK_PWRMGT_CNTL" data-ref="_M/MCLK_PWRMGT_CNTL">MCLK_PWRMGT_CNTL</dfn>				0x648</u></td></tr>
<tr><th id="616">616</th><td><u>#       define <dfn class="macro" id="_M/DLL_SPEED" data-ref="_M/DLL_SPEED">DLL_SPEED</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="617">617</th><td><u>#       define <dfn class="macro" id="_M/DLL_SPEED_MASK" data-ref="_M/DLL_SPEED_MASK">DLL_SPEED_MASK</dfn>				(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="618">618</th><td><u>#       define <dfn class="macro" id="_M/MPLL_PWRMGT_OFF" data-ref="_M/MPLL_PWRMGT_OFF">MPLL_PWRMGT_OFF</dfn>                          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="619">619</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY" data-ref="_M/DLL_READY">DLL_READY</dfn>                                (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="620">620</th><td><u>#       define <dfn class="macro" id="_M/MC_INT_CNTL" data-ref="_M/MC_INT_CNTL">MC_INT_CNTL</dfn>                              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="621">621</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_PDNB" data-ref="_M/MRDCKA0_PDNB">MRDCKA0_PDNB</dfn>                             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="622">622</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_PDNB" data-ref="_M/MRDCKA1_PDNB">MRDCKA1_PDNB</dfn>                             (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="623">623</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_PDNB" data-ref="_M/MRDCKB0_PDNB">MRDCKB0_PDNB</dfn>                             (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="624">624</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_PDNB" data-ref="_M/MRDCKB1_PDNB">MRDCKB1_PDNB</dfn>                             (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="625">625</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_PDNB" data-ref="_M/MRDCKC0_PDNB">MRDCKC0_PDNB</dfn>                             (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="626">626</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_PDNB" data-ref="_M/MRDCKC1_PDNB">MRDCKC1_PDNB</dfn>                             (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="627">627</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_PDNB" data-ref="_M/MRDCKD0_PDNB">MRDCKD0_PDNB</dfn>                             (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="628">628</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_PDNB" data-ref="_M/MRDCKD1_PDNB">MRDCKD1_PDNB</dfn>                             (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="629">629</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_RESET" data-ref="_M/MRDCKA0_RESET">MRDCKA0_RESET</dfn>                            (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="630">630</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_RESET" data-ref="_M/MRDCKA1_RESET">MRDCKA1_RESET</dfn>                            (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="631">631</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_RESET" data-ref="_M/MRDCKB0_RESET">MRDCKB0_RESET</dfn>                            (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="632">632</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_RESET" data-ref="_M/MRDCKB1_RESET">MRDCKB1_RESET</dfn>                            (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="633">633</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_RESET" data-ref="_M/MRDCKC0_RESET">MRDCKC0_RESET</dfn>                            (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="634">634</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_RESET" data-ref="_M/MRDCKC1_RESET">MRDCKC1_RESET</dfn>                            (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="635">635</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_RESET" data-ref="_M/MRDCKD0_RESET">MRDCKD0_RESET</dfn>                            (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="636">636</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_RESET" data-ref="_M/MRDCKD1_RESET">MRDCKD1_RESET</dfn>                            (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="637">637</th><td><u>#       define <dfn class="macro" id="_M/DLL_READY_READ" data-ref="_M/DLL_READY_READ">DLL_READY_READ</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="638">638</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_GAP" data-ref="_M/USE_DISPLAY_GAP">USE_DISPLAY_GAP</dfn>                          (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="639">639</th><td><u>#       define <dfn class="macro" id="_M/USE_DISPLAY_URGENT_NORMAL" data-ref="_M/USE_DISPLAY_URGENT_NORMAL">USE_DISPLAY_URGENT_NORMAL</dfn>                (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="640">640</th><td><u>#       define <dfn class="macro" id="_M/MPLL_TURNOFF_D2" data-ref="_M/MPLL_TURNOFF_D2">MPLL_TURNOFF_D2</dfn>                          (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/DLL_CNTL" data-ref="_M/DLL_CNTL">DLL_CNTL</dfn>					0x64c</u></td></tr>
<tr><th id="642">642</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA0_BYPASS" data-ref="_M/MRDCKA0_BYPASS">MRDCKA0_BYPASS</dfn>                           (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="643">643</th><td><u>#       define <dfn class="macro" id="_M/MRDCKA1_BYPASS" data-ref="_M/MRDCKA1_BYPASS">MRDCKA1_BYPASS</dfn>                           (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="644">644</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB0_BYPASS" data-ref="_M/MRDCKB0_BYPASS">MRDCKB0_BYPASS</dfn>                           (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="645">645</th><td><u>#       define <dfn class="macro" id="_M/MRDCKB1_BYPASS" data-ref="_M/MRDCKB1_BYPASS">MRDCKB1_BYPASS</dfn>                           (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="646">646</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC0_BYPASS" data-ref="_M/MRDCKC0_BYPASS">MRDCKC0_BYPASS</dfn>                           (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="647">647</th><td><u>#       define <dfn class="macro" id="_M/MRDCKC1_BYPASS" data-ref="_M/MRDCKC1_BYPASS">MRDCKC1_BYPASS</dfn>                           (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="648">648</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD0_BYPASS" data-ref="_M/MRDCKD0_BYPASS">MRDCKD0_BYPASS</dfn>                           (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="649">649</th><td><u>#       define <dfn class="macro" id="_M/MRDCKD1_BYPASS" data-ref="_M/MRDCKD1_BYPASS">MRDCKD1_BYPASS</dfn>                           (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                  0x66c</u></td></tr>
<tr><th id="652">652</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_STATE_INDEX_MASK" data-ref="_M/CURRENT_STATE_INDEX_MASK">CURRENT_STATE_INDEX_MASK</dfn>                   (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="653">653</th><td><u>#       define <dfn class="macro" id="_M/CURRENT_STATE_INDEX_SHIFT" data-ref="_M/CURRENT_STATE_INDEX_SHIFT">CURRENT_STATE_INDEX_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/CG_AT" data-ref="_M/CG_AT">CG_AT</dfn>                                           0x6d4</u></td></tr>
<tr><th id="656">656</th><td><u>#       define <dfn class="macro" id="_M/CG_R" data-ref="_M/CG_R">CG_R</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="657">657</th><td><u>#       define <dfn class="macro" id="_M/CG_R_MASK" data-ref="_M/CG_R_MASK">CG_R_MASK</dfn>				(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="658">658</th><td><u>#       define <dfn class="macro" id="_M/CG_L" data-ref="_M/CG_L">CG_L</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="659">659</th><td><u>#       define <dfn class="macro" id="_M/CG_L_MASK" data-ref="_M/CG_L_MASK">CG_L_MASK</dfn>				(0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/CG_BIF_REQ_AND_RSP" data-ref="_M/CG_BIF_REQ_AND_RSP">CG_BIF_REQ_AND_RSP</dfn>				0x7f4</u></td></tr>
<tr><th id="662">662</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_REQ" data-ref="_M/CG_CLIENT_REQ">CG_CLIENT_REQ</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="663">663</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_REQ_MASK" data-ref="_M/CG_CLIENT_REQ_MASK">CG_CLIENT_REQ_MASK</dfn>			(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="664">664</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_REQ_SHIFT" data-ref="_M/CG_CLIENT_REQ_SHIFT">CG_CLIENT_REQ_SHIFT</dfn>			0</u></td></tr>
<tr><th id="665">665</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_RESP" data-ref="_M/CG_CLIENT_RESP">CG_CLIENT_RESP</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="666">666</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_RESP_MASK" data-ref="_M/CG_CLIENT_RESP_MASK">CG_CLIENT_RESP_MASK</dfn>			(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="667">667</th><td><u>#define		<dfn class="macro" id="_M/CG_CLIENT_RESP_SHIFT" data-ref="_M/CG_CLIENT_RESP_SHIFT">CG_CLIENT_RESP_SHIFT</dfn>			8</u></td></tr>
<tr><th id="668">668</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_REQ" data-ref="_M/CLIENT_CG_REQ">CLIENT_CG_REQ</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="669">669</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_REQ_MASK" data-ref="_M/CLIENT_CG_REQ_MASK">CLIENT_CG_REQ_MASK</dfn>			(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="670">670</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_REQ_SHIFT" data-ref="_M/CLIENT_CG_REQ_SHIFT">CLIENT_CG_REQ_SHIFT</dfn>			16</u></td></tr>
<tr><th id="671">671</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_RESP" data-ref="_M/CLIENT_CG_RESP">CLIENT_CG_RESP</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="672">672</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_RESP_MASK" data-ref="_M/CLIENT_CG_RESP_MASK">CLIENT_CG_RESP_MASK</dfn>			(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="673">673</th><td><u>#define		<dfn class="macro" id="_M/CLIENT_CG_RESP_SHIFT" data-ref="_M/CLIENT_CG_RESP_SHIFT">CLIENT_CG_RESP_SHIFT</dfn>			24</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM">CG_SPLL_SPREAD_SPECTRUM</dfn>				0x790</u></td></tr>
<tr><th id="676">676</th><td><u>#define		<dfn class="macro" id="_M/SSEN" data-ref="_M/SSEN">SSEN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="677">677</th><td><u>#define		<dfn class="macro" id="_M/CLK_S" data-ref="_M/CLK_S">CLK_S</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="678">678</th><td><u>#define		<dfn class="macro" id="_M/CLK_S_MASK" data-ref="_M/CLK_S_MASK">CLK_S_MASK</dfn>				(0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="679">679</th><td><u>#define		<dfn class="macro" id="_M/CLK_S_SHIFT" data-ref="_M/CLK_S_SHIFT">CLK_S_SHIFT</dfn>				4</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_SPREAD_SPECTRUM_2" data-ref="_M/CG_SPLL_SPREAD_SPECTRUM_2">CG_SPLL_SPREAD_SPECTRUM_2</dfn>			0x794</u></td></tr>
<tr><th id="681">681</th><td><u>#define		<dfn class="macro" id="_M/CLK_V" data-ref="_M/CLK_V">CLK_V</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="682">682</th><td><u>#define		<dfn class="macro" id="_M/CLK_V_MASK" data-ref="_M/CLK_V_MASK">CLK_V_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="683">683</th><td><u>#define		<dfn class="macro" id="_M/CLK_V_SHIFT" data-ref="_M/CLK_V_SHIFT">CLK_V_SHIFT</dfn>				0</u></td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/SMC_SCRATCH0" data-ref="_M/SMC_SCRATCH0">SMC_SCRATCH0</dfn>                                    0x81c</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/CG_SPLL_FUNC_CNTL_4" data-ref="_M/CG_SPLL_FUNC_CNTL_4">CG_SPLL_FUNC_CNTL_4</dfn>				0x850</u></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/MPLL_SS1" data-ref="_M/MPLL_SS1">MPLL_SS1</dfn>					0x85c</u></td></tr>
<tr><th id="690">690</th><td><u>#define		<dfn class="macro" id="_M/CLKV" data-ref="_M/CLKV">CLKV</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="691">691</th><td><u>#define		<dfn class="macro" id="_M/CLKV_MASK" data-ref="_M/CLKV_MASK">CLKV_MASK</dfn>				(0x3ffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/MPLL_SS2" data-ref="_M/MPLL_SS2">MPLL_SS2</dfn>					0x860</u></td></tr>
<tr><th id="693">693</th><td><u>#define		<dfn class="macro" id="_M/CLKS" data-ref="_M/CLKS">CLKS</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="694">694</th><td><u>#define		<dfn class="macro" id="_M/CLKS_MASK" data-ref="_M/CLKS_MASK">CLKS_MASK</dfn>				(0xfff &lt;&lt; 0)</u></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/CG_CAC_CTRL" data-ref="_M/CG_CAC_CTRL">CG_CAC_CTRL</dfn>					0x88c</u></td></tr>
<tr><th id="697">697</th><td><u>#define		<dfn class="macro" id="_M/TID_CNT" data-ref="_M/TID_CNT">TID_CNT</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="698">698</th><td><u>#define		<dfn class="macro" id="_M/TID_CNT_MASK" data-ref="_M/TID_CNT_MASK">TID_CNT_MASK</dfn>				(0x3fff &lt;&lt; 0)</u></td></tr>
<tr><th id="699">699</th><td><u>#define		<dfn class="macro" id="_M/TID_UNIT" data-ref="_M/TID_UNIT">TID_UNIT</dfn>(x)				((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="700">700</th><td><u>#define		<dfn class="macro" id="_M/TID_UNIT_MASK" data-ref="_M/TID_UNIT_MASK">TID_UNIT_MASK</dfn>				(0xf &lt;&lt; 14)</u></td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/CG_IND_ADDR" data-ref="_M/CG_IND_ADDR">CG_IND_ADDR</dfn>					0x8f8</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/CG_IND_DATA" data-ref="_M/CG_IND_DATA">CG_IND_DATA</dfn>					0x8fc</u></td></tr>
<tr><th id="704">704</th><td><i>/* CGIND regs */</i></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/CG_CGTT_LOCAL_0" data-ref="_M/CG_CGTT_LOCAL_0">CG_CGTT_LOCAL_0</dfn>					0x00</u></td></tr>
<tr><th id="706">706</th><td><u>#define	<dfn class="macro" id="_M/CG_CGTT_LOCAL_1" data-ref="_M/CG_CGTT_LOCAL_1">CG_CGTT_LOCAL_1</dfn>					0x01</u></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/MC_CG_CONFIG" data-ref="_M/MC_CG_CONFIG">MC_CG_CONFIG</dfn>                                    0x25bc</u></td></tr>
<tr><th id="709">709</th><td><u>#define         <dfn class="macro" id="_M/MCDW_WR_ENABLE" data-ref="_M/MCDW_WR_ENABLE">MCDW_WR_ENABLE</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="710">710</th><td><u>#define         <dfn class="macro" id="_M/MCDX_WR_ENABLE" data-ref="_M/MCDX_WR_ENABLE">MCDX_WR_ENABLE</dfn>                          (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="711">711</th><td><u>#define         <dfn class="macro" id="_M/MCDY_WR_ENABLE" data-ref="_M/MCDY_WR_ENABLE">MCDY_WR_ENABLE</dfn>                          (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="712">712</th><td><u>#define         <dfn class="macro" id="_M/MCDZ_WR_ENABLE" data-ref="_M/MCDZ_WR_ENABLE">MCDZ_WR_ENABLE</dfn>                          (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="713">713</th><td><u>#define		<dfn class="macro" id="_M/MC_RD_ENABLE" data-ref="_M/MC_RD_ENABLE">MC_RD_ENABLE</dfn>(x)				((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="714">714</th><td><u>#define		<dfn class="macro" id="_M/MC_RD_ENABLE_MASK" data-ref="_M/MC_RD_ENABLE_MASK">MC_RD_ENABLE_MASK</dfn>			(3 &lt;&lt; 4)</u></td></tr>
<tr><th id="715">715</th><td><u>#define		<dfn class="macro" id="_M/INDEX" data-ref="_M/INDEX">INDEX</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="716">716</th><td><u>#define		<dfn class="macro" id="_M/INDEX_MASK" data-ref="_M/INDEX_MASK">INDEX_MASK</dfn>				(0xfff &lt;&lt; 6)</u></td></tr>
<tr><th id="717">717</th><td><u>#define		<dfn class="macro" id="_M/INDEX_SHIFT" data-ref="_M/INDEX_SHIFT">INDEX_SHIFT</dfn>				6</u></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_CAC_CNTL" data-ref="_M/MC_ARB_CAC_CNTL">MC_ARB_CAC_CNTL</dfn>					0x2750</u></td></tr>
<tr><th id="720">720</th><td><u>#define         <dfn class="macro" id="_M/ENABLE" data-ref="_M/ENABLE">ENABLE</dfn>                                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="721">721</th><td><u>#define		<dfn class="macro" id="_M/READ_WEIGHT" data-ref="_M/READ_WEIGHT">READ_WEIGHT</dfn>(x)				((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="722">722</th><td><u>#define		<dfn class="macro" id="_M/READ_WEIGHT_MASK" data-ref="_M/READ_WEIGHT_MASK">READ_WEIGHT_MASK</dfn>			(0x3f &lt;&lt; 1)</u></td></tr>
<tr><th id="723">723</th><td><u>#define		<dfn class="macro" id="_M/READ_WEIGHT_SHIFT" data-ref="_M/READ_WEIGHT_SHIFT">READ_WEIGHT_SHIFT</dfn>			1</u></td></tr>
<tr><th id="724">724</th><td><u>#define		<dfn class="macro" id="_M/WRITE_WEIGHT" data-ref="_M/WRITE_WEIGHT">WRITE_WEIGHT</dfn>(x)				((x) &lt;&lt; 7)</u></td></tr>
<tr><th id="725">725</th><td><u>#define		<dfn class="macro" id="_M/WRITE_WEIGHT_MASK" data-ref="_M/WRITE_WEIGHT_MASK">WRITE_WEIGHT_MASK</dfn>			(0x3f &lt;&lt; 7)</u></td></tr>
<tr><th id="726">726</th><td><u>#define		<dfn class="macro" id="_M/WRITE_WEIGHT_SHIFT" data-ref="_M/WRITE_WEIGHT_SHIFT">WRITE_WEIGHT_SHIFT</dfn>			7</u></td></tr>
<tr><th id="727">727</th><td><u>#define         <dfn class="macro" id="_M/ALLOW_OVERFLOW" data-ref="_M/ALLOW_OVERFLOW">ALLOW_OVERFLOW</dfn>                          (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING" data-ref="_M/MC_ARB_DRAM_TIMING">MC_ARB_DRAM_TIMING</dfn>				0x2774</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2" data-ref="_M/MC_ARB_DRAM_TIMING2">MC_ARB_DRAM_TIMING2</dfn>				0x2778</u></td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_RFSH_RATE" data-ref="_M/MC_ARB_RFSH_RATE">MC_ARB_RFSH_RATE</dfn>				0x27b0</u></td></tr>
<tr><th id="733">733</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0" data-ref="_M/POWERMODE0">POWERMODE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="734">734</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0_MASK" data-ref="_M/POWERMODE0_MASK">POWERMODE0_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="735">735</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE0_SHIFT" data-ref="_M/POWERMODE0_SHIFT">POWERMODE0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="736">736</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1" data-ref="_M/POWERMODE1">POWERMODE1</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="737">737</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1_MASK" data-ref="_M/POWERMODE1_MASK">POWERMODE1_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="738">738</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE1_SHIFT" data-ref="_M/POWERMODE1_SHIFT">POWERMODE1_SHIFT</dfn>			8</u></td></tr>
<tr><th id="739">739</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2" data-ref="_M/POWERMODE2">POWERMODE2</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="740">740</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2_MASK" data-ref="_M/POWERMODE2_MASK">POWERMODE2_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="741">741</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE2_SHIFT" data-ref="_M/POWERMODE2_SHIFT">POWERMODE2_SHIFT</dfn>			16</u></td></tr>
<tr><th id="742">742</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3" data-ref="_M/POWERMODE3">POWERMODE3</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="743">743</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3_MASK" data-ref="_M/POWERMODE3_MASK">POWERMODE3_MASK</dfn>				(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="744">744</th><td><u>#define		<dfn class="macro" id="_M/POWERMODE3_SHIFT" data-ref="_M/POWERMODE3_SHIFT">POWERMODE3_SHIFT</dfn>			24</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/MC_ARB_CG" data-ref="_M/MC_ARB_CG">MC_ARB_CG</dfn>                                       0x27e8</u></td></tr>
<tr><th id="747">747</th><td><u>#define		<dfn class="macro" id="_M/CG_ARB_REQ" data-ref="_M/CG_ARB_REQ">CG_ARB_REQ</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="748">748</th><td><u>#define		<dfn class="macro" id="_M/CG_ARB_REQ_MASK" data-ref="_M/CG_ARB_REQ_MASK">CG_ARB_REQ_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="749">749</th><td><u>#define		<dfn class="macro" id="_M/CG_ARB_REQ_SHIFT" data-ref="_M/CG_ARB_REQ_SHIFT">CG_ARB_REQ_SHIFT</dfn>			0</u></td></tr>
<tr><th id="750">750</th><td><u>#define		<dfn class="macro" id="_M/CG_ARB_RESP" data-ref="_M/CG_ARB_RESP">CG_ARB_RESP</dfn>(x)				((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="751">751</th><td><u>#define		<dfn class="macro" id="_M/CG_ARB_RESP_MASK" data-ref="_M/CG_ARB_RESP_MASK">CG_ARB_RESP_MASK</dfn>			(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="752">752</th><td><u>#define		<dfn class="macro" id="_M/CG_ARB_RESP_SHIFT" data-ref="_M/CG_ARB_RESP_SHIFT">CG_ARB_RESP_SHIFT</dfn>			8</u></td></tr>
<tr><th id="753">753</th><td><u>#define		<dfn class="macro" id="_M/ARB_CG_REQ" data-ref="_M/ARB_CG_REQ">ARB_CG_REQ</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="754">754</th><td><u>#define		<dfn class="macro" id="_M/ARB_CG_REQ_MASK" data-ref="_M/ARB_CG_REQ_MASK">ARB_CG_REQ_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="755">755</th><td><u>#define		<dfn class="macro" id="_M/ARB_CG_REQ_SHIFT" data-ref="_M/ARB_CG_REQ_SHIFT">ARB_CG_REQ_SHIFT</dfn>			16</u></td></tr>
<tr><th id="756">756</th><td><u>#define		<dfn class="macro" id="_M/ARB_CG_RESP" data-ref="_M/ARB_CG_RESP">ARB_CG_RESP</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="757">757</th><td><u>#define		<dfn class="macro" id="_M/ARB_CG_RESP_MASK" data-ref="_M/ARB_CG_RESP_MASK">ARB_CG_RESP_MASK</dfn>			(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="758">758</th><td><u>#define		<dfn class="macro" id="_M/ARB_CG_RESP_SHIFT" data-ref="_M/ARB_CG_RESP_SHIFT">ARB_CG_RESP_SHIFT</dfn>			24</u></td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING_1" data-ref="_M/MC_ARB_DRAM_TIMING_1">MC_ARB_DRAM_TIMING_1</dfn>				0x27f0</u></td></tr>
<tr><th id="761">761</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING_2" data-ref="_M/MC_ARB_DRAM_TIMING_2">MC_ARB_DRAM_TIMING_2</dfn>				0x27f4</u></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING_3" data-ref="_M/MC_ARB_DRAM_TIMING_3">MC_ARB_DRAM_TIMING_3</dfn>				0x27f8</u></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2_1" data-ref="_M/MC_ARB_DRAM_TIMING2_1">MC_ARB_DRAM_TIMING2_1</dfn>				0x27fc</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2_2" data-ref="_M/MC_ARB_DRAM_TIMING2_2">MC_ARB_DRAM_TIMING2_2</dfn>				0x2800</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/MC_ARB_DRAM_TIMING2_3" data-ref="_M/MC_ARB_DRAM_TIMING2_3">MC_ARB_DRAM_TIMING2_3</dfn>				0x2804</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/MC_ARB_BURST_TIME" data-ref="_M/MC_ARB_BURST_TIME">MC_ARB_BURST_TIME</dfn>                               0x2808</u></td></tr>
<tr><th id="767">767</th><td><u>#define		<dfn class="macro" id="_M/STATE0" data-ref="_M/STATE0">STATE0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="768">768</th><td><u>#define		<dfn class="macro" id="_M/STATE0_MASK" data-ref="_M/STATE0_MASK">STATE0_MASK</dfn>				(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="769">769</th><td><u>#define		<dfn class="macro" id="_M/STATE0_SHIFT" data-ref="_M/STATE0_SHIFT">STATE0_SHIFT</dfn>				0</u></td></tr>
<tr><th id="770">770</th><td><u>#define		<dfn class="macro" id="_M/STATE1" data-ref="_M/STATE1">STATE1</dfn>(x)				((x) &lt;&lt; 5)</u></td></tr>
<tr><th id="771">771</th><td><u>#define		<dfn class="macro" id="_M/STATE1_MASK" data-ref="_M/STATE1_MASK">STATE1_MASK</dfn>				(0x1f &lt;&lt; 5)</u></td></tr>
<tr><th id="772">772</th><td><u>#define		<dfn class="macro" id="_M/STATE1_SHIFT" data-ref="_M/STATE1_SHIFT">STATE1_SHIFT</dfn>				5</u></td></tr>
<tr><th id="773">773</th><td><u>#define		<dfn class="macro" id="_M/STATE2" data-ref="_M/STATE2">STATE2</dfn>(x)				((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="774">774</th><td><u>#define		<dfn class="macro" id="_M/STATE2_MASK" data-ref="_M/STATE2_MASK">STATE2_MASK</dfn>				(0x1f &lt;&lt; 10)</u></td></tr>
<tr><th id="775">775</th><td><u>#define		<dfn class="macro" id="_M/STATE2_SHIFT" data-ref="_M/STATE2_SHIFT">STATE2_SHIFT</dfn>				10</u></td></tr>
<tr><th id="776">776</th><td><u>#define		<dfn class="macro" id="_M/STATE3" data-ref="_M/STATE3">STATE3</dfn>(x)				((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="777">777</th><td><u>#define		<dfn class="macro" id="_M/STATE3_MASK" data-ref="_M/STATE3_MASK">STATE3_MASK</dfn>				(0x1f &lt;&lt; 15)</u></td></tr>
<tr><th id="778">778</th><td><u>#define		<dfn class="macro" id="_M/STATE3_SHIFT" data-ref="_M/STATE3_SHIFT">STATE3_SHIFT</dfn>				15</u></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/MC_CG_DATAPORT" data-ref="_M/MC_CG_DATAPORT">MC_CG_DATAPORT</dfn>                                  0x2884</u></td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RAS_TIMING" data-ref="_M/MC_SEQ_RAS_TIMING">MC_SEQ_RAS_TIMING</dfn>                               0x28a0</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CAS_TIMING" data-ref="_M/MC_SEQ_CAS_TIMING">MC_SEQ_CAS_TIMING</dfn>                               0x28a4</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING" data-ref="_M/MC_SEQ_MISC_TIMING">MC_SEQ_MISC_TIMING</dfn>                              0x28a8</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING2" data-ref="_M/MC_SEQ_MISC_TIMING2">MC_SEQ_MISC_TIMING2</dfn>                             0x28ac</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_TIMING" data-ref="_M/MC_SEQ_PMG_TIMING">MC_SEQ_PMG_TIMING</dfn>                               0x28b0</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D0" data-ref="_M/MC_SEQ_RD_CTL_D0">MC_SEQ_RD_CTL_D0</dfn>                                0x28b4</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D1" data-ref="_M/MC_SEQ_RD_CTL_D1">MC_SEQ_RD_CTL_D1</dfn>                                0x28b8</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D0" data-ref="_M/MC_SEQ_WR_CTL_D0">MC_SEQ_WR_CTL_D0</dfn>                                0x28bc</u></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D1" data-ref="_M/MC_SEQ_WR_CTL_D1">MC_SEQ_WR_CTL_D1</dfn>                                0x28c0</u></td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC0" data-ref="_M/MC_SEQ_MISC0">MC_SEQ_MISC0</dfn>                                    0x2a00</u></td></tr>
<tr><th id="793">793</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_SHIFT" data-ref="_M/MC_SEQ_MISC0_GDDR5_SHIFT">MC_SEQ_MISC0_GDDR5_SHIFT</dfn>                28</u></td></tr>
<tr><th id="794">794</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_MASK" data-ref="_M/MC_SEQ_MISC0_GDDR5_MASK">MC_SEQ_MISC0_GDDR5_MASK</dfn>                 0xf0000000</u></td></tr>
<tr><th id="795">795</th><td><u>#define         <dfn class="macro" id="_M/MC_SEQ_MISC0_GDDR5_VALUE" data-ref="_M/MC_SEQ_MISC0_GDDR5_VALUE">MC_SEQ_MISC0_GDDR5_VALUE</dfn>                5</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC1" data-ref="_M/MC_SEQ_MISC1">MC_SEQ_MISC1</dfn>                                    0x2a04</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RESERVE_M" data-ref="_M/MC_SEQ_RESERVE_M">MC_SEQ_RESERVE_M</dfn>                                0x2a08</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_EMRS" data-ref="_M/MC_PMG_CMD_EMRS">MC_PMG_CMD_EMRS</dfn>                                 0x2a0c</u></td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC3" data-ref="_M/MC_SEQ_MISC3">MC_SEQ_MISC3</dfn>                                    0x2a2c</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC5" data-ref="_M/MC_SEQ_MISC5">MC_SEQ_MISC5</dfn>                                    0x2a54</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC6" data-ref="_M/MC_SEQ_MISC6">MC_SEQ_MISC6</dfn>                                    0x2a58</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC7" data-ref="_M/MC_SEQ_MISC7">MC_SEQ_MISC7</dfn>                                    0x2a64</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RAS_TIMING_LP" data-ref="_M/MC_SEQ_RAS_TIMING_LP">MC_SEQ_RAS_TIMING_LP</dfn>                            0x2a6c</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_CAS_TIMING_LP" data-ref="_M/MC_SEQ_CAS_TIMING_LP">MC_SEQ_CAS_TIMING_LP</dfn>                            0x2a70</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING_LP" data-ref="_M/MC_SEQ_MISC_TIMING_LP">MC_SEQ_MISC_TIMING_LP</dfn>                           0x2a74</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_MISC_TIMING2_LP" data-ref="_M/MC_SEQ_MISC_TIMING2_LP">MC_SEQ_MISC_TIMING2_LP</dfn>                          0x2a78</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D0_LP" data-ref="_M/MC_SEQ_WR_CTL_D0_LP">MC_SEQ_WR_CTL_D0_LP</dfn>                             0x2a7c</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_WR_CTL_D1_LP" data-ref="_M/MC_SEQ_WR_CTL_D1_LP">MC_SEQ_WR_CTL_D1_LP</dfn>                             0x2a80</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_EMRS_LP" data-ref="_M/MC_SEQ_PMG_CMD_EMRS_LP">MC_SEQ_PMG_CMD_EMRS_LP</dfn>                          0x2a84</u></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS_LP">MC_SEQ_PMG_CMD_MRS_LP</dfn>                           0x2a88</u></td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS" data-ref="_M/MC_PMG_CMD_MRS">MC_PMG_CMD_MRS</dfn>                                  0x2aac</u></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D0_LP" data-ref="_M/MC_SEQ_RD_CTL_D0_LP">MC_SEQ_RD_CTL_D0_LP</dfn>                             0x2b1c</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_RD_CTL_D1_LP" data-ref="_M/MC_SEQ_RD_CTL_D1_LP">MC_SEQ_RD_CTL_D1_LP</dfn>                             0x2b20</u></td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS1" data-ref="_M/MC_PMG_CMD_MRS1">MC_PMG_CMD_MRS1</dfn>                                 0x2b44</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS1_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS1_LP">MC_SEQ_PMG_CMD_MRS1_LP</dfn>                          0x2b48</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_TIMING_LP" data-ref="_M/MC_SEQ_PMG_TIMING_LP">MC_SEQ_PMG_TIMING_LP</dfn>                            0x2b4c</u></td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/MC_PMG_CMD_MRS2" data-ref="_M/MC_PMG_CMD_MRS2">MC_PMG_CMD_MRS2</dfn>                                 0x2b5c</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/MC_SEQ_PMG_CMD_MRS2_LP" data-ref="_M/MC_SEQ_PMG_CMD_MRS2_LP">MC_SEQ_PMG_CMD_MRS2_LP</dfn>                          0x2b60</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/AUX_CONTROL" data-ref="_M/AUX_CONTROL">AUX_CONTROL</dfn>					0x6200</u></td></tr>
<tr><th id="829">829</th><td><u>#define 	<dfn class="macro" id="_M/AUX_EN" data-ref="_M/AUX_EN">AUX_EN</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="830">830</th><td><u>#define 	<dfn class="macro" id="_M/AUX_LS_READ_EN" data-ref="_M/AUX_LS_READ_EN">AUX_LS_READ_EN</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="831">831</th><td><u>#define 	<dfn class="macro" id="_M/AUX_LS_UPDATE_DISABLE" data-ref="_M/AUX_LS_UPDATE_DISABLE">AUX_LS_UPDATE_DISABLE</dfn>(x)		(((x) &amp; 0x1) &lt;&lt; 12)</u></td></tr>
<tr><th id="832">832</th><td><u>#define 	<dfn class="macro" id="_M/AUX_HPD_DISCON" data-ref="_M/AUX_HPD_DISCON">AUX_HPD_DISCON</dfn>(x)			(((x) &amp; 0x1) &lt;&lt; 16)</u></td></tr>
<tr><th id="833">833</th><td><u>#define 	<dfn class="macro" id="_M/AUX_DET_EN" data-ref="_M/AUX_DET_EN">AUX_DET_EN</dfn>				(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="834">834</th><td><u>#define 	<dfn class="macro" id="_M/AUX_HPD_SEL" data-ref="_M/AUX_HPD_SEL">AUX_HPD_SEL</dfn>(x)				(((x) &amp; 0x7) &lt;&lt; 20)</u></td></tr>
<tr><th id="835">835</th><td><u>#define 	<dfn class="macro" id="_M/AUX_IMPCAL_REQ_EN" data-ref="_M/AUX_IMPCAL_REQ_EN">AUX_IMPCAL_REQ_EN</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="836">836</th><td><u>#define 	<dfn class="macro" id="_M/AUX_TEST_MODE" data-ref="_M/AUX_TEST_MODE">AUX_TEST_MODE</dfn>				(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="837">837</th><td><u>#define 	<dfn class="macro" id="_M/AUX_DEGLITCH_EN" data-ref="_M/AUX_DEGLITCH_EN">AUX_DEGLITCH_EN</dfn>				(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_CONTROL" data-ref="_M/AUX_SW_CONTROL">AUX_SW_CONTROL</dfn>					0x6204</u></td></tr>
<tr><th id="839">839</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_GO" data-ref="_M/AUX_SW_GO">AUX_SW_GO</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="840">840</th><td><u>#define 	<dfn class="macro" id="_M/AUX_LS_READ_TRIG" data-ref="_M/AUX_LS_READ_TRIG">AUX_LS_READ_TRIG</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="841">841</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_START_DELAY" data-ref="_M/AUX_SW_START_DELAY">AUX_SW_START_DELAY</dfn>(x)			(((x) &amp; 0xf) &lt;&lt; 4)</u></td></tr>
<tr><th id="842">842</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_WR_BYTES" data-ref="_M/AUX_SW_WR_BYTES">AUX_SW_WR_BYTES</dfn>(x)			(((x) &amp; 0x1f) &lt;&lt; 16)</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_INTERRUPT_CONTROL" data-ref="_M/AUX_SW_INTERRUPT_CONTROL">AUX_SW_INTERRUPT_CONTROL</dfn>			0x620c</u></td></tr>
<tr><th id="845">845</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_DONE_INT" data-ref="_M/AUX_SW_DONE_INT">AUX_SW_DONE_INT</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="846">846</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_DONE_ACK" data-ref="_M/AUX_SW_DONE_ACK">AUX_SW_DONE_ACK</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="847">847</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_DONE_MASK" data-ref="_M/AUX_SW_DONE_MASK">AUX_SW_DONE_MASK</dfn>			(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="848">848</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_LS_DONE_INT" data-ref="_M/AUX_SW_LS_DONE_INT">AUX_SW_LS_DONE_INT</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="849">849</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_LS_DONE_MASK" data-ref="_M/AUX_SW_LS_DONE_MASK">AUX_SW_LS_DONE_MASK</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_STATUS" data-ref="_M/AUX_SW_STATUS">AUX_SW_STATUS</dfn>					0x6210</u></td></tr>
<tr><th id="851">851</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_DONE" data-ref="_M/AUX_SW_DONE">AUX_SW_DONE</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="852">852</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_REQ" data-ref="_M/AUX_SW_REQ">AUX_SW_REQ</dfn>				(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="853">853</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_TIMEOUT_STATE" data-ref="_M/AUX_SW_RX_TIMEOUT_STATE">AUX_SW_RX_TIMEOUT_STATE</dfn>(x)		(((x) &amp; 0x7) &lt;&lt; 4)</u></td></tr>
<tr><th id="854">854</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_TIMEOUT" data-ref="_M/AUX_SW_RX_TIMEOUT">AUX_SW_RX_TIMEOUT</dfn>			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="855">855</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_OVERFLOW" data-ref="_M/AUX_SW_RX_OVERFLOW">AUX_SW_RX_OVERFLOW</dfn>			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="856">856</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_HPD_DISCON" data-ref="_M/AUX_SW_RX_HPD_DISCON">AUX_SW_RX_HPD_DISCON</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="857">857</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_PARTIAL_BYTE" data-ref="_M/AUX_SW_RX_PARTIAL_BYTE">AUX_SW_RX_PARTIAL_BYTE</dfn>			(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="858">858</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_NON_AUX_MODE" data-ref="_M/AUX_SW_NON_AUX_MODE">AUX_SW_NON_AUX_MODE</dfn>			(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="859">859</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_MIN_COUNT_VIOL" data-ref="_M/AUX_SW_RX_MIN_COUNT_VIOL">AUX_SW_RX_MIN_COUNT_VIOL</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="860">860</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_INVALID_STOP" data-ref="_M/AUX_SW_RX_INVALID_STOP">AUX_SW_RX_INVALID_STOP</dfn>			(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="861">861</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_SYNC_INVALID_L" data-ref="_M/AUX_SW_RX_SYNC_INVALID_L">AUX_SW_RX_SYNC_INVALID_L</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="862">862</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_SYNC_INVALID_H" data-ref="_M/AUX_SW_RX_SYNC_INVALID_H">AUX_SW_RX_SYNC_INVALID_H</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="863">863</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_INVALID_START" data-ref="_M/AUX_SW_RX_INVALID_START">AUX_SW_RX_INVALID_START</dfn>			(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="864">864</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_RECV_NO_DET" data-ref="_M/AUX_SW_RX_RECV_NO_DET">AUX_SW_RX_RECV_NO_DET</dfn>			(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="865">865</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_RECV_INVALID_H" data-ref="_M/AUX_SW_RX_RECV_INVALID_H">AUX_SW_RX_RECV_INVALID_H</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="866">866</th><td><u>#define 	<dfn class="macro" id="_M/AUX_SW_RX_RECV_INVALID_V" data-ref="_M/AUX_SW_RX_RECV_INVALID_V">AUX_SW_RX_RECV_INVALID_V</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_DATA" data-ref="_M/AUX_SW_DATA">AUX_SW_DATA</dfn>					0x6218</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_DATA_RW" data-ref="_M/AUX_SW_DATA_RW">AUX_SW_DATA_RW</dfn>					(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="870">870</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_DATA_MASK" data-ref="_M/AUX_SW_DATA_MASK">AUX_SW_DATA_MASK</dfn>(x)				(((x) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_DATA_INDEX" data-ref="_M/AUX_SW_DATA_INDEX">AUX_SW_DATA_INDEX</dfn>(x)				(((x) &amp; 0x1f) &lt;&lt; 16)</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/AUX_SW_AUTOINCREMENT_DISABLE" data-ref="_M/AUX_SW_AUTOINCREMENT_DISABLE">AUX_SW_AUTOINCREMENT_DISABLE</dfn>			(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><u>#define	<dfn class="macro" id="_M/LB_SYNC_RESET_SEL" data-ref="_M/LB_SYNC_RESET_SEL">LB_SYNC_RESET_SEL</dfn>				0x6b28</u></td></tr>
<tr><th id="875">875</th><td><u>#define		<dfn class="macro" id="_M/LB_SYNC_RESET_SEL_MASK" data-ref="_M/LB_SYNC_RESET_SEL_MASK">LB_SYNC_RESET_SEL_MASK</dfn>			(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="876">876</th><td><u>#define		<dfn class="macro" id="_M/LB_SYNC_RESET_SEL_SHIFT" data-ref="_M/LB_SYNC_RESET_SEL_SHIFT">LB_SYNC_RESET_SEL_SHIFT</dfn>			0</u></td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td><u>#define	<dfn class="macro" id="_M/DC_STUTTER_CNTL" data-ref="_M/DC_STUTTER_CNTL">DC_STUTTER_CNTL</dfn>					0x6b30</u></td></tr>
<tr><th id="879">879</th><td><u>#define		<dfn class="macro" id="_M/DC_STUTTER_ENABLE_A" data-ref="_M/DC_STUTTER_ENABLE_A">DC_STUTTER_ENABLE_A</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="880">880</th><td><u>#define		<dfn class="macro" id="_M/DC_STUTTER_ENABLE_B" data-ref="_M/DC_STUTTER_ENABLE_B">DC_STUTTER_ENABLE_B</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/SQ_CAC_THRESHOLD" data-ref="_M/SQ_CAC_THRESHOLD">SQ_CAC_THRESHOLD</dfn>                                0x8e4c</u></td></tr>
<tr><th id="883">883</th><td><u>#define		<dfn class="macro" id="_M/VSP" data-ref="_M/VSP">VSP</dfn>(x)					((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="884">884</th><td><u>#define		<dfn class="macro" id="_M/VSP_MASK" data-ref="_M/VSP_MASK">VSP_MASK</dfn>				(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="885">885</th><td><u>#define		<dfn class="macro" id="_M/VSP_SHIFT" data-ref="_M/VSP_SHIFT">VSP_SHIFT</dfn>				0</u></td></tr>
<tr><th id="886">886</th><td><u>#define		<dfn class="macro" id="_M/VSP0" data-ref="_M/VSP0">VSP0</dfn>(x)					((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="887">887</th><td><u>#define		<dfn class="macro" id="_M/VSP0_MASK" data-ref="_M/VSP0_MASK">VSP0_MASK</dfn>				(0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="888">888</th><td><u>#define		<dfn class="macro" id="_M/VSP0_SHIFT" data-ref="_M/VSP0_SHIFT">VSP0_SHIFT</dfn>				8</u></td></tr>
<tr><th id="889">889</th><td><u>#define		<dfn class="macro" id="_M/GPR" data-ref="_M/GPR">GPR</dfn>(x)					((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="890">890</th><td><u>#define		<dfn class="macro" id="_M/GPR_MASK" data-ref="_M/GPR_MASK">GPR_MASK</dfn>				(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="891">891</th><td><u>#define		<dfn class="macro" id="_M/GPR_SHIFT" data-ref="_M/GPR_SHIFT">GPR_SHIFT</dfn>				16</u></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/SQ_POWER_THROTTLE" data-ref="_M/SQ_POWER_THROTTLE">SQ_POWER_THROTTLE</dfn>                               0x8e58</u></td></tr>
<tr><th id="894">894</th><td><u>#define		<dfn class="macro" id="_M/MIN_POWER" data-ref="_M/MIN_POWER">MIN_POWER</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="895">895</th><td><u>#define		<dfn class="macro" id="_M/MIN_POWER_MASK" data-ref="_M/MIN_POWER_MASK">MIN_POWER_MASK</dfn>				(0x3fff &lt;&lt; 0)</u></td></tr>
<tr><th id="896">896</th><td><u>#define		<dfn class="macro" id="_M/MIN_POWER_SHIFT" data-ref="_M/MIN_POWER_SHIFT">MIN_POWER_SHIFT</dfn>				0</u></td></tr>
<tr><th id="897">897</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER" data-ref="_M/MAX_POWER">MAX_POWER</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="898">898</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_MASK" data-ref="_M/MAX_POWER_MASK">MAX_POWER_MASK</dfn>				(0x3fff &lt;&lt; 16)</u></td></tr>
<tr><th id="899">899</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_SHIFT" data-ref="_M/MAX_POWER_SHIFT">MAX_POWER_SHIFT</dfn>				0</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/SQ_POWER_THROTTLE2" data-ref="_M/SQ_POWER_THROTTLE2">SQ_POWER_THROTTLE2</dfn>                              0x8e5c</u></td></tr>
<tr><th id="901">901</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_DELTA" data-ref="_M/MAX_POWER_DELTA">MAX_POWER_DELTA</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="902">902</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_DELTA_MASK" data-ref="_M/MAX_POWER_DELTA_MASK">MAX_POWER_DELTA_MASK</dfn>			(0x3fff &lt;&lt; 0)</u></td></tr>
<tr><th id="903">903</th><td><u>#define		<dfn class="macro" id="_M/MAX_POWER_DELTA_SHIFT" data-ref="_M/MAX_POWER_DELTA_SHIFT">MAX_POWER_DELTA_SHIFT</dfn>			0</u></td></tr>
<tr><th id="904">904</th><td><u>#define		<dfn class="macro" id="_M/STI_SIZE" data-ref="_M/STI_SIZE">STI_SIZE</dfn>(x)				((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="905">905</th><td><u>#define		<dfn class="macro" id="_M/STI_SIZE_MASK" data-ref="_M/STI_SIZE_MASK">STI_SIZE_MASK</dfn>				(0x3ff &lt;&lt; 16)</u></td></tr>
<tr><th id="906">906</th><td><u>#define		<dfn class="macro" id="_M/STI_SIZE_SHIFT" data-ref="_M/STI_SIZE_SHIFT">STI_SIZE_SHIFT</dfn>				16</u></td></tr>
<tr><th id="907">907</th><td><u>#define		<dfn class="macro" id="_M/LTI_RATIO" data-ref="_M/LTI_RATIO">LTI_RATIO</dfn>(x)				((x) &lt;&lt; 27)</u></td></tr>
<tr><th id="908">908</th><td><u>#define		<dfn class="macro" id="_M/LTI_RATIO_MASK" data-ref="_M/LTI_RATIO_MASK">LTI_RATIO_MASK</dfn>				(0xf &lt;&lt; 27)</u></td></tr>
<tr><th id="909">909</th><td><u>#define		<dfn class="macro" id="_M/LTI_RATIO_SHIFT" data-ref="_M/LTI_RATIO_SHIFT">LTI_RATIO_SHIFT</dfn>				27</u></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><i>/* CG indirect registers */</i></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_1_WEIGHT_0" data-ref="_M/CG_CAC_REGION_1_WEIGHT_0">CG_CAC_REGION_1_WEIGHT_0</dfn>                        0x83</u></td></tr>
<tr><th id="913">913</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCP_SIG0" data-ref="_M/WEIGHT_TCP_SIG0">WEIGHT_TCP_SIG0</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="914">914</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCP_SIG0_MASK" data-ref="_M/WEIGHT_TCP_SIG0_MASK">WEIGHT_TCP_SIG0_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="915">915</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCP_SIG0_SHIFT" data-ref="_M/WEIGHT_TCP_SIG0_SHIFT">WEIGHT_TCP_SIG0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="916">916</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCP_SIG1" data-ref="_M/WEIGHT_TCP_SIG1">WEIGHT_TCP_SIG1</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="917">917</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCP_SIG1_MASK" data-ref="_M/WEIGHT_TCP_SIG1_MASK">WEIGHT_TCP_SIG1_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="918">918</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCP_SIG1_SHIFT" data-ref="_M/WEIGHT_TCP_SIG1_SHIFT">WEIGHT_TCP_SIG1_SHIFT</dfn>			6</u></td></tr>
<tr><th id="919">919</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TA_SIG" data-ref="_M/WEIGHT_TA_SIG">WEIGHT_TA_SIG</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="920">920</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TA_SIG_MASK" data-ref="_M/WEIGHT_TA_SIG_MASK">WEIGHT_TA_SIG_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="921">921</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TA_SIG_SHIFT" data-ref="_M/WEIGHT_TA_SIG_SHIFT">WEIGHT_TA_SIG_SHIFT</dfn>			12</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_1_WEIGHT_1" data-ref="_M/CG_CAC_REGION_1_WEIGHT_1">CG_CAC_REGION_1_WEIGHT_1</dfn>                        0x84</u></td></tr>
<tr><th id="923">923</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN0" data-ref="_M/WEIGHT_TCC_EN0">WEIGHT_TCC_EN0</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="924">924</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN0_MASK" data-ref="_M/WEIGHT_TCC_EN0_MASK">WEIGHT_TCC_EN0_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="925">925</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN0_SHIFT" data-ref="_M/WEIGHT_TCC_EN0_SHIFT">WEIGHT_TCC_EN0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="926">926</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN1" data-ref="_M/WEIGHT_TCC_EN1">WEIGHT_TCC_EN1</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="927">927</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN1_MASK" data-ref="_M/WEIGHT_TCC_EN1_MASK">WEIGHT_TCC_EN1_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="928">928</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN1_SHIFT" data-ref="_M/WEIGHT_TCC_EN1_SHIFT">WEIGHT_TCC_EN1_SHIFT</dfn>			6</u></td></tr>
<tr><th id="929">929</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN2" data-ref="_M/WEIGHT_TCC_EN2">WEIGHT_TCC_EN2</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="930">930</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN2_MASK" data-ref="_M/WEIGHT_TCC_EN2_MASK">WEIGHT_TCC_EN2_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="931">931</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN2_SHIFT" data-ref="_M/WEIGHT_TCC_EN2_SHIFT">WEIGHT_TCC_EN2_SHIFT</dfn>			12</u></td></tr>
<tr><th id="932">932</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN3" data-ref="_M/WEIGHT_TCC_EN3">WEIGHT_TCC_EN3</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="933">933</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN3_MASK" data-ref="_M/WEIGHT_TCC_EN3_MASK">WEIGHT_TCC_EN3_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="934">934</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_TCC_EN3_SHIFT" data-ref="_M/WEIGHT_TCC_EN3_SHIFT">WEIGHT_TCC_EN3_SHIFT</dfn>			18</u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_2_WEIGHT_0" data-ref="_M/CG_CAC_REGION_2_WEIGHT_0">CG_CAC_REGION_2_WEIGHT_0</dfn>                        0x85</u></td></tr>
<tr><th id="936">936</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN0" data-ref="_M/WEIGHT_CB_EN0">WEIGHT_CB_EN0</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="937">937</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN0_MASK" data-ref="_M/WEIGHT_CB_EN0_MASK">WEIGHT_CB_EN0_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="938">938</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN0_SHIFT" data-ref="_M/WEIGHT_CB_EN0_SHIFT">WEIGHT_CB_EN0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="939">939</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN1" data-ref="_M/WEIGHT_CB_EN1">WEIGHT_CB_EN1</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="940">940</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN1_MASK" data-ref="_M/WEIGHT_CB_EN1_MASK">WEIGHT_CB_EN1_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="941">941</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN1_SHIFT" data-ref="_M/WEIGHT_CB_EN1_SHIFT">WEIGHT_CB_EN1_SHIFT</dfn>			6</u></td></tr>
<tr><th id="942">942</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN2" data-ref="_M/WEIGHT_CB_EN2">WEIGHT_CB_EN2</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="943">943</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN2_MASK" data-ref="_M/WEIGHT_CB_EN2_MASK">WEIGHT_CB_EN2_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="944">944</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN2_SHIFT" data-ref="_M/WEIGHT_CB_EN2_SHIFT">WEIGHT_CB_EN2_SHIFT</dfn>			12</u></td></tr>
<tr><th id="945">945</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN3" data-ref="_M/WEIGHT_CB_EN3">WEIGHT_CB_EN3</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="946">946</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN3_MASK" data-ref="_M/WEIGHT_CB_EN3_MASK">WEIGHT_CB_EN3_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="947">947</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CB_EN3_SHIFT" data-ref="_M/WEIGHT_CB_EN3_SHIFT">WEIGHT_CB_EN3_SHIFT</dfn>			18</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_2_WEIGHT_1" data-ref="_M/CG_CAC_REGION_2_WEIGHT_1">CG_CAC_REGION_2_WEIGHT_1</dfn>                        0x86</u></td></tr>
<tr><th id="949">949</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG0" data-ref="_M/WEIGHT_DB_SIG0">WEIGHT_DB_SIG0</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="950">950</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG0_MASK" data-ref="_M/WEIGHT_DB_SIG0_MASK">WEIGHT_DB_SIG0_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="951">951</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG0_SHIFT" data-ref="_M/WEIGHT_DB_SIG0_SHIFT">WEIGHT_DB_SIG0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="952">952</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG1" data-ref="_M/WEIGHT_DB_SIG1">WEIGHT_DB_SIG1</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="953">953</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG1_MASK" data-ref="_M/WEIGHT_DB_SIG1_MASK">WEIGHT_DB_SIG1_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="954">954</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG1_SHIFT" data-ref="_M/WEIGHT_DB_SIG1_SHIFT">WEIGHT_DB_SIG1_SHIFT</dfn>			6</u></td></tr>
<tr><th id="955">955</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG2" data-ref="_M/WEIGHT_DB_SIG2">WEIGHT_DB_SIG2</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="956">956</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG2_MASK" data-ref="_M/WEIGHT_DB_SIG2_MASK">WEIGHT_DB_SIG2_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="957">957</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG2_SHIFT" data-ref="_M/WEIGHT_DB_SIG2_SHIFT">WEIGHT_DB_SIG2_SHIFT</dfn>			12</u></td></tr>
<tr><th id="958">958</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG3" data-ref="_M/WEIGHT_DB_SIG3">WEIGHT_DB_SIG3</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="959">959</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG3_MASK" data-ref="_M/WEIGHT_DB_SIG3_MASK">WEIGHT_DB_SIG3_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="960">960</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DB_SIG3_SHIFT" data-ref="_M/WEIGHT_DB_SIG3_SHIFT">WEIGHT_DB_SIG3_SHIFT</dfn>			18</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_2_WEIGHT_2" data-ref="_M/CG_CAC_REGION_2_WEIGHT_2">CG_CAC_REGION_2_WEIGHT_2</dfn>                        0x87</u></td></tr>
<tr><th id="962">962</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG0" data-ref="_M/WEIGHT_SXM_SIG0">WEIGHT_SXM_SIG0</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="963">963</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG0_MASK" data-ref="_M/WEIGHT_SXM_SIG0_MASK">WEIGHT_SXM_SIG0_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="964">964</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG0_SHIFT" data-ref="_M/WEIGHT_SXM_SIG0_SHIFT">WEIGHT_SXM_SIG0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="965">965</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG1" data-ref="_M/WEIGHT_SXM_SIG1">WEIGHT_SXM_SIG1</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="966">966</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG1_MASK" data-ref="_M/WEIGHT_SXM_SIG1_MASK">WEIGHT_SXM_SIG1_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="967">967</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG1_SHIFT" data-ref="_M/WEIGHT_SXM_SIG1_SHIFT">WEIGHT_SXM_SIG1_SHIFT</dfn>			6</u></td></tr>
<tr><th id="968">968</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG2" data-ref="_M/WEIGHT_SXM_SIG2">WEIGHT_SXM_SIG2</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="969">969</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG2_MASK" data-ref="_M/WEIGHT_SXM_SIG2_MASK">WEIGHT_SXM_SIG2_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="970">970</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXM_SIG2_SHIFT" data-ref="_M/WEIGHT_SXM_SIG2_SHIFT">WEIGHT_SXM_SIG2_SHIFT</dfn>			12</u></td></tr>
<tr><th id="971">971</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXS_SIG0" data-ref="_M/WEIGHT_SXS_SIG0">WEIGHT_SXS_SIG0</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="972">972</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXS_SIG0_MASK" data-ref="_M/WEIGHT_SXS_SIG0_MASK">WEIGHT_SXS_SIG0_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="973">973</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXS_SIG0_SHIFT" data-ref="_M/WEIGHT_SXS_SIG0_SHIFT">WEIGHT_SXS_SIG0_SHIFT</dfn>			18</u></td></tr>
<tr><th id="974">974</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXS_SIG1" data-ref="_M/WEIGHT_SXS_SIG1">WEIGHT_SXS_SIG1</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="975">975</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXS_SIG1_MASK" data-ref="_M/WEIGHT_SXS_SIG1_MASK">WEIGHT_SXS_SIG1_MASK</dfn>			(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="976">976</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SXS_SIG1_SHIFT" data-ref="_M/WEIGHT_SXS_SIG1_SHIFT">WEIGHT_SXS_SIG1_SHIFT</dfn>			24</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_3_WEIGHT_0" data-ref="_M/CG_CAC_REGION_3_WEIGHT_0">CG_CAC_REGION_3_WEIGHT_0</dfn>                        0x88</u></td></tr>
<tr><th id="978">978</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_0" data-ref="_M/WEIGHT_XBR_0">WEIGHT_XBR_0</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="979">979</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_0_MASK" data-ref="_M/WEIGHT_XBR_0_MASK">WEIGHT_XBR_0_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="980">980</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_0_SHIFT" data-ref="_M/WEIGHT_XBR_0_SHIFT">WEIGHT_XBR_0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="981">981</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_1" data-ref="_M/WEIGHT_XBR_1">WEIGHT_XBR_1</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="982">982</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_1_MASK" data-ref="_M/WEIGHT_XBR_1_MASK">WEIGHT_XBR_1_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="983">983</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_1_SHIFT" data-ref="_M/WEIGHT_XBR_1_SHIFT">WEIGHT_XBR_1_SHIFT</dfn>			6</u></td></tr>
<tr><th id="984">984</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_2" data-ref="_M/WEIGHT_XBR_2">WEIGHT_XBR_2</dfn>(x)				((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="985">985</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_2_MASK" data-ref="_M/WEIGHT_XBR_2_MASK">WEIGHT_XBR_2_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="986">986</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_XBR_2_SHIFT" data-ref="_M/WEIGHT_XBR_2_SHIFT">WEIGHT_XBR_2_SHIFT</dfn>			12</u></td></tr>
<tr><th id="987">987</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG0" data-ref="_M/WEIGHT_SPI_SIG0">WEIGHT_SPI_SIG0</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="988">988</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG0_MASK" data-ref="_M/WEIGHT_SPI_SIG0_MASK">WEIGHT_SPI_SIG0_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="989">989</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG0_SHIFT" data-ref="_M/WEIGHT_SPI_SIG0_SHIFT">WEIGHT_SPI_SIG0_SHIFT</dfn>			18</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_3_WEIGHT_1" data-ref="_M/CG_CAC_REGION_3_WEIGHT_1">CG_CAC_REGION_3_WEIGHT_1</dfn>                        0x89</u></td></tr>
<tr><th id="991">991</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG1" data-ref="_M/WEIGHT_SPI_SIG1">WEIGHT_SPI_SIG1</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="992">992</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG1_MASK" data-ref="_M/WEIGHT_SPI_SIG1_MASK">WEIGHT_SPI_SIG1_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="993">993</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG1_SHIFT" data-ref="_M/WEIGHT_SPI_SIG1_SHIFT">WEIGHT_SPI_SIG1_SHIFT</dfn>			0</u></td></tr>
<tr><th id="994">994</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG2" data-ref="_M/WEIGHT_SPI_SIG2">WEIGHT_SPI_SIG2</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="995">995</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG2_MASK" data-ref="_M/WEIGHT_SPI_SIG2_MASK">WEIGHT_SPI_SIG2_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="996">996</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG2_SHIFT" data-ref="_M/WEIGHT_SPI_SIG2_SHIFT">WEIGHT_SPI_SIG2_SHIFT</dfn>			6</u></td></tr>
<tr><th id="997">997</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG3" data-ref="_M/WEIGHT_SPI_SIG3">WEIGHT_SPI_SIG3</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="998">998</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG3_MASK" data-ref="_M/WEIGHT_SPI_SIG3_MASK">WEIGHT_SPI_SIG3_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="999">999</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG3_SHIFT" data-ref="_M/WEIGHT_SPI_SIG3_SHIFT">WEIGHT_SPI_SIG3_SHIFT</dfn>			12</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG4" data-ref="_M/WEIGHT_SPI_SIG4">WEIGHT_SPI_SIG4</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG4_MASK" data-ref="_M/WEIGHT_SPI_SIG4_MASK">WEIGHT_SPI_SIG4_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG4_SHIFT" data-ref="_M/WEIGHT_SPI_SIG4_SHIFT">WEIGHT_SPI_SIG4_SHIFT</dfn>			18</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG5" data-ref="_M/WEIGHT_SPI_SIG5">WEIGHT_SPI_SIG5</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG5_MASK" data-ref="_M/WEIGHT_SPI_SIG5_MASK">WEIGHT_SPI_SIG5_MASK</dfn>			(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPI_SIG5_SHIFT" data-ref="_M/WEIGHT_SPI_SIG5_SHIFT">WEIGHT_SPI_SIG5_SHIFT</dfn>			24</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_4_WEIGHT_0" data-ref="_M/CG_CAC_REGION_4_WEIGHT_0">CG_CAC_REGION_4_WEIGHT_0</dfn>                        0x8a</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_LDS_SIG0" data-ref="_M/WEIGHT_LDS_SIG0">WEIGHT_LDS_SIG0</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_LDS_SIG0_MASK" data-ref="_M/WEIGHT_LDS_SIG0_MASK">WEIGHT_LDS_SIG0_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_LDS_SIG0_SHIFT" data-ref="_M/WEIGHT_LDS_SIG0_SHIFT">WEIGHT_LDS_SIG0_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_LDS_SIG1" data-ref="_M/WEIGHT_LDS_SIG1">WEIGHT_LDS_SIG1</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_LDS_SIG1_MASK" data-ref="_M/WEIGHT_LDS_SIG1_MASK">WEIGHT_LDS_SIG1_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_LDS_SIG1_SHIFT" data-ref="_M/WEIGHT_LDS_SIG1_SHIFT">WEIGHT_LDS_SIG1_SHIFT</dfn>			6</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SC" data-ref="_M/WEIGHT_SC">WEIGHT_SC</dfn>(x)				((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SC_MASK" data-ref="_M/WEIGHT_SC_MASK">WEIGHT_SC_MASK</dfn>				(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SC_SHIFT" data-ref="_M/WEIGHT_SC_SHIFT">WEIGHT_SC_SHIFT</dfn>				24</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_4_WEIGHT_1" data-ref="_M/CG_CAC_REGION_4_WEIGHT_1">CG_CAC_REGION_4_WEIGHT_1</dfn>                        0x8b</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_BIF" data-ref="_M/WEIGHT_BIF">WEIGHT_BIF</dfn>(x)				((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_BIF_MASK" data-ref="_M/WEIGHT_BIF_MASK">WEIGHT_BIF_MASK</dfn>				(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_BIF_SHIFT" data-ref="_M/WEIGHT_BIF_SHIFT">WEIGHT_BIF_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CP" data-ref="_M/WEIGHT_CP">WEIGHT_CP</dfn>(x)				((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CP_MASK" data-ref="_M/WEIGHT_CP_MASK">WEIGHT_CP_MASK</dfn>				(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_CP_SHIFT" data-ref="_M/WEIGHT_CP_SHIFT">WEIGHT_CP_SHIFT</dfn>				6</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_PA_SIG0" data-ref="_M/WEIGHT_PA_SIG0">WEIGHT_PA_SIG0</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_PA_SIG0_MASK" data-ref="_M/WEIGHT_PA_SIG0_MASK">WEIGHT_PA_SIG0_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_PA_SIG0_SHIFT" data-ref="_M/WEIGHT_PA_SIG0_SHIFT">WEIGHT_PA_SIG0_SHIFT</dfn>			12</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_PA_SIG1" data-ref="_M/WEIGHT_PA_SIG1">WEIGHT_PA_SIG1</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_PA_SIG1_MASK" data-ref="_M/WEIGHT_PA_SIG1_MASK">WEIGHT_PA_SIG1_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_PA_SIG1_SHIFT" data-ref="_M/WEIGHT_PA_SIG1_SHIFT">WEIGHT_PA_SIG1_SHIFT</dfn>			18</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG0" data-ref="_M/WEIGHT_VGT_SIG0">WEIGHT_VGT_SIG0</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG0_MASK" data-ref="_M/WEIGHT_VGT_SIG0_MASK">WEIGHT_VGT_SIG0_MASK</dfn>			(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG0_SHIFT" data-ref="_M/WEIGHT_VGT_SIG0_SHIFT">WEIGHT_VGT_SIG0_SHIFT</dfn>			24</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_4_WEIGHT_2" data-ref="_M/CG_CAC_REGION_4_WEIGHT_2">CG_CAC_REGION_4_WEIGHT_2</dfn>                        0x8c</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG1" data-ref="_M/WEIGHT_VGT_SIG1">WEIGHT_VGT_SIG1</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG1_MASK" data-ref="_M/WEIGHT_VGT_SIG1_MASK">WEIGHT_VGT_SIG1_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG1_SHIFT" data-ref="_M/WEIGHT_VGT_SIG1_SHIFT">WEIGHT_VGT_SIG1_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG2" data-ref="_M/WEIGHT_VGT_SIG2">WEIGHT_VGT_SIG2</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG2_MASK" data-ref="_M/WEIGHT_VGT_SIG2_MASK">WEIGHT_VGT_SIG2_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_VGT_SIG2_SHIFT" data-ref="_M/WEIGHT_VGT_SIG2_SHIFT">WEIGHT_VGT_SIG2_SHIFT</dfn>			6</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG0" data-ref="_M/WEIGHT_DC_SIG0">WEIGHT_DC_SIG0</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG0_MASK" data-ref="_M/WEIGHT_DC_SIG0_MASK">WEIGHT_DC_SIG0_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG0_SHIFT" data-ref="_M/WEIGHT_DC_SIG0_SHIFT">WEIGHT_DC_SIG0_SHIFT</dfn>			12</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG1" data-ref="_M/WEIGHT_DC_SIG1">WEIGHT_DC_SIG1</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG1_MASK" data-ref="_M/WEIGHT_DC_SIG1_MASK">WEIGHT_DC_SIG1_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG1_SHIFT" data-ref="_M/WEIGHT_DC_SIG1_SHIFT">WEIGHT_DC_SIG1_SHIFT</dfn>			18</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG2" data-ref="_M/WEIGHT_DC_SIG2">WEIGHT_DC_SIG2</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG2_MASK" data-ref="_M/WEIGHT_DC_SIG2_MASK">WEIGHT_DC_SIG2_MASK</dfn>			(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG2_SHIFT" data-ref="_M/WEIGHT_DC_SIG2_SHIFT">WEIGHT_DC_SIG2_SHIFT</dfn>			24</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_4_WEIGHT_3" data-ref="_M/CG_CAC_REGION_4_WEIGHT_3">CG_CAC_REGION_4_WEIGHT_3</dfn>                        0x8d</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG3" data-ref="_M/WEIGHT_DC_SIG3">WEIGHT_DC_SIG3</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG3_MASK" data-ref="_M/WEIGHT_DC_SIG3_MASK">WEIGHT_DC_SIG3_MASK</dfn>			(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_DC_SIG3_SHIFT" data-ref="_M/WEIGHT_DC_SIG3_SHIFT">WEIGHT_DC_SIG3_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_UVD_SIG0" data-ref="_M/WEIGHT_UVD_SIG0">WEIGHT_UVD_SIG0</dfn>(x)			((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_UVD_SIG0_MASK" data-ref="_M/WEIGHT_UVD_SIG0_MASK">WEIGHT_UVD_SIG0_MASK</dfn>			(0x3f &lt;&lt; 6)</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_UVD_SIG0_SHIFT" data-ref="_M/WEIGHT_UVD_SIG0_SHIFT">WEIGHT_UVD_SIG0_SHIFT</dfn>			6</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_UVD_SIG1" data-ref="_M/WEIGHT_UVD_SIG1">WEIGHT_UVD_SIG1</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_UVD_SIG1_MASK" data-ref="_M/WEIGHT_UVD_SIG1_MASK">WEIGHT_UVD_SIG1_MASK</dfn>			(0x3f &lt;&lt; 12)</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_UVD_SIG1_SHIFT" data-ref="_M/WEIGHT_UVD_SIG1_SHIFT">WEIGHT_UVD_SIG1_SHIFT</dfn>			12</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPARE0" data-ref="_M/WEIGHT_SPARE0">WEIGHT_SPARE0</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPARE0_MASK" data-ref="_M/WEIGHT_SPARE0_MASK">WEIGHT_SPARE0_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPARE0_SHIFT" data-ref="_M/WEIGHT_SPARE0_SHIFT">WEIGHT_SPARE0_SHIFT</dfn>			18</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPARE1" data-ref="_M/WEIGHT_SPARE1">WEIGHT_SPARE1</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPARE1_MASK" data-ref="_M/WEIGHT_SPARE1_MASK">WEIGHT_SPARE1_MASK</dfn>			(0x3f &lt;&lt; 24)</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SPARE1_SHIFT" data-ref="_M/WEIGHT_SPARE1_SHIFT">WEIGHT_SPARE1_SHIFT</dfn>			24</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_5_WEIGHT_0" data-ref="_M/CG_CAC_REGION_5_WEIGHT_0">CG_CAC_REGION_5_WEIGHT_0</dfn>                        0x8e</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_VSP" data-ref="_M/WEIGHT_SQ_VSP">WEIGHT_SQ_VSP</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_VSP_MASK" data-ref="_M/WEIGHT_SQ_VSP_MASK">WEIGHT_SQ_VSP_MASK</dfn>			(0x3fff &lt;&lt; 0)</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_VSP_SHIFT" data-ref="_M/WEIGHT_SQ_VSP_SHIFT">WEIGHT_SQ_VSP_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_VSP0" data-ref="_M/WEIGHT_SQ_VSP0">WEIGHT_SQ_VSP0</dfn>(x)			((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_VSP0_MASK" data-ref="_M/WEIGHT_SQ_VSP0_MASK">WEIGHT_SQ_VSP0_MASK</dfn>			(0x3fff &lt;&lt; 14)</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_VSP0_SHIFT" data-ref="_M/WEIGHT_SQ_VSP0_SHIFT">WEIGHT_SQ_VSP0_SHIFT</dfn>			14</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_4_OVERRIDE_4" data-ref="_M/CG_CAC_REGION_4_OVERRIDE_4">CG_CAC_REGION_4_OVERRIDE_4</dfn>                      0xab</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define		<dfn class="macro" id="_M/OVR_MODE_SPARE_0" data-ref="_M/OVR_MODE_SPARE_0">OVR_MODE_SPARE_0</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define		<dfn class="macro" id="_M/OVR_MODE_SPARE_0_MASK" data-ref="_M/OVR_MODE_SPARE_0_MASK">OVR_MODE_SPARE_0_MASK</dfn>			(0x1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define		<dfn class="macro" id="_M/OVR_MODE_SPARE_0_SHIFT" data-ref="_M/OVR_MODE_SPARE_0_SHIFT">OVR_MODE_SPARE_0_SHIFT</dfn>			16</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define		<dfn class="macro" id="_M/OVR_VAL_SPARE_0" data-ref="_M/OVR_VAL_SPARE_0">OVR_VAL_SPARE_0</dfn>(x)			((x) &lt;&lt; 17)</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define		<dfn class="macro" id="_M/OVR_VAL_SPARE_0_MASK" data-ref="_M/OVR_VAL_SPARE_0_MASK">OVR_VAL_SPARE_0_MASK</dfn>			(0x1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define		<dfn class="macro" id="_M/OVR_VAL_SPARE_0_SHIFT" data-ref="_M/OVR_VAL_SPARE_0_SHIFT">OVR_VAL_SPARE_0_SHIFT</dfn>			17</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define		<dfn class="macro" id="_M/OVR_MODE_SPARE_1" data-ref="_M/OVR_MODE_SPARE_1">OVR_MODE_SPARE_1</dfn>(x)			((x) &lt;&lt; 18)</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define		<dfn class="macro" id="_M/OVR_MODE_SPARE_1_MASK" data-ref="_M/OVR_MODE_SPARE_1_MASK">OVR_MODE_SPARE_1_MASK</dfn>			(0x3f &lt;&lt; 18)</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define		<dfn class="macro" id="_M/OVR_MODE_SPARE_1_SHIFT" data-ref="_M/OVR_MODE_SPARE_1_SHIFT">OVR_MODE_SPARE_1_SHIFT</dfn>			18</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define		<dfn class="macro" id="_M/OVR_VAL_SPARE_1" data-ref="_M/OVR_VAL_SPARE_1">OVR_VAL_SPARE_1</dfn>(x)			((x) &lt;&lt; 19)</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define		<dfn class="macro" id="_M/OVR_VAL_SPARE_1_MASK" data-ref="_M/OVR_VAL_SPARE_1_MASK">OVR_VAL_SPARE_1_MASK</dfn>			(0x3f &lt;&lt; 19)</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define		<dfn class="macro" id="_M/OVR_VAL_SPARE_1_SHIFT" data-ref="_M/OVR_VAL_SPARE_1_SHIFT">OVR_VAL_SPARE_1_SHIFT</dfn>			19</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/CG_CAC_REGION_5_WEIGHT_1" data-ref="_M/CG_CAC_REGION_5_WEIGHT_1">CG_CAC_REGION_5_WEIGHT_1</dfn>                        0xb7</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_GPR" data-ref="_M/WEIGHT_SQ_GPR">WEIGHT_SQ_GPR</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_GPR_MASK" data-ref="_M/WEIGHT_SQ_GPR_MASK">WEIGHT_SQ_GPR_MASK</dfn>			(0x3fff &lt;&lt; 0)</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_GPR_SHIFT" data-ref="_M/WEIGHT_SQ_GPR_SHIFT">WEIGHT_SQ_GPR_SHIFT</dfn>			0</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_LDS" data-ref="_M/WEIGHT_SQ_LDS">WEIGHT_SQ_LDS</dfn>(x)			((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_LDS_MASK" data-ref="_M/WEIGHT_SQ_LDS_MASK">WEIGHT_SQ_LDS_MASK</dfn>			(0x3fff &lt;&lt; 14)</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define		<dfn class="macro" id="_M/WEIGHT_SQ_LDS_SHIFT" data-ref="_M/WEIGHT_SQ_LDS_SHIFT">WEIGHT_SQ_LDS_SHIFT</dfn>			14</u></td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td><i>/* PCIE link stuff */</i></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_TRAINING_CNTL" data-ref="_M/PCIE_LC_TRAINING_CNTL">PCIE_LC_TRAINING_CNTL</dfn>                             0xa1 /* PCIE_P */</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_LINK_WIDTH_CNTL" data-ref="_M/PCIE_LC_LINK_WIDTH_CNTL">PCIE_LC_LINK_WIDTH_CNTL</dfn>                           0xa2 /* PCIE_P */</u></td></tr>
<tr><th id="1095">1095</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_SHIFT" data-ref="_M/LC_LINK_WIDTH_SHIFT">LC_LINK_WIDTH_SHIFT</dfn>                        0</u></td></tr>
<tr><th id="1096">1096</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_MASK" data-ref="_M/LC_LINK_WIDTH_MASK">LC_LINK_WIDTH_MASK</dfn>                         0x7</u></td></tr>
<tr><th id="1097">1097</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X0" data-ref="_M/LC_LINK_WIDTH_X0">LC_LINK_WIDTH_X0</dfn>                           0</u></td></tr>
<tr><th id="1098">1098</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X1" data-ref="_M/LC_LINK_WIDTH_X1">LC_LINK_WIDTH_X1</dfn>                           1</u></td></tr>
<tr><th id="1099">1099</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X2" data-ref="_M/LC_LINK_WIDTH_X2">LC_LINK_WIDTH_X2</dfn>                           2</u></td></tr>
<tr><th id="1100">1100</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X4" data-ref="_M/LC_LINK_WIDTH_X4">LC_LINK_WIDTH_X4</dfn>                           3</u></td></tr>
<tr><th id="1101">1101</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X8" data-ref="_M/LC_LINK_WIDTH_X8">LC_LINK_WIDTH_X8</dfn>                           4</u></td></tr>
<tr><th id="1102">1102</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_X16" data-ref="_M/LC_LINK_WIDTH_X16">LC_LINK_WIDTH_X16</dfn>                          6</u></td></tr>
<tr><th id="1103">1103</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_SHIFT" data-ref="_M/LC_LINK_WIDTH_RD_SHIFT">LC_LINK_WIDTH_RD_SHIFT</dfn>                     4</u></td></tr>
<tr><th id="1104">1104</th><td><u>#       define <dfn class="macro" id="_M/LC_LINK_WIDTH_RD_MASK" data-ref="_M/LC_LINK_WIDTH_RD_MASK">LC_LINK_WIDTH_RD_MASK</dfn>                      0x70</u></td></tr>
<tr><th id="1105">1105</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_ARC_MISSING_ESCAPE" data-ref="_M/LC_RECONFIG_ARC_MISSING_ESCAPE">LC_RECONFIG_ARC_MISSING_ESCAPE</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1106">1106</th><td><u>#       define <dfn class="macro" id="_M/LC_RECONFIG_NOW" data-ref="_M/LC_RECONFIG_NOW">LC_RECONFIG_NOW</dfn>                            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1107">1107</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATION_SUPPORT" data-ref="_M/LC_RENEGOTIATION_SUPPORT">LC_RENEGOTIATION_SUPPORT</dfn>                   (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1108">1108</th><td><u>#       define <dfn class="macro" id="_M/LC_RENEGOTIATE_EN" data-ref="_M/LC_RENEGOTIATE_EN">LC_RENEGOTIATE_EN</dfn>                          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1109">1109</th><td><u>#       define <dfn class="macro" id="_M/LC_SHORT_RECONFIG_EN" data-ref="_M/LC_SHORT_RECONFIG_EN">LC_SHORT_RECONFIG_EN</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1110">1110</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_SUPPORT" data-ref="_M/LC_UPCONFIGURE_SUPPORT">LC_UPCONFIGURE_SUPPORT</dfn>                     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1111">1111</th><td><u>#       define <dfn class="macro" id="_M/LC_UPCONFIGURE_DIS" data-ref="_M/LC_UPCONFIGURE_DIS">LC_UPCONFIGURE_DIS</dfn>                         (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/PCIE_LC_SPEED_CNTL" data-ref="_M/PCIE_LC_SPEED_CNTL">PCIE_LC_SPEED_CNTL</dfn>                                0xa4 /* PCIE_P */</u></td></tr>
<tr><th id="1113">1113</th><td><u>#       define <dfn class="macro" id="_M/LC_GEN2_EN_STRAP" data-ref="_M/LC_GEN2_EN_STRAP">LC_GEN2_EN_STRAP</dfn>                           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1114">1114</th><td><u>#       define <dfn class="macro" id="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN" data-ref="_M/LC_TARGET_LINK_SPEED_OVERRIDE_EN">LC_TARGET_LINK_SPEED_OVERRIDE_EN</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1115">1115</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_EN_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_EN_HW_SPEED_CHANGE">LC_FORCE_EN_HW_SPEED_CHANGE</dfn>                (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1116">1116</th><td><u>#       define <dfn class="macro" id="_M/LC_FORCE_DIS_HW_SPEED_CHANGE" data-ref="_M/LC_FORCE_DIS_HW_SPEED_CHANGE">LC_FORCE_DIS_HW_SPEED_CHANGE</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1117">1117</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK</dfn>      (0x3 &lt;&lt; 8)</u></td></tr>
<tr><th id="1118">1118</th><td><u>#       define <dfn class="macro" id="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT" data-ref="_M/LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT">LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT</dfn>     3</u></td></tr>
<tr><th id="1119">1119</th><td><u>#       define <dfn class="macro" id="_M/LC_CURRENT_DATA_RATE" data-ref="_M/LC_CURRENT_DATA_RATE">LC_CURRENT_DATA_RATE</dfn>                       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1120">1120</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL">LC_HW_VOLTAGE_IF_CONTROL</dfn>(x)                ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="1121">1121</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_MASK">LC_HW_VOLTAGE_IF_CONTROL_MASK</dfn>              (3 &lt;&lt; 12)</u></td></tr>
<tr><th id="1122">1122</th><td><u>#       define <dfn class="macro" id="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT" data-ref="_M/LC_HW_VOLTAGE_IF_CONTROL_SHIFT">LC_HW_VOLTAGE_IF_CONTROL_SHIFT</dfn>             12</u></td></tr>
<tr><th id="1123">1123</th><td><u>#       define <dfn class="macro" id="_M/LC_VOLTAGE_TIMER_SEL_MASK" data-ref="_M/LC_VOLTAGE_TIMER_SEL_MASK">LC_VOLTAGE_TIMER_SEL_MASK</dfn>                  (0xf &lt;&lt; 14)</u></td></tr>
<tr><th id="1124">1124</th><td><u>#       define <dfn class="macro" id="_M/LC_CLR_FAILED_SPD_CHANGE_CNT" data-ref="_M/LC_CLR_FAILED_SPD_CHANGE_CNT">LC_CLR_FAILED_SPD_CHANGE_CNT</dfn>               (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1125">1125</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_EVER_SENT_GEN2" data-ref="_M/LC_OTHER_SIDE_EVER_SENT_GEN2">LC_OTHER_SIDE_EVER_SENT_GEN2</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1126">1126</th><td><u>#       define <dfn class="macro" id="_M/LC_OTHER_SIDE_SUPPORTS_GEN2" data-ref="_M/LC_OTHER_SIDE_SUPPORTS_GEN2">LC_OTHER_SIDE_SUPPORTS_GEN2</dfn>                (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/MM_CFGREGS_CNTL" data-ref="_M/MM_CFGREGS_CNTL">MM_CFGREGS_CNTL</dfn>                                   0x544c</u></td></tr>
<tr><th id="1128">1128</th><td><u>#       define <dfn class="macro" id="_M/MM_WR_TO_CFG_EN" data-ref="_M/MM_WR_TO_CFG_EN">MM_WR_TO_CFG_EN</dfn>                            (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/LINK_CNTL2" data-ref="_M/LINK_CNTL2">LINK_CNTL2</dfn>                                        0x88 /* F0 */</u></td></tr>
<tr><th id="1130">1130</th><td><u>#       define <dfn class="macro" id="_M/TARGET_LINK_SPEED_MASK" data-ref="_M/TARGET_LINK_SPEED_MASK">TARGET_LINK_SPEED_MASK</dfn>                     (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="1131">1131</th><td><u>#       define <dfn class="macro" id="_M/SELECTABLE_DEEMPHASIS" data-ref="_M/SELECTABLE_DEEMPHASIS">SELECTABLE_DEEMPHASIS</dfn>                      (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><i>/*</i></td></tr>
<tr><th id="1134">1134</th><td><i> * UVD</i></td></tr>
<tr><th id="1135">1135</th><td><i> */</i></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_ADDR_LOW" data-ref="_M/UVD_SEMA_ADDR_LOW">UVD_SEMA_ADDR_LOW</dfn>				0xEF00</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_ADDR_HIGH" data-ref="_M/UVD_SEMA_ADDR_HIGH">UVD_SEMA_ADDR_HIGH</dfn>				0xEF04</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/UVD_SEMA_CMD" data-ref="_M/UVD_SEMA_CMD">UVD_SEMA_CMD</dfn>					0xEF08</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_ADDR_CONFIG" data-ref="_M/UVD_UDEC_ADDR_CONFIG">UVD_UDEC_ADDR_CONFIG</dfn>				0xEF4C</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_DB_ADDR_CONFIG" data-ref="_M/UVD_UDEC_DB_ADDR_CONFIG">UVD_UDEC_DB_ADDR_CONFIG</dfn>				0xEF50</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/UVD_UDEC_DBW_ADDR_CONFIG" data-ref="_M/UVD_UDEC_DBW_ADDR_CONFIG">UVD_UDEC_DBW_ADDR_CONFIG</dfn>			0xEF54</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_RPTR" data-ref="_M/UVD_RBC_RB_RPTR">UVD_RBC_RB_RPTR</dfn>					0xF690</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/UVD_RBC_RB_WPTR" data-ref="_M/UVD_RBC_RB_WPTR">UVD_RBC_RB_WPTR</dfn>					0xF694</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/UVD_STATUS" data-ref="_M/UVD_STATUS">UVD_STATUS</dfn>					0xf6bc</u></td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><i>/*</i></td></tr>
<tr><th id="1147">1147</th><td><i> * PM4</i></td></tr>
<tr><th id="1148">1148</th><td><i> */</i></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/PACKET0" data-ref="_M/PACKET0">PACKET0</dfn>(reg, n)	((RADEON_PACKET_TYPE0 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="1150">1150</th><td><u>			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</u></td></tr>
<tr><th id="1151">1151</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/CP_PACKET2" data-ref="_M/CP_PACKET2">CP_PACKET2</dfn>			0x80000000</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_SHIFT" data-ref="_M/PACKET2_PAD_SHIFT">PACKET2_PAD_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define		<dfn class="macro" id="_M/PACKET2_PAD_MASK" data-ref="_M/PACKET2_PAD_MASK">PACKET2_PAD_MASK</dfn>		(0x3fffffff &lt;&lt; 0)</u></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/PACKET2" data-ref="_M/PACKET2">PACKET2</dfn>(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</u></td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/PACKET3" data-ref="_M/PACKET3">PACKET3</dfn>(op, n)	((RADEON_PACKET_TYPE3 &lt;&lt; 30) |			\</u></td></tr>
<tr><th id="1159">1159</th><td><u>			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</u></td></tr>
<tr><th id="1160">1160</th><td><u>			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</u></td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td><i>/* Packet 3 types */</i></td></tr>
<tr><th id="1163">1163</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_NOP" data-ref="_M/PACKET3_NOP">PACKET3_NOP</dfn>					0x10</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_BASE" data-ref="_M/PACKET3_SET_BASE">PACKET3_SET_BASE</dfn>				0x11</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CLEAR_STATE" data-ref="_M/PACKET3_CLEAR_STATE">PACKET3_CLEAR_STATE</dfn>				0x12</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDEX_BUFFER_SIZE" data-ref="_M/PACKET3_INDEX_BUFFER_SIZE">PACKET3_INDEX_BUFFER_SIZE</dfn>			0x13</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DEALLOC_STATE" data-ref="_M/PACKET3_DEALLOC_STATE">PACKET3_DEALLOC_STATE</dfn>				0x14</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DISPATCH_DIRECT" data-ref="_M/PACKET3_DISPATCH_DIRECT">PACKET3_DISPATCH_DIRECT</dfn>				0x15</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DISPATCH_INDIRECT" data-ref="_M/PACKET3_DISPATCH_INDIRECT">PACKET3_DISPATCH_INDIRECT</dfn>			0x16</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDIRECT_BUFFER_END" data-ref="_M/PACKET3_INDIRECT_BUFFER_END">PACKET3_INDIRECT_BUFFER_END</dfn>			0x17</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MODE_CONTROL" data-ref="_M/PACKET3_MODE_CONTROL">PACKET3_MODE_CONTROL</dfn>				0x18</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_PREDICATION" data-ref="_M/PACKET3_SET_PREDICATION">PACKET3_SET_PREDICATION</dfn>				0x20</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_REG_RMW" data-ref="_M/PACKET3_REG_RMW">PACKET3_REG_RMW</dfn>					0x21</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COND_EXEC" data-ref="_M/PACKET3_COND_EXEC">PACKET3_COND_EXEC</dfn>				0x22</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PRED_EXEC" data-ref="_M/PACKET3_PRED_EXEC">PACKET3_PRED_EXEC</dfn>				0x23</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDIRECT" data-ref="_M/PACKET3_DRAW_INDIRECT">PACKET3_DRAW_INDIRECT</dfn>				0x24</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_INDIRECT" data-ref="_M/PACKET3_DRAW_INDEX_INDIRECT">PACKET3_DRAW_INDEX_INDIRECT</dfn>			0x25</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDEX_BASE" data-ref="_M/PACKET3_INDEX_BASE">PACKET3_INDEX_BASE</dfn>				0x26</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_2" data-ref="_M/PACKET3_DRAW_INDEX_2">PACKET3_DRAW_INDEX_2</dfn>				0x27</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_CONTEXT_CONTROL" data-ref="_M/PACKET3_CONTEXT_CONTROL">PACKET3_CONTEXT_CONTROL</dfn>				0x28</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_OFFSET" data-ref="_M/PACKET3_DRAW_INDEX_OFFSET">PACKET3_DRAW_INDEX_OFFSET</dfn>			0x29</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDEX_TYPE" data-ref="_M/PACKET3_INDEX_TYPE">PACKET3_INDEX_TYPE</dfn>				0x2A</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX" data-ref="_M/PACKET3_DRAW_INDEX">PACKET3_DRAW_INDEX</dfn>				0x2B</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_AUTO" data-ref="_M/PACKET3_DRAW_INDEX_AUTO">PACKET3_DRAW_INDEX_AUTO</dfn>				0x2D</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_IMMD" data-ref="_M/PACKET3_DRAW_INDEX_IMMD">PACKET3_DRAW_INDEX_IMMD</dfn>				0x2E</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_NUM_INSTANCES" data-ref="_M/PACKET3_NUM_INSTANCES">PACKET3_NUM_INSTANCES</dfn>				0x2F</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_MULTI_AUTO" data-ref="_M/PACKET3_DRAW_INDEX_MULTI_AUTO">PACKET3_DRAW_INDEX_MULTI_AUTO</dfn>			0x30</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_INDIRECT_BUFFER" data-ref="_M/PACKET3_INDIRECT_BUFFER">PACKET3_INDIRECT_BUFFER</dfn>				0x32</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_STRMOUT_BUFFER_UPDATE" data-ref="_M/PACKET3_STRMOUT_BUFFER_UPDATE">PACKET3_STRMOUT_BUFFER_UPDATE</dfn>			0x34</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_OFFSET_2" data-ref="_M/PACKET3_DRAW_INDEX_OFFSET_2">PACKET3_DRAW_INDEX_OFFSET_2</dfn>			0x35</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_DRAW_INDEX_MULTI_ELEMENT" data-ref="_M/PACKET3_DRAW_INDEX_MULTI_ELEMENT">PACKET3_DRAW_INDEX_MULTI_ELEMENT</dfn>		0x36</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WRITE_DATA" data-ref="_M/PACKET3_WRITE_DATA">PACKET3_WRITE_DATA</dfn>				0x37</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MEM_SEMAPHORE" data-ref="_M/PACKET3_MEM_SEMAPHORE">PACKET3_MEM_SEMAPHORE</dfn>				0x39</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MPEG_INDEX" data-ref="_M/PACKET3_MPEG_INDEX">PACKET3_MPEG_INDEX</dfn>				0x3A</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_WAIT_REG_MEM" data-ref="_M/PACKET3_WAIT_REG_MEM">PACKET3_WAIT_REG_MEM</dfn>				0x3C</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define		<dfn class="macro" id="_M/WAIT_REG_MEM_FUNCTION" data-ref="_M/WAIT_REG_MEM_FUNCTION">WAIT_REG_MEM_FUNCTION</dfn>(x)                ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1197">1197</th><td>                <i>/* 0 - always</i></td></tr>
<tr><th id="1198">1198</th><td><i>		 * 1 - &lt;</i></td></tr>
<tr><th id="1199">1199</th><td><i>		 * 2 - &lt;=</i></td></tr>
<tr><th id="1200">1200</th><td><i>		 * 3 - ==</i></td></tr>
<tr><th id="1201">1201</th><td><i>		 * 4 - !=</i></td></tr>
<tr><th id="1202">1202</th><td><i>		 * 5 - &gt;=</i></td></tr>
<tr><th id="1203">1203</th><td><i>		 * 6 - &gt;</i></td></tr>
<tr><th id="1204">1204</th><td><i>		 */</i></td></tr>
<tr><th id="1205">1205</th><td><u>#define		<dfn class="macro" id="_M/WAIT_REG_MEM_MEM_SPACE" data-ref="_M/WAIT_REG_MEM_MEM_SPACE">WAIT_REG_MEM_MEM_SPACE</dfn>(x)               ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="1206">1206</th><td>                <i>/* 0 - reg</i></td></tr>
<tr><th id="1207">1207</th><td><i>		 * 1 - mem</i></td></tr>
<tr><th id="1208">1208</th><td><i>		 */</i></td></tr>
<tr><th id="1209">1209</th><td><u>#define		<dfn class="macro" id="_M/WAIT_REG_MEM_ENGINE" data-ref="_M/WAIT_REG_MEM_ENGINE">WAIT_REG_MEM_ENGINE</dfn>(x)                  ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1210">1210</th><td>                <i>/* 0 - me</i></td></tr>
<tr><th id="1211">1211</th><td><i>		 * 1 - pfp</i></td></tr>
<tr><th id="1212">1212</th><td><i>		 */</i></td></tr>
<tr><th id="1213">1213</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_MEM_WRITE" data-ref="_M/PACKET3_MEM_WRITE">PACKET3_MEM_WRITE</dfn>				0x3D</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PFP_SYNC_ME" data-ref="_M/PACKET3_PFP_SYNC_ME">PACKET3_PFP_SYNC_ME</dfn>				0x42</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SURFACE_SYNC" data-ref="_M/PACKET3_SURFACE_SYNC">PACKET3_SURFACE_SYNC</dfn>				0x43</u></td></tr>
<tr><th id="1216">1216</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB0_DEST_BASE_ENA" data-ref="_M/PACKET3_CB0_DEST_BASE_ENA">PACKET3_CB0_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1217">1217</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB1_DEST_BASE_ENA" data-ref="_M/PACKET3_CB1_DEST_BASE_ENA">PACKET3_CB1_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1218">1218</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB2_DEST_BASE_ENA" data-ref="_M/PACKET3_CB2_DEST_BASE_ENA">PACKET3_CB2_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1219">1219</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB3_DEST_BASE_ENA" data-ref="_M/PACKET3_CB3_DEST_BASE_ENA">PACKET3_CB3_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1220">1220</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB4_DEST_BASE_ENA" data-ref="_M/PACKET3_CB4_DEST_BASE_ENA">PACKET3_CB4_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1221">1221</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB5_DEST_BASE_ENA" data-ref="_M/PACKET3_CB5_DEST_BASE_ENA">PACKET3_CB5_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1222">1222</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB6_DEST_BASE_ENA" data-ref="_M/PACKET3_CB6_DEST_BASE_ENA">PACKET3_CB6_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1223">1223</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB7_DEST_BASE_ENA" data-ref="_M/PACKET3_CB7_DEST_BASE_ENA">PACKET3_CB7_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1224">1224</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DB_DEST_BASE_ENA" data-ref="_M/PACKET3_DB_DEST_BASE_ENA">PACKET3_DB_DEST_BASE_ENA</dfn>     (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1225">1225</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB8_DEST_BASE_ENA" data-ref="_M/PACKET3_CB8_DEST_BASE_ENA">PACKET3_CB8_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1226">1226</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB9_DEST_BASE_ENA" data-ref="_M/PACKET3_CB9_DEST_BASE_ENA">PACKET3_CB9_DEST_BASE_ENA</dfn>    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1227">1227</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB10_DEST_BASE_ENA" data-ref="_M/PACKET3_CB10_DEST_BASE_ENA">PACKET3_CB10_DEST_BASE_ENA</dfn>   (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1228">1228</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB11_DEST_BASE_ENA" data-ref="_M/PACKET3_CB11_DEST_BASE_ENA">PACKET3_CB11_DEST_BASE_ENA</dfn>   (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1229">1229</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_FULL_CACHE_ENA" data-ref="_M/PACKET3_FULL_CACHE_ENA">PACKET3_FULL_CACHE_ENA</dfn>       (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1230">1230</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_TC_ACTION_ENA" data-ref="_M/PACKET3_TC_ACTION_ENA">PACKET3_TC_ACTION_ENA</dfn>        (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1231">1231</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_CB_ACTION_ENA" data-ref="_M/PACKET3_CB_ACTION_ENA">PACKET3_CB_ACTION_ENA</dfn>        (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1232">1232</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_DB_ACTION_ENA" data-ref="_M/PACKET3_DB_ACTION_ENA">PACKET3_DB_ACTION_ENA</dfn>        (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1233">1233</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SH_ACTION_ENA" data-ref="_M/PACKET3_SH_ACTION_ENA">PACKET3_SH_ACTION_ENA</dfn>        (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1234">1234</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_SX_ACTION_ENA" data-ref="_M/PACKET3_SX_ACTION_ENA">PACKET3_SX_ACTION_ENA</dfn>        (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1235">1235</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_ENGINE_ME" data-ref="_M/PACKET3_ENGINE_ME">PACKET3_ENGINE_ME</dfn>            (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ME_INITIALIZE" data-ref="_M/PACKET3_ME_INITIALIZE">PACKET3_ME_INITIALIZE</dfn>				0x44</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_ME_INITIALIZE_DEVICE_ID" data-ref="_M/PACKET3_ME_INITIALIZE_DEVICE_ID">PACKET3_ME_INITIALIZE_DEVICE_ID</dfn>(x) ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_COND_WRITE" data-ref="_M/PACKET3_COND_WRITE">PACKET3_COND_WRITE</dfn>				0x45</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE" data-ref="_M/PACKET3_EVENT_WRITE">PACKET3_EVENT_WRITE</dfn>				0x46</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define		<dfn class="macro" id="_M/EVENT_TYPE" data-ref="_M/EVENT_TYPE">EVENT_TYPE</dfn>(x)                           ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define		<dfn class="macro" id="_M/EVENT_INDEX" data-ref="_M/EVENT_INDEX">EVENT_INDEX</dfn>(x)                          ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="1242">1242</th><td>                <i>/* 0 - any non-TS event</i></td></tr>
<tr><th id="1243">1243</th><td><i>		 * 1 - ZPASS_DONE</i></td></tr>
<tr><th id="1244">1244</th><td><i>		 * 2 - SAMPLE_PIPELINESTAT</i></td></tr>
<tr><th id="1245">1245</th><td><i>		 * 3 - SAMPLE_STREAMOUTSTAT*</i></td></tr>
<tr><th id="1246">1246</th><td><i>		 * 4 - *S_PARTIAL_FLUSH</i></td></tr>
<tr><th id="1247">1247</th><td><i>		 * 5 - TS events</i></td></tr>
<tr><th id="1248">1248</th><td><i>		 */</i></td></tr>
<tr><th id="1249">1249</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE_EOP" data-ref="_M/PACKET3_EVENT_WRITE_EOP">PACKET3_EVENT_WRITE_EOP</dfn>				0x47</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define		<dfn class="macro" id="_M/DATA_SEL" data-ref="_M/DATA_SEL">DATA_SEL</dfn>(x)                             ((x) &lt;&lt; 29)</u></td></tr>
<tr><th id="1251">1251</th><td>                <i>/* 0 - discard</i></td></tr>
<tr><th id="1252">1252</th><td><i>		 * 1 - send low 32bit data</i></td></tr>
<tr><th id="1253">1253</th><td><i>		 * 2 - send 64bit data</i></td></tr>
<tr><th id="1254">1254</th><td><i>		 * 3 - send 64bit counter value</i></td></tr>
<tr><th id="1255">1255</th><td><i>		 */</i></td></tr>
<tr><th id="1256">1256</th><td><u>#define		<dfn class="macro" id="_M/INT_SEL" data-ref="_M/INT_SEL">INT_SEL</dfn>(x)                              ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="1257">1257</th><td>                <i>/* 0 - none</i></td></tr>
<tr><th id="1258">1258</th><td><i>		 * 1 - interrupt only (DATA_SEL = 0)</i></td></tr>
<tr><th id="1259">1259</th><td><i>		 * 2 - interrupt when data write is confirmed</i></td></tr>
<tr><th id="1260">1260</th><td><i>		 */</i></td></tr>
<tr><th id="1261">1261</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_EVENT_WRITE_EOS" data-ref="_M/PACKET3_EVENT_WRITE_EOS">PACKET3_EVENT_WRITE_EOS</dfn>				0x48</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_PREAMBLE_CNTL" data-ref="_M/PACKET3_PREAMBLE_CNTL">PACKET3_PREAMBLE_CNTL</dfn>				0x4A</u></td></tr>
<tr><th id="1263">1263</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_PREAMBLE_BEGIN_CLEAR_STATE" data-ref="_M/PACKET3_PREAMBLE_BEGIN_CLEAR_STATE">PACKET3_PREAMBLE_BEGIN_CLEAR_STATE</dfn>     (2 &lt;&lt; 28)</u></td></tr>
<tr><th id="1264">1264</th><td><u>#              define <dfn class="macro" id="_M/PACKET3_PREAMBLE_END_CLEAR_STATE" data-ref="_M/PACKET3_PREAMBLE_END_CLEAR_STATE">PACKET3_PREAMBLE_END_CLEAR_STATE</dfn>       (3 &lt;&lt; 28)</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ALU_PS_CONST_BUFFER_COPY" data-ref="_M/PACKET3_ALU_PS_CONST_BUFFER_COPY">PACKET3_ALU_PS_CONST_BUFFER_COPY</dfn>		0x4C</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ALU_VS_CONST_BUFFER_COPY" data-ref="_M/PACKET3_ALU_VS_CONST_BUFFER_COPY">PACKET3_ALU_VS_CONST_BUFFER_COPY</dfn>		0x4D</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ALU_PS_CONST_UPDATE" data-ref="_M/PACKET3_ALU_PS_CONST_UPDATE">PACKET3_ALU_PS_CONST_UPDATE</dfn>		        0x4E</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ALU_VS_CONST_UPDATE" data-ref="_M/PACKET3_ALU_VS_CONST_UPDATE">PACKET3_ALU_VS_CONST_UPDATE</dfn>		        0x4F</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ONE_REG_WRITE" data-ref="_M/PACKET3_ONE_REG_WRITE">PACKET3_ONE_REG_WRITE</dfn>				0x57</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG" data-ref="_M/PACKET3_SET_CONFIG_REG">PACKET3_SET_CONFIG_REG</dfn>				0x68</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG_START" data-ref="_M/PACKET3_SET_CONFIG_REG_START">PACKET3_SET_CONFIG_REG_START</dfn>			0x00008000</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONFIG_REG_END" data-ref="_M/PACKET3_SET_CONFIG_REG_END">PACKET3_SET_CONFIG_REG_END</dfn>			0x0000ac00</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG" data-ref="_M/PACKET3_SET_CONTEXT_REG">PACKET3_SET_CONTEXT_REG</dfn>				0x69</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_START" data-ref="_M/PACKET3_SET_CONTEXT_REG_START">PACKET3_SET_CONTEXT_REG_START</dfn>			0x00028000</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_END" data-ref="_M/PACKET3_SET_CONTEXT_REG_END">PACKET3_SET_CONTEXT_REG_END</dfn>			0x00029000</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_ALU_CONST" data-ref="_M/PACKET3_SET_ALU_CONST">PACKET3_SET_ALU_CONST</dfn>				0x6A</u></td></tr>
<tr><th id="1277">1277</th><td><i>/* alu const buffers only; no reg file */</i></td></tr>
<tr><th id="1278">1278</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_BOOL_CONST" data-ref="_M/PACKET3_SET_BOOL_CONST">PACKET3_SET_BOOL_CONST</dfn>				0x6B</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_BOOL_CONST_START" data-ref="_M/PACKET3_SET_BOOL_CONST_START">PACKET3_SET_BOOL_CONST_START</dfn>			0x0003a500</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_BOOL_CONST_END" data-ref="_M/PACKET3_SET_BOOL_CONST_END">PACKET3_SET_BOOL_CONST_END</dfn>			0x0003a518</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_LOOP_CONST" data-ref="_M/PACKET3_SET_LOOP_CONST">PACKET3_SET_LOOP_CONST</dfn>				0x6C</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_LOOP_CONST_START" data-ref="_M/PACKET3_SET_LOOP_CONST_START">PACKET3_SET_LOOP_CONST_START</dfn>			0x0003a200</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_LOOP_CONST_END" data-ref="_M/PACKET3_SET_LOOP_CONST_END">PACKET3_SET_LOOP_CONST_END</dfn>			0x0003a500</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_RESOURCE" data-ref="_M/PACKET3_SET_RESOURCE">PACKET3_SET_RESOURCE</dfn>				0x6D</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_RESOURCE_START" data-ref="_M/PACKET3_SET_RESOURCE_START">PACKET3_SET_RESOURCE_START</dfn>			0x00030000</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_RESOURCE_END" data-ref="_M/PACKET3_SET_RESOURCE_END">PACKET3_SET_RESOURCE_END</dfn>			0x00038000</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_SAMPLER" data-ref="_M/PACKET3_SET_SAMPLER">PACKET3_SET_SAMPLER</dfn>				0x6E</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_SAMPLER_START" data-ref="_M/PACKET3_SET_SAMPLER_START">PACKET3_SET_SAMPLER_START</dfn>			0x0003c000</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_SAMPLER_END" data-ref="_M/PACKET3_SET_SAMPLER_END">PACKET3_SET_SAMPLER_END</dfn>				0x0003c600</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CTL_CONST" data-ref="_M/PACKET3_SET_CTL_CONST">PACKET3_SET_CTL_CONST</dfn>				0x6F</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CTL_CONST_START" data-ref="_M/PACKET3_SET_CTL_CONST_START">PACKET3_SET_CTL_CONST_START</dfn>			0x0003cff0</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define		<dfn class="macro" id="_M/PACKET3_SET_CTL_CONST_END" data-ref="_M/PACKET3_SET_CTL_CONST_END">PACKET3_SET_CTL_CONST_END</dfn>			0x0003ff0c</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_RESOURCE_OFFSET" data-ref="_M/PACKET3_SET_RESOURCE_OFFSET">PACKET3_SET_RESOURCE_OFFSET</dfn>			0x70</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_ALU_CONST_VS" data-ref="_M/PACKET3_SET_ALU_CONST_VS">PACKET3_SET_ALU_CONST_VS</dfn>			0x71</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_ALU_CONST_DI" data-ref="_M/PACKET3_SET_ALU_CONST_DI">PACKET3_SET_ALU_CONST_DI</dfn>			0x72</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_CONTEXT_REG_INDIRECT" data-ref="_M/PACKET3_SET_CONTEXT_REG_INDIRECT">PACKET3_SET_CONTEXT_REG_INDIRECT</dfn>		0x73</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_RESOURCE_INDIRECT" data-ref="_M/PACKET3_SET_RESOURCE_INDIRECT">PACKET3_SET_RESOURCE_INDIRECT</dfn>			0x74</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_SET_APPEND_CNT" data-ref="_M/PACKET3_SET_APPEND_CNT">PACKET3_SET_APPEND_CNT</dfn>			        0x75</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define	<dfn class="macro" id="_M/PACKET3_ME_WRITE" data-ref="_M/PACKET3_ME_WRITE">PACKET3_ME_WRITE</dfn>				0x7A</u></td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td><i>/* ASYNC DMA - first instance at 0xd000, second at 0xd800 */</i></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/DMA0_REGISTER_OFFSET" data-ref="_M/DMA0_REGISTER_OFFSET">DMA0_REGISTER_OFFSET</dfn>                              0x0 /* not a register */</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/DMA1_REGISTER_OFFSET" data-ref="_M/DMA1_REGISTER_OFFSET">DMA1_REGISTER_OFFSET</dfn>                              0x800 /* not a register */</u></td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_CNTL" data-ref="_M/DMA_RB_CNTL">DMA_RB_CNTL</dfn>                                       0xd000</u></td></tr>
<tr><th id="1306">1306</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_ENABLE" data-ref="_M/DMA_RB_ENABLE">DMA_RB_ENABLE</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1307">1307</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_SIZE" data-ref="_M/DMA_RB_SIZE">DMA_RB_SIZE</dfn>(x)                             ((x) &lt;&lt; 1) /* log2 */</u></td></tr>
<tr><th id="1308">1308</th><td><u>#       define <dfn class="macro" id="_M/DMA_RB_SWAP_ENABLE" data-ref="_M/DMA_RB_SWAP_ENABLE">DMA_RB_SWAP_ENABLE</dfn>                         (1 &lt;&lt; 9) /* 8IN32 */</u></td></tr>
<tr><th id="1309">1309</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_ENABLE" data-ref="_M/DMA_RPTR_WRITEBACK_ENABLE">DMA_RPTR_WRITEBACK_ENABLE</dfn>                  (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1310">1310</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_SWAP_ENABLE" data-ref="_M/DMA_RPTR_WRITEBACK_SWAP_ENABLE">DMA_RPTR_WRITEBACK_SWAP_ENABLE</dfn>             (1 &lt;&lt; 13)  /* 8IN32 */</u></td></tr>
<tr><th id="1311">1311</th><td><u>#       define <dfn class="macro" id="_M/DMA_RPTR_WRITEBACK_TIMER" data-ref="_M/DMA_RPTR_WRITEBACK_TIMER">DMA_RPTR_WRITEBACK_TIMER</dfn>(x)                ((x) &lt;&lt; 16) /* log2 */</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_BASE" data-ref="_M/DMA_RB_BASE">DMA_RB_BASE</dfn>                                       0xd004</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR" data-ref="_M/DMA_RB_RPTR">DMA_RB_RPTR</dfn>                                       0xd008</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_WPTR" data-ref="_M/DMA_RB_WPTR">DMA_RB_WPTR</dfn>                                       0xd00c</u></td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR_ADDR_HI" data-ref="_M/DMA_RB_RPTR_ADDR_HI">DMA_RB_RPTR_ADDR_HI</dfn>                               0xd01c</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/DMA_RB_RPTR_ADDR_LO" data-ref="_M/DMA_RB_RPTR_ADDR_LO">DMA_RB_RPTR_ADDR_LO</dfn>                               0xd020</u></td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_CNTL" data-ref="_M/DMA_IB_CNTL">DMA_IB_CNTL</dfn>                                       0xd024</u></td></tr>
<tr><th id="1320">1320</th><td><u>#       define <dfn class="macro" id="_M/DMA_IB_ENABLE" data-ref="_M/DMA_IB_ENABLE">DMA_IB_ENABLE</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1321">1321</th><td><u>#       define <dfn class="macro" id="_M/DMA_IB_SWAP_ENABLE" data-ref="_M/DMA_IB_SWAP_ENABLE">DMA_IB_SWAP_ENABLE</dfn>                         (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1322">1322</th><td><u>#       define <dfn class="macro" id="_M/CMD_VMID_FORCE" data-ref="_M/CMD_VMID_FORCE">CMD_VMID_FORCE</dfn>                             (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_RPTR" data-ref="_M/DMA_IB_RPTR">DMA_IB_RPTR</dfn>                                       0xd028</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/DMA_CNTL" data-ref="_M/DMA_CNTL">DMA_CNTL</dfn>                                          0xd02c</u></td></tr>
<tr><th id="1325">1325</th><td><u>#       define <dfn class="macro" id="_M/TRAP_ENABLE" data-ref="_M/TRAP_ENABLE">TRAP_ENABLE</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1326">1326</th><td><u>#       define <dfn class="macro" id="_M/SEM_INCOMPLETE_INT_ENABLE" data-ref="_M/SEM_INCOMPLETE_INT_ENABLE">SEM_INCOMPLETE_INT_ENABLE</dfn>                  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1327">1327</th><td><u>#       define <dfn class="macro" id="_M/SEM_WAIT_INT_ENABLE" data-ref="_M/SEM_WAIT_INT_ENABLE">SEM_WAIT_INT_ENABLE</dfn>                        (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1328">1328</th><td><u>#       define <dfn class="macro" id="_M/DATA_SWAP_ENABLE" data-ref="_M/DATA_SWAP_ENABLE">DATA_SWAP_ENABLE</dfn>                           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1329">1329</th><td><u>#       define <dfn class="macro" id="_M/FENCE_SWAP_ENABLE" data-ref="_M/FENCE_SWAP_ENABLE">FENCE_SWAP_ENABLE</dfn>                          (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1330">1330</th><td><u>#       define <dfn class="macro" id="_M/CTXEMPTY_INT_ENABLE" data-ref="_M/CTXEMPTY_INT_ENABLE">CTXEMPTY_INT_ENABLE</dfn>                        (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/DMA_STATUS_REG" data-ref="_M/DMA_STATUS_REG">DMA_STATUS_REG</dfn>                                    0xd034</u></td></tr>
<tr><th id="1332">1332</th><td><u>#       define <dfn class="macro" id="_M/DMA_IDLE" data-ref="_M/DMA_IDLE">DMA_IDLE</dfn>                                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/DMA_SEM_INCOMPLETE_TIMER_CNTL" data-ref="_M/DMA_SEM_INCOMPLETE_TIMER_CNTL">DMA_SEM_INCOMPLETE_TIMER_CNTL</dfn>                     0xd044</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/DMA_SEM_WAIT_FAIL_TIMER_CNTL" data-ref="_M/DMA_SEM_WAIT_FAIL_TIMER_CNTL">DMA_SEM_WAIT_FAIL_TIMER_CNTL</dfn>                      0xd048</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/DMA_TILING_CONFIG" data-ref="_M/DMA_TILING_CONFIG">DMA_TILING_CONFIG</dfn>  				  0xd0b8</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/DMA_MODE" data-ref="_M/DMA_MODE">DMA_MODE</dfn>                                          0xd0bc</u></td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/DMA_PACKET" data-ref="_M/DMA_PACKET">DMA_PACKET</dfn>(cmd, t, s, n)	((((cmd) &amp; 0xF) &lt;&lt; 28) |	\</u></td></tr>
<tr><th id="1339">1339</th><td><u>					 (((t) &amp; 0x1) &lt;&lt; 23) |		\</u></td></tr>
<tr><th id="1340">1340</th><td><u>					 (((s) &amp; 0x1) &lt;&lt; 22) |		\</u></td></tr>
<tr><th id="1341">1341</th><td><u>					 (((n) &amp; 0xFFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/DMA_IB_PACKET" data-ref="_M/DMA_IB_PACKET">DMA_IB_PACKET</dfn>(cmd, vmid, n)	((((cmd) &amp; 0xF) &lt;&lt; 28) |	\</u></td></tr>
<tr><th id="1344">1344</th><td><u>					 (((vmid) &amp; 0xF) &lt;&lt; 20) |	\</u></td></tr>
<tr><th id="1345">1345</th><td><u>					 (((n) &amp; 0xFFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="1346">1346</th><td></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/DMA_PTE_PDE_PACKET" data-ref="_M/DMA_PTE_PDE_PACKET">DMA_PTE_PDE_PACKET</dfn>(n)		((2 &lt;&lt; 28) |			\</u></td></tr>
<tr><th id="1348">1348</th><td><u>					 (1 &lt;&lt; 26) |			\</u></td></tr>
<tr><th id="1349">1349</th><td><u>					 (1 &lt;&lt; 21) |			\</u></td></tr>
<tr><th id="1350">1350</th><td><u>					 (((n) &amp; 0xFFFFF) &lt;&lt; 0))</u></td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/DMA_SRBM_POLL_PACKET" data-ref="_M/DMA_SRBM_POLL_PACKET">DMA_SRBM_POLL_PACKET</dfn>		((9 &lt;&lt; 28) |			\</u></td></tr>
<tr><th id="1353">1353</th><td><u>					 (1 &lt;&lt; 27) |			\</u></td></tr>
<tr><th id="1354">1354</th><td><u>					 (1 &lt;&lt; 26))</u></td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/DMA_SRBM_READ_PACKET" data-ref="_M/DMA_SRBM_READ_PACKET">DMA_SRBM_READ_PACKET</dfn>		((9 &lt;&lt; 28) |			\</u></td></tr>
<tr><th id="1357">1357</th><td><u>					 (1 &lt;&lt; 27))</u></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><i>/* async DMA Packet types */</i></td></tr>
<tr><th id="1360">1360</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_WRITE" data-ref="_M/DMA_PACKET_WRITE">DMA_PACKET_WRITE</dfn>				  0x2</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_COPY" data-ref="_M/DMA_PACKET_COPY">DMA_PACKET_COPY</dfn>					  0x3</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_INDIRECT_BUFFER" data-ref="_M/DMA_PACKET_INDIRECT_BUFFER">DMA_PACKET_INDIRECT_BUFFER</dfn>			  0x4</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_SEMAPHORE" data-ref="_M/DMA_PACKET_SEMAPHORE">DMA_PACKET_SEMAPHORE</dfn>				  0x5</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_FENCE" data-ref="_M/DMA_PACKET_FENCE">DMA_PACKET_FENCE</dfn>				  0x6</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_TRAP" data-ref="_M/DMA_PACKET_TRAP">DMA_PACKET_TRAP</dfn>					  0x7</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_SRBM_WRITE" data-ref="_M/DMA_PACKET_SRBM_WRITE">DMA_PACKET_SRBM_WRITE</dfn>				  0x9</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_CONSTANT_FILL" data-ref="_M/DMA_PACKET_CONSTANT_FILL">DMA_PACKET_CONSTANT_FILL</dfn>			  0xd</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define	<dfn class="macro" id="_M/DMA_PACKET_NOP" data-ref="_M/DMA_PACKET_NOP">DMA_PACKET_NOP</dfn>					  0xf</u></td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="1371">1371</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_dp_auxch.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_dp_auxch.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
