Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Jul  6 16:05:52 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |              26 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                       Enable Signal                                      |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | btn0_IBUF                                                                                | design_1_i/pulse_btn_0/inst/stat_m_i_1_n_0                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE//i__n_0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/SR[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                          | design_1_i/datamover_axi_wrap_0/inst/u1/p_1_in                                         |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                   |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/state[6]_i_1_n_0                                 | design_1_i/datamover_axi_wrap_0/inst/u1/p_1_in                                         |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/pc[7]_i_2_n_0                                    | design_1_i/datamover_axi_wrap_0/inst/u1/pc[7]_i_1_n_0                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/axi_araddr[9]_i_1_n_0                            | design_1_i/datamover_axi_wrap_0/inst/u1/pc[7]_i_1_n_0                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/util_reduced_logic_1/Res                                                      |                                                                                        |                7 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                          |                                                                                        |                9 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/datamover_axi_wrap_0/inst/u1/awvalid                                          | design_1_i/datamover_axi_wrap_0/inst/u1/p_1_in                                         |                9 |             40 |
+-------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


