# 4-Stage-Pipelined-Processor-Verilog
A simple 4-stage pipelined processor designed and simulated using Verilog HDL
