<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 136</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page136-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a136.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">5-28&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET SUMMARY</p>
<p style="position:absolute;top:97px;left:68px;white-space:nowrap" class="ft02">5.15 FUSED-MULTIPLY-ADD&#160;</p>
<p style="position:absolute;top:97px;left:362px;white-space:nowrap" class="ft02">(FMA)</p>
<p style="position:absolute;top:132px;left:68px;white-space:nowrap" class="ft06">FMA&#160;extensions enhances&#160;Intel AVX with&#160;high-throughput,&#160;arithmetic&#160;capabilities covering&#160;fused multiply-add,&#160;<br/>fused multiply-subtract,&#160;fused multiply&#160;add/subtract interleave, signed-reversed&#160;multiply on fused multiply-add&#160;<br/>and multiply-subtract.&#160;FMA extensions provide 36&#160;256-bit&#160;floating-point instructions to&#160;perform&#160;computation on&#160;<br/>256-bit vectors and&#160;additional&#160;128-bit and scalar&#160;FMA&#160;instructions.</p>
<p style="position:absolute;top:203px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:204px;left:93px;white-space:nowrap" class="ft03"><a href="o_7281d5ea06a5b67a-349.html">Table&#160;14-15 lists&#160;</a>FMA instruction sets.</p>
<p style="position:absolute;top:259px;left:68px;white-space:nowrap" class="ft02">5.16&#160;</p>
<p style="position:absolute;top:259px;left:147px;white-space:nowrap" class="ft02">INTEL® ADVANCED VECTOR EXTENSIONS 2 (INTEL® AVX2)</p>
<p style="position:absolute;top:294px;left:68px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:291px;left:99px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:294px;left:110px;white-space:nowrap" class="ft03">&#160;AVX2 extends Intel&#160;AVX by&#160;promoting&#160;most of the&#160;128-bit&#160;SIMD&#160;integer&#160;instructions&#160;with&#160;256-bit numeric&#160;</p>
<p style="position:absolute;top:310px;left:68px;white-space:nowrap" class="ft06">processing capabilities. Intel AVX2&#160;instructions follow the&#160;same programming model as&#160;AVX instructions.&#160;<br/>In&#160;addition, AVX2 provide enhanced&#160;functionalities&#160;for&#160;broadcast/permute operations on&#160;data elements, vector&#160;<br/>shift&#160;instructions with&#160;variable-shift count per&#160;data element,&#160;and instructions&#160;to&#160;fetch non-contiguous data&#160;<br/>elements from memory.</p>
<p style="position:absolute;top:389px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:390px;left:93px;white-space:nowrap" class="ft03"><a href="o_7281d5ea06a5b67a-355.html">Table&#160;14-18&#160;</a>lists promoted vector integer instructions&#160;in&#160;AVX2.</p>
<p style="position:absolute;top:412px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:412px;left:93px;white-space:nowrap" class="ft03"><a href="o_7281d5ea06a5b67a-358.html">Table&#160;14-19&#160;</a>lists new instructions in&#160;AVX2&#160;that&#160;complements&#160;AVX.</p>
<p style="position:absolute;top:468px;left:68px;white-space:nowrap" class="ft02">5.17 INTEL®&#160;</p>
<p style="position:absolute;top:468px;left:214px;white-space:nowrap" class="ft02">TRANSACTIONAL&#160;</p>
<p style="position:absolute;top:468px;left:378px;white-space:nowrap" class="ft02">SYNCHRONIZATION&#160;EXTENSIONS (INTEL®&#160;TSX)</p>
<p style="position:absolute;top:501px;left:68px;white-space:nowrap" class="ft03">XABORT</p>
<p style="position:absolute;top:501px;left:230px;white-space:nowrap" class="ft03">Abort an&#160;RTM transaction&#160;execution.</p>
<p style="position:absolute;top:522px;left:68px;white-space:nowrap" class="ft03">XACQUIRE</p>
<p style="position:absolute;top:522px;left:230px;white-space:nowrap" class="ft03">Prefix&#160;hint to the beginning of an&#160;HLE&#160;transaction region.</p>
<p style="position:absolute;top:543px;left:68px;white-space:nowrap" class="ft03">XRELEASE</p>
<p style="position:absolute;top:543px;left:230px;white-space:nowrap" class="ft03">Prefix&#160;hint to the end&#160;of an HLE transaction&#160;region.</p>
<p style="position:absolute;top:564px;left:68px;white-space:nowrap" class="ft03">XBEGIN</p>
<p style="position:absolute;top:564px;left:230px;white-space:nowrap" class="ft03">Transaction begin of an&#160;RTM transaction&#160;region.</p>
<p style="position:absolute;top:585px;left:68px;white-space:nowrap" class="ft03">XEND</p>
<p style="position:absolute;top:585px;left:230px;white-space:nowrap" class="ft03">Transaction end&#160;of&#160;an&#160;RTM transaction&#160;region.</p>
<p style="position:absolute;top:606px;left:68px;white-space:nowrap" class="ft03">XTEST</p>
<p style="position:absolute;top:606px;left:230px;white-space:nowrap" class="ft03">Test if&#160;executing&#160;in a transactional region.</p>
<p style="position:absolute;top:661px;left:68px;white-space:nowrap" class="ft02">5.18 INTEL®&#160;</p>
<p style="position:absolute;top:661px;left:214px;white-space:nowrap" class="ft02">SHA&#160;</p>
<p style="position:absolute;top:661px;left:259px;white-space:nowrap" class="ft02">EXTENSIONS&#160;</p>
<p style="position:absolute;top:696px;left:68px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:693px;left:99px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:696px;left:110px;white-space:nowrap" class="ft03">&#160;SHA extensions&#160;provide&#160;a set&#160;of instructions that target the acceleration of the&#160;Secure Hash&#160;Algorithm&#160;</p>
<p style="position:absolute;top:712px;left:68px;white-space:nowrap" class="ft08">(SHA),&#160;specifically the&#160;SHA-1&#160;and SHA-256&#160;variants.&#160;<br/>SHA1MSG1</p>
<p style="position:absolute;top:733px;left:230px;white-space:nowrap" class="ft03">Perform an&#160;intermediate&#160;calculation for&#160;the next four SHA1 message&#160;dwords from&#160;the&#160;</p>
<p style="position:absolute;top:750px;left:229px;white-space:nowrap" class="ft03">previous message&#160;dwords.</p>
<p style="position:absolute;top:771px;left:68px;white-space:nowrap" class="ft03">SHA1MSG2</p>
<p style="position:absolute;top:771px;left:230px;white-space:nowrap" class="ft03">Perform the final calculation for the&#160;next&#160;four SHA1&#160;message dwords from the intermediate&#160;</p>
<p style="position:absolute;top:787px;left:229px;white-space:nowrap" class="ft03">message&#160;dwords.</p>
<p style="position:absolute;top:808px;left:68px;white-space:nowrap" class="ft03">SHA!NEXTE</p>
<p style="position:absolute;top:808px;left:230px;white-space:nowrap" class="ft03">Calculate&#160;SHA1&#160;state&#160;E after&#160;four rounds.</p>
<p style="position:absolute;top:829px;left:68px;white-space:nowrap" class="ft03">SHA1RNDS4</p>
<p style="position:absolute;top:829px;left:230px;white-space:nowrap" class="ft03">Perform four rounds&#160;of&#160;SHA1&#160;operations.</p>
<p style="position:absolute;top:850px;left:68px;white-space:nowrap" class="ft03">SHA256MSG1</p>
<p style="position:absolute;top:850px;left:230px;white-space:nowrap" class="ft03">Perform an&#160;intermediate&#160;calculation for the&#160;next four SHA256&#160;message&#160;dwords.</p>
<p style="position:absolute;top:871px;left:68px;white-space:nowrap" class="ft03">SHA256MSG2</p>
<p style="position:absolute;top:871px;left:230px;white-space:nowrap" class="ft03">Perform the&#160;final calculation for&#160;the&#160;next four SHA256&#160;message&#160;dwords.</p>
<p style="position:absolute;top:892px;left:68px;white-space:nowrap" class="ft03">SHA256RNDS2</p>
<p style="position:absolute;top:892px;left:230px;white-space:nowrap" class="ft03">Perform&#160;two&#160;rounds of SHA256 operations.</p>
<p style="position:absolute;top:948px;left:68px;white-space:nowrap" class="ft02">5.19&#160;</p>
<p style="position:absolute;top:948px;left:147px;white-space:nowrap" class="ft02">INTEL® ADVANCED&#160;VECTOR EXTENSIONS 512 (INTEL® AVX-512)</p>
<p style="position:absolute;top:982px;left:68px;white-space:nowrap" class="ft03">The Intel</p>
<p style="position:absolute;top:980px;left:128px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:982px;left:139px;white-space:nowrap" class="ft03">&#160;AVX-512&#160;family&#160;comprises&#160;a&#160;collection of&#160;512-bit SIMD&#160;instruction sets to&#160;accelerate&#160;a diverse&#160;range&#160;of&#160;</p>
<p style="position:absolute;top:999px;left:68px;white-space:nowrap" class="ft06">applications. Intel&#160;AVX-512 instructions provide a&#160;wide&#160;range&#160;of functionality that support programming&#160;in&#160;512-bit,&#160;<br/>256&#160;and 128-bit&#160;vector register,&#160;plus support for&#160;opmask&#160;registers and instructions operating on opmask registers.&#160;<br/>The collection of 512-bit SIMD instruction sets in Intel AVX-512 include&#160;new functionality not available in Intel AVX&#160;<br/>and Intel AVX2,&#160;and promoted instructions similar&#160;to equivalent&#160;ones in&#160;Intel AVX / Intel AVX2&#160;but&#160;with&#160;enhance-</p>
</div>
</body>
</html>
