
?
Feature available: %s
81*common2
ImplementationZ17-81
:
Feature available: %s
81*common2
	SynthesisZ17-81
s
+Loading parts and site information from %s
36*device2/
-/opt/Xilinx/Vivado/2013.1/data/parts/arch.xmlZ21-36
Ä
!Parsing RTL primitives file [%s]
14*netlist2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-14
â
*Finished parsing RTL primitives file [%s]
11*netlist2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-11
X
Sourcing tcl script '%s'
201*common2$
"/home/shep/.Xilinx/Vivado/init.tclZ17-201
5
Refreshing IP repositories
234*coregenZ19-234
`
Loaded user repository '%s'.
1135*coregen2%
#/home/shep/projects/hotline/ip/a4lsZ19-1700
b
Loaded user repository '%s'.
1135*coregen2'
%/home/shep/projects/hotline/ip/l2HCrtZ19-1700
`
Loaded Vivado repository '%s'.
1332*coregen2#
!/opt/Xilinx/Vivado/2013.1/data/ipZ19-2313
Z
Command: %s
53*	vivadotcl22
0synth_design -top fpgaTop -part xc7k325tffg900-2Z4-113
/

Starting synthesis...

3*	vivadotclZ4-3
r
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2

xc7k325tZ17-347
b
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2

xc7k325tZ17-349
”
,overwriting previous definition of module %s2490*oasys2
FIFO22w
s/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v2
518@Z8-2490
Ô
assignment to input %s1630*oasys2
value2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_top.v2
1938@Z8-1630
Ú
assignment to input %s1630*oasys2
value2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_upsizer.v2
2558@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
1928@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
1968@Z8-1630
Ò
assignment to input %s1630*oasys2
size2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
2628@Z8-1630
Ò
assignment to input %s1630*oasys2
size2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
2648@Z8-1630
Ú
assignment to input %s1630*oasys2
size2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
1968@Z8-1630
Ú
assignment to input %s1630*oasys2
size2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
1988@Z8-1630
Ù
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
1048@Z8-1630
Ù
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
1068@Z8-1630
Û
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
998@Z8-1630
Ù
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
1018@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1888@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1908@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
1158@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
1198@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
1118@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
1138@Z8-1630
›
assignment to input %s1630*oasys2
size2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
6318@Z8-1630
›
assignment to input %s1630*oasys2
size2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
6338@Z8-1630
—
,overwriting previous definition of module %s2490*oasys2
FIFO22u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-2490
‘
,overwriting previous definition of module %s2490*oasys2
mkA4LS2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
4488@Z8-2490
¢
,overwriting previous definition of module %s2490*oasys2#
!generic_baseblocks_v2_0_carry_and2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v2
618@Z8-2490
Æ
,overwriting previous definition of module %s2490*oasys2)
'generic_baseblocks_v2_0_carry_latch_and2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_latch_and.v2
618@Z8-2490
¨
,overwriting previous definition of module %s2490*oasys2(
&generic_baseblocks_v2_0_carry_latch_or2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_latch_or.v2
618@Z8-2490
†
,overwriting previous definition of module %s2490*oasys2"
 generic_baseblocks_v2_0_carry_or2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_or.v2
618@Z8-2490
ö
,overwriting previous definition of module %s2490*oasys2
generic_baseblocks_v2_0_carry2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry.v2
618@Z8-2490
®
,overwriting previous definition of module %s2490*oasys2&
$generic_baseblocks_v2_0_command_fifo2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v2
618@Z8-2490
º
,overwriting previous definition of module %s2490*oasys20
.generic_baseblocks_v2_0_comparator_mask_static2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_mask_static.v2
608@Z8-2490
Æ
,overwriting previous definition of module %s2490*oasys2)
'generic_baseblocks_v2_0_comparator_mask2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_mask.v2
608@Z8-2490
ƒ
,overwriting previous definition of module %s2490*oasys24
2generic_baseblocks_v2_0_comparator_sel_mask_static2∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_mask_static.v2
608@Z8-2490
∂
,overwriting previous definition of module %s2490*oasys2-
+generic_baseblocks_v2_0_comparator_sel_mask2≥
Æ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_mask.v2
608@Z8-2490
∫
,overwriting previous definition of module %s2490*oasys2/
-generic_baseblocks_v2_0_comparator_sel_static2µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_static.v2
608@Z8-2490
¨
,overwriting previous definition of module %s2490*oasys2(
&generic_baseblocks_v2_0_comparator_sel2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel.v2
608@Z8-2490
≤
,overwriting previous definition of module %s2490*oasys2+
)generic_baseblocks_v2_0_comparator_static2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-2490
§
,overwriting previous definition of module %s2490*oasys2$
"generic_baseblocks_v2_0_comparator2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator.v2
608@Z8-2490
û
,overwriting previous definition of module %s2490*oasys2!
generic_baseblocks_v2_0_mux_enc2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2
generic_baseblocks_v2_0_mux2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux.v2
618@Z8-2490
†
,overwriting previous definition of module %s2490*oasys2"
 generic_baseblocks_v2_0_nto1_mux2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_nto1_mux.v2
598@Z8-2490
§
,overwriting previous definition of module %s2490*oasys2$
"axi_infrastructure_v1_0_axi2vector2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-2490
§
,overwriting previous definition of module %s2490*oasys2$
"axi_infrastructure_v1_0_vector2axi2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-2490
∂
,overwriting previous definition of module %s2490*oasys2-
+axi_register_slice_v2_0_axic_register_slice2≥
Æ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-2490
¥
,overwriting previous definition of module %s2490*oasys2,
*axi_register_slice_v2_0_axi_register_slice2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-2490
ì
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_axic_fifo2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v2
638@Z8-2490
ë
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_fifo_gen2û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v2
598@Z8-2490
õ
,overwriting previous definition of module %s2490*oasys2"
 axi_data_fifo_v2_0_axic_srl_fifo2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-2490
£
,overwriting previous definition of module %s2490*oasys2&
$axi_data_fifo_v2_0_axic_reg_srl_fifo2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-2490
ì
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_ndeep_srl2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v2
578@Z8-2490
õ
,overwriting previous definition of module %s2490*oasys2"
 axi_data_fifo_v2_0_axi_data_fifo2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v2
648@Z8-2490
†
,overwriting previous definition of module %s2490*oasys2%
#axi_crossbar_v2_0_addr_arbiter_sasd2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v2
648@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2 
axi_crossbar_v2_0_addr_arbiter2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v2
648@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2 
axi_crossbar_v2_0_addr_decoder2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2 
axi_crossbar_v2_0_arbiter_resp2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_arbiter_resp.v2
578@Z8-2490
ò
,overwriting previous definition of module %s2490*oasys2!
axi_crossbar_v2_0_crossbar_sasd2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v2
788@Z8-2490
é
,overwriting previous definition of module %s2490*oasys2
axi_crossbar_v2_0_crossbar2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v2
898@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2 
axi_crossbar_v2_0_decerr_slave2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-2490
ò
,overwriting previous definition of module %s2490*oasys2!
axi_crossbar_v2_0_si_transactor2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-2490
é
,overwriting previous definition of module %s2490*oasys2
axi_crossbar_v2_0_splitter2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-2490
ê
,overwriting previous definition of module %s2490*oasys2
axi_crossbar_v2_0_wdata_mux2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2 
axi_crossbar_v2_0_wdata_router2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2 
axi_crossbar_v2_0_axi_crossbar2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-2490
•
,overwriting previous definition of module %s2490*oasys2#
!generic_baseblocks_v2_0_carry_and2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v2
618@Z8-2490
±
,overwriting previous definition of module %s2490*oasys2)
'generic_baseblocks_v2_0_carry_latch_and2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_latch_and.v2
618@Z8-2490
Ø
,overwriting previous definition of module %s2490*oasys2(
&generic_baseblocks_v2_0_carry_latch_or2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_latch_or.v2
618@Z8-2490
£
,overwriting previous definition of module %s2490*oasys2"
 generic_baseblocks_v2_0_carry_or2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_or.v2
618@Z8-2490
ù
,overwriting previous definition of module %s2490*oasys2
generic_baseblocks_v2_0_carry2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry.v2
618@Z8-2490
´
,overwriting previous definition of module %s2490*oasys2&
$generic_baseblocks_v2_0_command_fifo2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v2
618@Z8-2490
ø
,overwriting previous definition of module %s2490*oasys20
.generic_baseblocks_v2_0_comparator_mask_static2π
¥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_mask_static.v2
608@Z8-2490
±
,overwriting previous definition of module %s2490*oasys2)
'generic_baseblocks_v2_0_comparator_mask2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_mask.v2
608@Z8-2490
«
,overwriting previous definition of module %s2490*oasys24
2generic_baseblocks_v2_0_comparator_sel_mask_static2Ω
∏/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_mask_static.v2
608@Z8-2490
π
,overwriting previous definition of module %s2490*oasys2-
+generic_baseblocks_v2_0_comparator_sel_mask2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_mask.v2
608@Z8-2490
Ω
,overwriting previous definition of module %s2490*oasys2/
-generic_baseblocks_v2_0_comparator_sel_static2∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_static.v2
608@Z8-2490
Ø
,overwriting previous definition of module %s2490*oasys2(
&generic_baseblocks_v2_0_comparator_sel2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel.v2
608@Z8-2490
µ
,overwriting previous definition of module %s2490*oasys2+
)generic_baseblocks_v2_0_comparator_static2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-2490
ß
,overwriting previous definition of module %s2490*oasys2$
"generic_baseblocks_v2_0_comparator2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator.v2
608@Z8-2490
°
,overwriting previous definition of module %s2490*oasys2!
generic_baseblocks_v2_0_mux_enc2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-2490
ô
,overwriting previous definition of module %s2490*oasys2
generic_baseblocks_v2_0_mux2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux.v2
618@Z8-2490
£
,overwriting previous definition of module %s2490*oasys2"
 generic_baseblocks_v2_0_nto1_mux2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_nto1_mux.v2
598@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_axic_fifo2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v2
638@Z8-2490
î
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_fifo_gen2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v2
598@Z8-2490
û
,overwriting previous definition of module %s2490*oasys2"
 axi_data_fifo_v2_0_axic_srl_fifo2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-2490
¶
,overwriting previous definition of module %s2490*oasys2&
$axi_data_fifo_v2_0_axic_reg_srl_fifo2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_ndeep_srl2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v2
578@Z8-2490
û
,overwriting previous definition of module %s2490*oasys2"
 axi_data_fifo_v2_0_axi_data_fifo2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v2
648@Z8-2490
ß
,overwriting previous definition of module %s2490*oasys2$
"axi_infrastructure_v1_0_axi2vector2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-2490
ß
,overwriting previous definition of module %s2490*oasys2$
"axi_infrastructure_v1_0_vector2axi2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-2490
π
,overwriting previous definition of module %s2490*oasys2-
+axi_register_slice_v2_0_axic_register_slice2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-2490
∑
,overwriting previous definition of module %s2490*oasys2,
*axi_register_slice_v2_0_axi_register_slice2µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-2490
•
,overwriting previous definition of module %s2490*oasys2#
!generic_baseblocks_v2_0_carry_and2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v2
618@Z8-2490
±
,overwriting previous definition of module %s2490*oasys2)
'generic_baseblocks_v2_0_carry_latch_and2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_latch_and.v2
618@Z8-2490
Ø
,overwriting previous definition of module %s2490*oasys2(
&generic_baseblocks_v2_0_carry_latch_or2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_latch_or.v2
618@Z8-2490
£
,overwriting previous definition of module %s2490*oasys2"
 generic_baseblocks_v2_0_carry_or2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_or.v2
618@Z8-2490
ù
,overwriting previous definition of module %s2490*oasys2
generic_baseblocks_v2_0_carry2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry.v2
618@Z8-2490
´
,overwriting previous definition of module %s2490*oasys2&
$generic_baseblocks_v2_0_command_fifo2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v2
618@Z8-2490
ø
,overwriting previous definition of module %s2490*oasys20
.generic_baseblocks_v2_0_comparator_mask_static2π
¥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_mask_static.v2
608@Z8-2490
±
,overwriting previous definition of module %s2490*oasys2)
'generic_baseblocks_v2_0_comparator_mask2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_mask.v2
608@Z8-2490
«
,overwriting previous definition of module %s2490*oasys24
2generic_baseblocks_v2_0_comparator_sel_mask_static2Ω
∏/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_mask_static.v2
608@Z8-2490
π
,overwriting previous definition of module %s2490*oasys2-
+generic_baseblocks_v2_0_comparator_sel_mask2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_mask.v2
608@Z8-2490
Ω
,overwriting previous definition of module %s2490*oasys2/
-generic_baseblocks_v2_0_comparator_sel_static2∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel_static.v2
608@Z8-2490
Ø
,overwriting previous definition of module %s2490*oasys2(
&generic_baseblocks_v2_0_comparator_sel2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_sel.v2
608@Z8-2490
µ
,overwriting previous definition of module %s2490*oasys2+
)generic_baseblocks_v2_0_comparator_static2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-2490
ß
,overwriting previous definition of module %s2490*oasys2$
"generic_baseblocks_v2_0_comparator2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator.v2
608@Z8-2490
°
,overwriting previous definition of module %s2490*oasys2!
generic_baseblocks_v2_0_mux_enc2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-2490
ô
,overwriting previous definition of module %s2490*oasys2
generic_baseblocks_v2_0_mux2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux.v2
618@Z8-2490
£
,overwriting previous definition of module %s2490*oasys2"
 generic_baseblocks_v2_0_nto1_mux2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_nto1_mux.v2
598@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_axic_fifo2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_fifo.v2
638@Z8-2490
î
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_fifo_gen2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_fifo_gen.v2
598@Z8-2490
û
,overwriting previous definition of module %s2490*oasys2"
 axi_data_fifo_v2_0_axic_srl_fifo2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-2490
¶
,overwriting previous definition of module %s2490*oasys2&
$axi_data_fifo_v2_0_axic_reg_srl_fifo2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-2490
ñ
,overwriting previous definition of module %s2490*oasys2
axi_data_fifo_v2_0_ndeep_srl2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v2
578@Z8-2490
û
,overwriting previous definition of module %s2490*oasys2"
 axi_data_fifo_v2_0_axi_data_fifo2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axi_data_fifo.v2
648@Z8-2490
ß
,overwriting previous definition of module %s2490*oasys2$
"axi_infrastructure_v1_0_axi2vector2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-2490
ß
,overwriting previous definition of module %s2490*oasys2$
"axi_infrastructure_v1_0_vector2axi2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-2490
π
,overwriting previous definition of module %s2490*oasys2-
+axi_register_slice_v2_0_axic_register_slice2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-2490
∑
,overwriting previous definition of module %s2490*oasys2,
*axi_register_slice_v2_0_axi_register_slice2µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-2490
µ
,overwriting previous definition of module %s2490*oasys2)
'axi_protocol_converter_v2_0_a_axi3_conv2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_a_axi3_conv.v2
618@Z8-2490
±
,overwriting previous definition of module %s2490*oasys2'
%axi_protocol_converter_v2_0_axi3_conv2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axi3_conv.v2
688@Z8-2490
∑
,overwriting previous definition of module %s2490*oasys2*
(axi_protocol_converter_v2_0_axilite_conv2∑
≤/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_axilite_conv.v2
598@Z8-2490
µ
,overwriting previous definition of module %s2490*oasys2)
'axi_protocol_converter_v2_0_r_axi3_conv2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_protocol_converter_v2_0/hdl/verilog/axi_protocol_converter_v2_0_r_axi3_conv.v2
608@Z8-2490
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-24902
100Z17-14
E
%s*synth26
4-------> Message [Synth 8-2490] suppressed 31 times

â
%s*synth2z
xstarting Rtl Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 288.141 ; gain = 173.648

t
synthesizing module '%s'638*oasys2	
fpgaTop2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-638
Ü
synthesizing module '%s'638*oasys2	
IBUFGDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2	
IBUFGDS2
12
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-256
â
synthesizing module '%s'638*oasys2

IDELAYCTRL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2
22
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-256
§
synthesizing module '%s'638*oasys2

design_12\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-638
£
synthesizing module '%s'638*oasys2
xVIA2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
46428@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2
xVIA2
32
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
46428@Z8-256
Å
synthesizing module '%s'638*oasys2
GND2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
37018@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2
42
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
37018@Z8-256
Ç
synthesizing module '%s'638*oasys2
VCC2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390008@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2
52
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390008@Z8-256
ª
synthesizing module '%s'638*oasys2
design_1_axi_interconnect_1_02\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
9458@Z8-638
∑
synthesizing module '%s'638*oasys2
m00_couplers_imp_1HQUX1D2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
30998@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2
m00_couplers_imp_1HQUX1D2
62
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
30998@Z8-256
Ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
m00_couplers2
m00_couplers_imp_1HQUX1D2
742
732\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
16038@Z8-350
∂
synthesizing module '%s'638*oasys2
m01_couplers_imp_CW3EGV2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
33578@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys2
m01_couplers_imp_CW3EGV2
72
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
33578@Z8-256
Å
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
m01_couplers2
m01_couplers_imp_CW3EGV2
742
732\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
16778@Z8-350
∑
synthesizing module '%s'638*oasys2
m02_couplers_imp_1IQC0SC2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
36158@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2
m02_couplers_imp_1IQC0SC2
82
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
36158@Z8-256
Ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
m02_couplers2
m02_couplers_imp_1IQC0SC2
742
732\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
17518@Z8-350
∂
synthesizing module '%s'638*oasys2
s00_couplers_imp_A5QIOZ2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
38738@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys2
s00_couplers_imp_A5QIOZ2
92
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
38738@Z8-256
Å
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
s00_couplers2
s00_couplers_imp_A5QIOZ2
702
572\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
18258@Z8-350
»
synthesizing module '%s'638*oasys2
design_1_xbar_02x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2
568@Z8-638
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_axi_crossbar2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

Å
%s*synth2Ò
Ó	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 

°
%s*synth2ë
é	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001100 

\
%s*synth2M
K	Parameter C_S_AXI_BASE_ID bound to: 32'b00000000000000000000000000000000 

d
%s*synth2U
S	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 32'b00000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

©
%s*synth2ô
ñ	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

®
%s*synth2ò
ï	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

F
%s*synth27
5	Parameter C_R_REGISTER bound to: 1 - type: integer 

b
%s*synth2S
Q	Parameter C_S_AXI_SINGLE_THREAD bound to: 32'b00000000000000000000000000000001 

e
%s*synth2V
T	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 32'b00000000000000000000000000000001 

d
%s*synth2U
S	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 32'b00000000000000000000000000000001 

§
%s*synth2î
ë	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

£
%s*synth2ì
ê	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

a
%s*synth2R
P	Parameter C_S_AXI_ARB_PRIORITY bound to: 32'b00000000000000000000000000000000 

ù
%s*synth2ç
ä	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

M
%s*synth2>
<	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 

t
%s*synth2e
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 

|
%s*synth2m
k	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

|
%s*synth2m
k	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

=
%s*synth2.
,	Parameter P_AXILITE_SIZE bound to: 3'b010 

4
%s*synth2%
#	Parameter P_INCR bound to: 2'b01 

E
%s*synth26
4	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 

D
%s*synth25
3	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 

C
%s*synth24
2	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 

ü
%s*synth2è
å	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

?
%s*synth20
.	Parameter P_LEN bound to: 8 - type: integer 

@
%s*synth21
/	Parameter P_LOCK bound to: 1 - type: integer 

Ç
synthesizing module '%s'638*oasys2!
axi_crossbar_v2_0_crossbar_sasd2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v2
788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 

Å
%s*synth2Ò
Ó	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 

Å
%s*synth2Ò
Ó	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000010111111111111111100000000000000000000000000000000000000000000000100001111111111110000000000000000000000000000000000000000000000000000111111111111 

|
%s*synth2m
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

|
%s*synth2m
k	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 

E
%s*synth26
4	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 

D
%s*synth25
3	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 

a
%s*synth2R
P	Parameter C_S_AXI_ARB_PRIORITY bound to: 32'b00000000000000000000000000000000 

ù
%s*synth2ç
ä	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ü
%s*synth2è
å	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

F
%s*synth27
5	Parameter C_R_REGISTER bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 

S
%s*synth2D
B	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 

H
%s*synth29
7	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 

H
%s*synth29
7	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter P_M_SECURE_MASK bound to: 3'b000 

?
%s*synth20
.	Parameter P_M_AXILITE_MASK bound to: 3'b000 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

E
%s*synth26
4	Parameter P_FULLY_REG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

ä
synthesizing module '%s'638*oasys2%
#axi_crossbar_v2_0_addr_arbiter_sasd2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v2
648@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_NUM_S bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter C_GRANT_ENC bound to: 1 - type: integer 

[
%s*synth2L
J	Parameter C_ARB_PRIORITY bound to: 32'b00000000000000000000000000000000 

8
%s*synth2)
'	Parameter P_PRIO_MASK bound to: 1'b0 

§
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_crossbar_v2_0_addr_arbiter_sasd2
102
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v2
648@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_addr_decoder2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_NUM_TARGETS bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_REGION_ENC bound to: 1 - type: integer 

˚
%s*synth2Î
Ë	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 

˚
%s*synth2Î
Ë	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000010111111111111111100000000000000000000000000000000000000000000000100001111111111110000000000000000000000000000000000000000000000000000111111111111 

=
%s*synth2.
,	Parameter C_TARGET_QUAL bound to: 4'b0111 

F
%s*synth27
5	Parameter C_RESOLUTION bound to: 2 - type: integer 

P
%s*synth2A
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 

ü
synthesizing module '%s'638*oasys2+
)generic_baseblocks_v2_0_comparator_static2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

è
synthesizing module '%s'638*oasys2#
!generic_baseblocks_v2_0_carry_and2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v2
618@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!generic_baseblocks_v2_0_carry_and2
112
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v2
618@Z8-256
π
%done synthesizing module '%s' (%s#%s)256*oasys2+
)generic_baseblocks_v2_0_comparator_static2
122
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
Ø
synthesizing module '%s'638*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized02¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b000000000000000100000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized02
122
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
Ø
synthesizing module '%s'638*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized12¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b000000000000001000000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized12
122
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_addr_decoder2
132
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-256
¯
synthesizing module '%s'638*oasys2
axi_crossbar_v2_0_splitter2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-638
A
%s*synth22
0	Parameter C_NUM_M bound to: 3 - type: integer 

í
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_crossbar_v2_0_splitter2
142
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-256
à
synthesizing module '%s'638*oasys2,
*axi_crossbar_v2_0_splitter__parameterized02ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-638
A
%s*synth22
0	Parameter C_NUM_M bound to: 2 - type: integer 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_crossbar_v2_0_splitter__parameterized02
142
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-256
ã
synthesizing module '%s'638*oasys2!
generic_baseblocks_v2_0_mux_enc2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2!
generic_baseblocks_v2_0_mux_enc2
152
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized02
152
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized12™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized12
152
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
£
synthesizing module '%s'638*oasys2-
+axi_register_slice_v2_0_axic_register_slice2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 

ä
-case statement is not full and has no default155*oasys2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1838@Z8-155
û
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1638@Z8-2943
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2-
+axi_register_slice_v2_0_axic_register_slice2
162
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized22™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized22
162
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_decerr_slave2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-638
H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 

@
%s*synth21
/	Parameter C_RESP bound to: 3 - type: integer 

:
%s*synth2+
)	Parameter P_WRITE_IDLE bound to: 2'b00 

:
%s*synth2+
)	Parameter P_WRITE_DATA bound to: 2'b01 

:
%s*synth2+
)	Parameter P_WRITE_RESP bound to: 2'b10 

8
%s*synth2)
'	Parameter P_READ_IDLE bound to: 1'b0 

8
%s*synth2)
'	Parameter P_READ_DATA bound to: 1'b1 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_decerr_slave2
172
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_crossbar_v2_0_crossbar_sasd2
182
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v2
788@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_axi_crossbar2
192
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_xbar_02
202
4502x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2
568@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_axi_interconnect_1_02
212
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
9458@Z8-256
ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
axi_interconnect_12
design_1_axi_interconnect_1_02
1482
992\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
4868@Z8-350
º
synthesizing module '%s'638*oasys2
design_1_axi_interconnect_2_12\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
19268@Z8-638
∑
synthesizing module '%s'638*oasys2
m00_couplers_imp_1GO73FE2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
28138@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys2
m00_couplers_imp_1GO73FE2
222
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
28138@Z8-256
∂
synthesizing module '%s'638*oasys2
s00_couplers_imp_OOUNSO2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
41178@Z8-638
—
synthesizing module '%s'638*oasys2
design_1_auto_us_02~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2
568@Z8-638
â
synthesizing module '%s'638*oasys2
axi_dwidth_converter_v2_0_top2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter P_CONVERSION bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 

ô
synthesizing module '%s'638*oasys2'
%axi_dwidth_converter_v2_0_axi_upsizer2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

7
%s*synth2(
&	Parameter P_SI_LT_MI bound to: 1'b1 

F
%s*synth27
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter P_NO_FIFO bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_PKTFIFO bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 

D
%s*synth25
3	Parameter P_DATAFIFO bound to: 3 - type: integer 

H
%s*synth29
7	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 

7
%s*synth2(
&	Parameter P_CLK_CONV bound to: 1'b0 

M
%s*synth2>
<	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 

°
synthesizing module '%s'638*oasys2,
*axi_register_slice_v2_0_axi_register_slice2µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

ë
synthesizing module '%s'638*oasys2$
"axi_infrastructure_v1_0_axi2vector2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_infrastructure_v1_0_axi2vector2
232
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized02∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized02
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized12∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 73 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized12
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized22∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized22
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized32∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized32
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized42∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized42
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
ë
synthesizing module '%s'638*oasys2$
"axi_infrastructure_v1_0_vector2axi2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_infrastructure_v1_0_vector2axi2
242
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_register_slice_v2_0_axi_register_slice2
252
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
ï
synthesizing module '%s'638*oasys2%
#axi_dwidth_converter_v2_0_a_upsizer2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 

ï
synthesizing module '%s'638*oasys2&
$generic_baseblocks_v2_0_command_fifo2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v2
618@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 

Ø
%done synthesizing module '%s' (%s#%s)256*oasys2&
$generic_baseblocks_v2_0_command_fifo2
262
4502Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v2
618@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_dwidth_converter_v2_0_a_upsizer2
272
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-256
ï
synthesizing module '%s'638*oasys2%
#axi_dwidth_converter_v2_0_r_upsizer2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_upsizer.v2
618@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

Ø
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_dwidth_converter_v2_0_r_upsizer2
282
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_upsizer.v2
618@Z8-256
±
synthesizing module '%s'638*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized02µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized02≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized02
282
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized52∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 145 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized52
282
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized62∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 132 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 

ä
-case statement is not full and has no default155*oasys2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1838@Z8-155
û
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1638@Z8-2943
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized62
282
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized02≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized02
282
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized02
282
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2'
%axi_dwidth_converter_v2_0_axi_upsizer2
292
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_dwidth_converter_v2_0_top2
302
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_auto_us_02
312
4502~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2
568@Z8-256
˜
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2	
auto_us2
design_1_auto_us_02
342
332\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
43278@Z8-350
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awaddr2
s00_couplers_imp_OOUNSOZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awburst2
s00_couplers_imp_OOUNSOZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awcache2
s00_couplers_imp_OOUNSOZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awlen2
s00_couplers_imp_OOUNSOZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awlock2
s00_couplers_imp_OOUNSOZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awprot2
s00_couplers_imp_OOUNSOZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awqos2
s00_couplers_imp_OOUNSOZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awsize2
s00_couplers_imp_OOUNSOZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_awvalid2
s00_couplers_imp_OOUNSOZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_bready2
s00_couplers_imp_OOUNSOZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_wdata2
s00_couplers_imp_OOUNSOZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_wlast2
s00_couplers_imp_OOUNSOZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_wstrb2
s00_couplers_imp_OOUNSOZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_wvalid2
s00_couplers_imp_OOUNSOZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_awready2
s00_couplers_imp_OOUNSOZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_bresp2
s00_couplers_imp_OOUNSOZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_bvalid2
s00_couplers_imp_OOUNSOZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_wready2
s00_couplers_imp_OOUNSOZ8-3848
–
%done synthesizing module '%s' (%s#%s)256*oasys2
s00_couplers_imp_OOUNSO2
322
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
41178@Z8-256
∑
synthesizing module '%s'638*oasys2
s01_couplers_imp_1EUCYPY2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
43638@Z8-638
—
synthesizing module '%s'638*oasys2
design_1_auto_us_12~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v2
568@Z8-638
ô
synthesizing module '%s'638*oasys2/
-axi_dwidth_converter_v2_0_top__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter P_CONVERSION bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 

©
synthesizing module '%s'638*oasys27
5axi_dwidth_converter_v2_0_axi_upsizer__parameterized02≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

7
%s*synth2(
&	Parameter P_SI_LT_MI bound to: 1'b1 

F
%s*synth27
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter P_NO_FIFO bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_PKTFIFO bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 

D
%s*synth25
3	Parameter P_DATAFIFO bound to: 3 - type: integer 

H
%s*synth29
7	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 

7
%s*synth2(
&	Parameter P_CLK_CONV bound to: 1'b0 

M
%s*synth2>
<	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 

±
synthesizing module '%s'638*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized12µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized12
322
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
•
synthesizing module '%s'638*oasys25
3axi_dwidth_converter_v2_0_a_upsizer__parameterized02∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 

ø
%done synthesizing module '%s' (%s#%s)256*oasys25
3axi_dwidth_converter_v2_0_a_upsizer__parameterized02
322
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-256
ï
synthesizing module '%s'638*oasys2%
#axi_dwidth_converter_v2_0_w_upsizer2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer.v2
638@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

Ø
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_dwidth_converter_v2_0_w_upsizer2
332
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer.v2
638@Z8-256
í
0Net %s in module/entity %s does not have driver.3422*oasys2
m_axi_rready27
5axi_dwidth_converter_v2_0_axi_upsizer__parameterized0Z8-3848
√
%done synthesizing module '%s' (%s#%s)256*oasys27
5axi_dwidth_converter_v2_0_axi_upsizer__parameterized02
332
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2/
-axi_dwidth_converter_v2_0_top__parameterized02
332
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_auto_us_12
342
4502~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v2
568@Z8-256
˜
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2	
auto_us2
design_1_auto_us_12
402
392\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
46018@Z8-350
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_araddr2
s01_couplers_imp_1EUCYPYZ8-3848
v
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arburst2
s01_couplers_imp_1EUCYPYZ8-3848
v
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arcache2
s01_couplers_imp_1EUCYPYZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2

M_AXI_arid2
s01_couplers_imp_1EUCYPYZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arlen2
s01_couplers_imp_1EUCYPYZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arlock2
s01_couplers_imp_1EUCYPYZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arprot2
s01_couplers_imp_1EUCYPYZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arqos2
s01_couplers_imp_1EUCYPYZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arsize2
s01_couplers_imp_1EUCYPYZ8-3848
v
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_arvalid2
s01_couplers_imp_1EUCYPYZ8-3848
s
0Net %s in module/entity %s does not have driver.3422*oasys2

M_AXI_awid2
s01_couplers_imp_1EUCYPYZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
M_AXI_rready2
s01_couplers_imp_1EUCYPYZ8-3848
v
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_arready2
s01_couplers_imp_1EUCYPYZ8-3848
r
0Net %s in module/entity %s does not have driver.3422*oasys2
	S_AXI_bid2
s01_couplers_imp_1EUCYPYZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_rdata2
s01_couplers_imp_1EUCYPYZ8-3848
r
0Net %s in module/entity %s does not have driver.3422*oasys2
	S_AXI_rid2
s01_couplers_imp_1EUCYPYZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_rlast2
s01_couplers_imp_1EUCYPYZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_rresp2
s01_couplers_imp_1EUCYPYZ8-3848
u
0Net %s in module/entity %s does not have driver.3422*oasys2
S_AXI_rvalid2
s01_couplers_imp_1EUCYPYZ8-3848
—
%done synthesizing module '%s' (%s#%s)256*oasys2
s01_couplers_imp_1EUCYPY2
352
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
43638@Z8-256
»
synthesizing module '%s'638*oasys2
design_1_xbar_12x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v2
568@Z8-638
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_axi_crossbar__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

~
%s*synth2o
m	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

_
%s*synth2P
N	Parameter C_M_AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000011110 

|
%s*synth2m
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 

Ñ
%s*synth2u
s	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

g
%s*synth2X
V	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

f
%s*synth2W
U	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

F
%s*synth27
5	Parameter C_R_REGISTER bound to: 0 - type: integer 

Ç
%s*synth2s
q	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

Ö
%s*synth2v
t	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 

Ñ
%s*synth2u
s	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

b
%s*synth2S
Q	Parameter C_M_AXI_WRITE_ISSUING bound to: 32'b00000000000000000000000000000010 

a
%s*synth2R
P	Parameter C_M_AXI_READ_ISSUING bound to: 32'b00000000000000000000000000000010 

Å
%s*synth2r
p	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

M
%s*synth2>
<	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 

t
%s*synth2e
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 

ø
%s*synth2Ø
¨	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

ø
%s*synth2Ø
¨	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

=
%s*synth2.
,	Parameter P_AXILITE_SIZE bound to: 3'b010 

4
%s*synth2%
#	Parameter P_INCR bound to: 2'b01 

C
%s*synth24
2	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 

D
%s*synth25
3	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 

C
%s*synth24
2	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 

]
%s*synth2N
L	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 

?
%s*synth20
.	Parameter P_LEN bound to: 8 - type: integer 

@
%s*synth21
/	Parameter P_LOCK bound to: 1 - type: integer 

¯
synthesizing module '%s'638*oasys2
axi_crossbar_v2_0_crossbar2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v2
898@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

~
%s*synth2o
m	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

~
%s*synth2o
m	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

ø
%s*synth2Ø
¨	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

ø
%s*synth2Ø
¨	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

Ñ
%s*synth2u
s	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 

C
%s*synth24
2	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 

C
%s*synth24
2	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 

g
%s*synth2X
V	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

f
%s*synth2W
U	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

Ç
%s*synth2s
q	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

Ö
%s*synth2v
t	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 

Ñ
%s*synth2u
s	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

b
%s*synth2S
Q	Parameter C_M_AXI_WRITE_ISSUING bound to: 32'b00000000000000000000000000000010 

a
%s*synth2R
P	Parameter C_M_AXI_READ_ISSUING bound to: 32'b00000000000000000000000000000010 

Å
%s*synth2r
p	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

]
%s*synth2N
L	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

|
%s*synth2m
k	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 

|
%s*synth2m
k	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 

}
%s*synth2n
l	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 

}
%s*synth2n
l	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 

L
%s*synth2=
;	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 

L
%s*synth2=
;	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter P_ST_RMESG_WIDTH bound to: 131 - type: integer 

L
%s*synth2=
;	Parameter P_WR_WMESG_WIDTH bound to: 146 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

B
%s*synth23
1	Parameter P_SIMPLE bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 

D
%s*synth25
3	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 

á
%s*synth2x
v	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 

Ü
%s*synth2w
u	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 

á
%s*synth2x
v	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 

Ü
%s*synth2w
u	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 

Å
%s*synth2r
p	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

Ç
%s*synth2s
q	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

Ç
synthesizing module '%s'638*oasys2!
axi_crossbar_v2_0_si_transactor2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 0 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

I
%s*synth2:
8	Parameter C_RMESG_WIDTH bound to: 131 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b0 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b0 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter P_RMUX_MESG_WIDTH bound to: 133 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_NUM_TARGETS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_REGION_ENC bound to: 1 - type: integer 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

;
%s*synth2,
*	Parameter C_TARGET_QUAL bound to: 2'b01 

F
%s*synth27
5	Parameter C_RESOLUTION bound to: 2 - type: integer 

P
%s*synth2A
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 

Ø
synthesizing module '%s'638*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized22¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized22
352
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized02
352
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized32™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 133 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized32
352
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
à
synthesizing module '%s'638*oasys2"
 axi_data_fifo_v2_0_axic_srl_fifo2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

Ä
synthesizing module '%s'638*oasys2
axi_data_fifo_v2_0_ndeep_srl2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v2
578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

C
%s*synth24
2	Parameter C_A_WIDTH bound to: 2 - type: integer 

D
%s*synth25
3	Parameter P_SRLASIZE bound to: 5 - type: integer 

C
%s*synth24
2	Parameter P_NUMSRLS bound to: 1 - type: integer 

Ü
synthesizing module '%s'638*oasys2	
SRLC32E2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-638
Q
%s*synth2B
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 

†
%done synthesizing module '%s' (%s#%s)256*oasys2	
SRLC32E2
362
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_data_fifo_v2_0_ndeep_srl2
372
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v2
578@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2"
 axi_data_fifo_v2_0_axic_srl_fifo2
382
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_crossbar_v2_0_si_transactor2
392
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
í
synthesizing module '%s'638*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized02°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 0 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b0 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b0 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized42™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized42
392
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
ò
synthesizing module '%s'638*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized02¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized02
392
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized02
392
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_wdata_router2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

ê
synthesizing module '%s'638*oasys2&
$axi_data_fifo_v2_0_axic_reg_srl_fifo2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
™
%done synthesizing module '%s' (%s#%s)256*oasys2&
$axi_data_fifo_v2_0_axic_reg_srl_fifo2
402
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_wdata_router2
412
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-256
í
synthesizing module '%s'638*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized12°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 1 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

I
%s*synth2:
8	Parameter C_RMESG_WIDTH bound to: 131 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b1 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b1 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter P_RMUX_MESG_WIDTH bound to: 133 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

¨
%done synthesizing module '%s' (%s#%s)256*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized12
412
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
í
synthesizing module '%s'638*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized22°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 1 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b1 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b1 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

¨
%done synthesizing module '%s' (%s#%s)256*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized22
412
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_wdata_router__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

†
synthesizing module '%s'638*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
∫
%done synthesizing module '%s' (%s#%s)256*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized02
412
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_wdata_router__parameterized02
412
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-256
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized12†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_NUM_TARGETS bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_REGION_ENC bound to: 0 - type: integer 

ª
%s*synth2´
®	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

ª
%s*synth2´
®	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

<
%s*synth2-
+	Parameter C_TARGET_QUAL bound to: 3'b011 

F
%s*synth27
5	Parameter C_RESOLUTION bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 

™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized12
412
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-256
˙
synthesizing module '%s'638*oasys2
axi_crossbar_v2_0_wdata_mux2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

†
synthesizing module '%s'638*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized12™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
∫
%done synthesizing module '%s' (%s#%s)256*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized12
412
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized52™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 146 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized52
412
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_crossbar_v2_0_wdata_mux2
422
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-256
ò
synthesizing module '%s'638*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized12¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized12
422
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
±
synthesizing module '%s'638*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized22µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized12≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized12
422
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized72∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 31 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized72
422
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized82∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized82
422
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized12≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized12
422
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized22
422
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
ä
synthesizing module '%s'638*oasys2-
+axi_crossbar_v2_0_wdata_mux__parameterized02ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

†
synthesizing module '%s'638*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized22™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
∫
%done synthesizing module '%s' (%s#%s)256*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized22
422
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2-
+axi_crossbar_v2_0_wdata_mux__parameterized02
422
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-256
ò
synthesizing module '%s'638*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized22¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized22
422
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_addr_arbiter2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v2
648@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_NUM_S bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_MESG_WIDTH bound to: 64 - type: integer 

{
%s*synth2l
j	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

9
%s*synth2*
(	Parameter P_PRIO_MASK bound to: 2'b00 

õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized62™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized62
422
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized72™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized72
422
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
≈
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
gen_arbiter.next_rr_hot_reg2
162
22†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v2
2758@Z8-3936
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_addr_arbiter2
432
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v2
648@Z8-256
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_decerr_slave__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-638
H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

@
%s*synth21
/	Parameter C_RESP bound to: 3 - type: integer 

:
%s*synth2+
)	Parameter P_WRITE_IDLE bound to: 2'b00 

:
%s*synth2+
)	Parameter P_WRITE_DATA bound to: 2'b01 

:
%s*synth2+
)	Parameter P_WRITE_RESP bound to: 2'b10 

8
%s*synth2)
'	Parameter P_READ_IDLE bound to: 1'b0 

8
%s*synth2)
'	Parameter P_READ_DATA bound to: 1'b1 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

Ù
-case statement is not full and has no default155*oasys2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
1948@Z8-155
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_decerr_slave__parameterized02
432
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_crossbar_v2_0_crossbar2
442
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v2
898@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_axi_crossbar__parameterized02
442
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_xbar_12
452
4502x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v2
568@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_axi_interconnect_2_12
462
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
19268@Z8-256
é
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
axi_interconnect_22
design_1_axi_interconnect_2_12
1172
1022\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
5868@Z8-350
ﬂ
synthesizing module '%s'638*oasys2
design_1_axi_vdma_1_02á
Ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd2
1338@Z8-638
Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

O
%s*synth2@
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_S2MM_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

≠
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

axi_vdma2ç
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd2
1512
U02

axi_vdma2á
Ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd2
3038@Z8-3491
⁄
synthesizing module '%s'638*oasys2

axi_vdma2è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd2
5868@Z8-638
Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

O
%s*synth2@
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_S2MM_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_INSTANCE bound to: axi_vdma - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 


synthesizing module '%s'638*oasys2
axi_vdma_rst_module2ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd2
2598@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

Ê
synthesizing module '%s'638*oasys2
axi_vdma_reset2ï
ê/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reset.vhd2
1948@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

‚
synthesizing module '%s'638*oasys2
axi_vdma_cdc2ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 14 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

f
0Net %s in module/entity %s does not have driver.3422*oasys2
	prmry_out2
axi_vdma_cdcZ8-3848
k
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdcZ8-3848
l
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdcZ8-3848
¸
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc2
472
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized02ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 7 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

v
0Net %s in module/entity %s does not have driver.3422*oasys2
	prmry_out2
axi_vdma_cdc__parameterized0Z8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdc__parameterized0Z8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdc__parameterized0Z8-3848
å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized02
472
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized12ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

w
0Net %s in module/entity %s does not have driver.3422*oasys2

scndry_out2
axi_vdma_cdc__parameterized1Z8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdc__parameterized1Z8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdc__parameterized1Z8-3848
å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized12
472
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reset2
482
4502ï
ê/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reset.vhd2
1948@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_rst_module2
492
4502ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd2
2598@Z8-256
Ë
synthesizing module '%s'638*oasys2
axi_vdma_reg_if2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd2
3268@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

?
%s*synth20
.	Parameter C_VERSION_MAJOR bound to: 4'b0110 

C
%s*synth24
2	Parameter C_VERSION_MINOR bound to: 8'b00000000 

B
%s*synth23
1	Parameter C_VERSION_REVISION bound to: 4'b0000 

Z
%s*synth2K
I	Parameter C_REVISION_NUMBER bound to: Build Number: P58 - type: string 

Í
synthesizing module '%s'638*oasys2
axi_vdma_lite_if2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
2488@Z8-638
C
%s*synth24
2	Parameter C_MM2S_IS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_S2MM_IS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_NUM_CE bound to: 62 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized22ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 12 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

v
0Net %s in module/entity %s does not have driver.3422*oasys2
	prmry_out2
axi_vdma_cdc__parameterized2Z8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdc__parameterized2Z8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdc__parameterized2Z8-3848
å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized22
492
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2Q
OGEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg2
92
82ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
12618@Z8-3936

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2Q
OGEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg2
92
82ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
12508@Z8-3936
ˇ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
4098@Z8-2943
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_lite_if2
502
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
2488@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reg_if2
512
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd2
3268@Z8-256
Ë
synthesizing module '%s'638*oasys2
axi_vdma_intrpt2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd2
2548@Z8-638
G
%s*synth28
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 

Ç
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_intrpt2
522
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd2
2548@Z8-256

synthesizing module '%s'638*oasys2
axi_vdma_reg_module2ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

Ï
synthesizing module '%s'638*oasys2
axi_vdma_register2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-638
I
%s*synth2:
8	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

n
0Net %s in module/entity %s does not have driver.3422*oasys2
soft_reset_i2
axi_vdma_registerZ8-3848
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_register2
532
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_regdirect2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd2
2648@Z8-638
J
%s*synth2;
9	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_regdirect2
542
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd2
2648@Z8-256
Í
synthesizing module '%s'638*oasys2
axi_vdma_reg_mux2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reg_mux2
552
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reg_module2
562
4502ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-256
‰
synthesizing module '%s'638*oasys2
axi_vdma_mngr2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

‡
synthesizing module '%s'638*oasys2
axi_vdma_sm2í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-638
F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

u
0Net %s in module/entity %s does not have driver.3422*oasys2
s2mm_fsize_mismatch_err_s2
axi_vdma_smZ8-3848
˙
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sm2
572
4502í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_cmdsts_if2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-638
M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cmdsts_if2
582
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-256
Ï
synthesizing module '%s'638*oasys2
axi_vdma_sts_mngr2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2
1808@Z8-638
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sts_mngr2
592
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2
1808@Z8-256
ˆ
synthesizing module '%s'638*oasys2
axi_vdma_vidreg_module2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2
2398@Z8-638
F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ó
synthesizing module '%s'638*oasys2
axi_vdma_vregister2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vregister.vhd2
1908@Z8-638
G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vregister2
602
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vregister.vhd2
1908@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_vaddrreg_mux2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2
1758@Z8-638
G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vaddrreg_mux2
612
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2
1758@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vidreg_module2
622
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2
2398@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_genlock_mngr2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2
2028@Z8-638
H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

Ú
synthesizing module '%s'638*oasys2
axi_vdma_genlock_mux2õ
ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd2
1778@Z8-638
O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_genlock_mux2
632
4502õ
ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd2
1778@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_greycoder2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd2
1628@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_greycoder2
642
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd2
1628@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_genlock_mngr2
652
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2
2028@Z8-256
‘
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg2
axi_vdma_mngr2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11658@Z8-3888
‘
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg2
axi_vdma_mngr2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11668@Z8-3888
˛
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_mngr2
662
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_fsync_gen2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-638
E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_SOF_ENABLE bound to: 1 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_fsync_gen2
672
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-256
Í
synthesizing module '%s'638*oasys2
axi_vdma_vid_cdc2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2
2048@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 

S
%s*synth2D
B	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized32ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 12 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 6 - type: integer 

v
0Net %s in module/entity %s does not have driver.3422*oasys2
	prmry_out2
axi_vdma_cdc__parameterized3Z8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdc__parameterized3Z8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdc__parameterized3Z8-3848
å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized32
672
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized42ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 13 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

w
0Net %s in module/entity %s does not have driver.3422*oasys2

scndry_out2
axi_vdma_cdc__parameterized4Z8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdc__parameterized4Z8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdc__parameterized4Z8-3848
å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized42
672
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vid_cdc2
682
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2
2048@Z8-256
Í
synthesizing module '%s'638*oasys2
axi_vdma_sof_gen2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sof_gen.vhd2
1598@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sof_gen2
692
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sof_gen.vhd2
1598@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_mm2s_linebuf2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2
3028@Z8-638
G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 32 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 

N
%s*synth2?
=	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 

P
%s*synth2A
?	Parameter C_LINEBUFFER_AE_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ˆ
synthesizing module '%s'638*oasys2
axi_vdma_afifo_builtin2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-638
L
%s*synth2=
;	Parameter PL_FIFO_TYPE bound to: BUILT_IN - type: string 

H
%s*synth29
7	Parameter PL_READ_MODE bound to: FWFT - type: string 

M
%s*synth2>
<	Parameter PL_FASTER_CLOCK bound to: WR_CLK - type: string 

O
%s*synth2@
>	Parameter PL_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PL_DATA_WIDTH bound to: 34 - type: integer 

I
%s*synth2:
8	Parameter PL_FIFO_DEPTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
fifo_generator_v10_02X
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
1152
fg_builtin_fifo_inst2
fifo_generator_v10_02ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
4608@Z8-3491
∞
synthesizing module '%s'638*oasys2
fifo_generator_v10_02Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

º
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_synth2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¡
synthesizing module '%s'638*oasys2)
'fifo_generator_v10_0_fifo_generator_top2X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

»
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_builtin2j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

Œ
RTL assertion: "%s"63*oasys2+
) DEPTH = 512 WIDTH = 72 DEEP = 1 WIDE = 12j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
3688@Z8-63
∂
synthesizing module '%s'638*oasys2 
fifo_generator_v10_0_input_blk2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

–
%done synthesizing module '%s' (%s#%s)256*oasys2 
fifo_generator_v10_0_input_blk2
702
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
ø
synthesizing module '%s'638*oasys2$
"fifo_generator_v10_0_reset_builtin2[
W/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/reset_builtin.vhd2
1428@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_RST_DURATION bound to: 5 - type: integer 

Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2$
"fifo_generator_v10_0_reset_builtin2
712
4502[
W/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/reset_builtin.vhd2
1428@Z8-256
¡
synthesizing module '%s'638*oasys2%
#fifo_generator_v10_0_builtin_top_v62\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_WIDE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

À
synthesizing module '%s'638*oasys2*
(fifo_generator_v10_0_builtin_extdepth_v62a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

X
%s*synth2I
G	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 

≥
RTL assertion: "%s"63*oasys2
Actual FIFO Depth = 5132a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
3928@Z8-63
√
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0_builtin_prim_v62]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd2
1788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRIM_PNTR_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter FULL_OFFSET bound to: 151 - type: integer 

G
%s*synth28
6	Parameter EMPTY_OFFSET bound to: 10 - type: integer 

G
%s*synth28
6	Parameter C_USE_ECC_ENC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_ECC_DEC bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 

M
%s*synth2>
<	Parameter ALMOST_EMPTY_OFFSET bound to: 13'b0000000001010 

L
%s*synth2=
;	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000010010111 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 72 - type: integer 

@
%s*synth21
/	Parameter DO_REG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter EN_ECC_READ bound to: 0 - type: bool 

C
%s*synth24
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 

=
%s*synth2.
,	Parameter EN_SYN bound to: 0 - type: bool 

J
%s*synth2;
9	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 

N
%s*synth2?
=	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 

y
%s*synth2j
h	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

z
%s*synth2k
i	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

 
,binding component instance '%s' to cell '%s'113*oasys2
sngfifo36e12

FIFO36E12]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd2
4558@Z8-113
›
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0_builtin_prim_v62
722
4502]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd2
1788@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
(fifo_generator_v10_0_builtin_extdepth_v62
732
4502a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-256
Å
0Net %s in module/entity %s does not have driver.3422*oasys2
tmpdin[71:34]2%
#fifo_generator_v10_0_builtin_top_v6Z8-3848
€
%done synthesizing module '%s' (%s#%s)256*oasys2%
#fifo_generator_v10_0_builtin_top_v62
742
4502\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-256
∏
synthesizing module '%s'638*oasys2!
fifo_generator_v10_0_output_blk2W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

}
0Net %s in module/entity %s does not have driver.3422*oasys2
BYTE_STROBE_I2!
fifo_generator_v10_0_output_blkZ8-3848
“
%done synthesizing module '%s' (%s#%s)256*oasys2!
fifo_generator_v10_0_output_blk2
752
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
z
0Net %s in module/entity %s does not have driver.3422*oasys2
almost_full_i2
fifo_generator_v10_0_builtinZ8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
almost_empty_i2
fifo_generator_v10_0_builtinZ8-3848
v
0Net %s in module/entity %s does not have driver.3422*oasys2
	int_clk_i2
fifo_generator_v10_0_builtinZ8-3848
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_builtin2
762
4502j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-256
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2

DATA_COUNT2)
'fifo_generator_v10_0_fifo_generator_topZ8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2
RD_DATA_COUNT2)
'fifo_generator_v10_0_fifo_generator_topZ8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2
WR_DATA_COUNT2)
'fifo_generator_v10_0_fifo_generator_topZ8-3848
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
'fifo_generator_v10_0_fifo_generator_top2
772
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_synth2
782
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_02
792
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_afifo_builtin2
802
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-256
Ï
synthesizing module '%s'638*oasys2
axi_vdma_skid_buf2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
1758@Z8-638
H
%s*synth29
7	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 

≤
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_vdma_skid_buf2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
2658@Z8-3888
≤
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_vdma_skid_buf2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
2628@Z8-3888
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_skid_buf2
812
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
1758@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized52ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

v
0Net %s in module/entity %s does not have driver.3422*oasys2
	prmry_out2
axi_vdma_cdc__parameterized5Z8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdc__parameterized5Z8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdc__parameterized5Z8-3848
å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized52
812
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized62ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

w
0Net %s in module/entity %s does not have driver.3422*oasys2

scndry_out2
axi_vdma_cdc__parameterized6Z8-3848
{
0Net %s in module/entity %s does not have driver.3422*oasys2
prmry_vect_out2
axi_vdma_cdc__parameterized6Z8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
scndry_vect_out2
axi_vdma_cdc__parameterized6Z8-3848
å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized62
812
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ö
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2
14678@Z8-2943
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_mm2s_linebuf2
822
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2
3028@Z8-256
Ä
synthesizing module '%s'638*oasys2%
#axi_vdma_reg_module__parameterized02ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

¸
synthesizing module '%s'638*oasys2#
!axi_vdma_register__parameterized02ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-638
I
%s*synth2:
8	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

~
0Net %s in module/entity %s does not have driver.3422*oasys2
soft_reset_i2#
!axi_vdma_register__parameterized0Z8-3848
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2#
!axi_vdma_register__parameterized02
822
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-256
˙
synthesizing module '%s'638*oasys2"
 axi_vdma_reg_mux__parameterized02ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

î
%done synthesizing module '%s' (%s#%s)256*oasys2"
 axi_vdma_reg_mux__parameterized02
822
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_vdma_reg_module__parameterized02
822
4502ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_mngr__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 


synthesizing module '%s'638*oasys2
axi_vdma_sm__parameterized02í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-638
F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sm__parameterized02
822
4502í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-256
˛
synthesizing module '%s'638*oasys2$
"axi_vdma_cmdsts_if__parameterized02ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-638
M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

ò
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_vdma_cmdsts_if__parameterized02
822
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-256
‰
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg2
axi_vdma_mngr__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11658@Z8-3888
‰
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg2
axi_vdma_mngr__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11668@Z8-3888
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_mngr__parameterized02
822
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-256
˛
synthesizing module '%s'638*oasys2$
"axi_vdma_fsync_gen__parameterized02ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-638
E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_SOF_ENABLE bound to: 1 - type: integer 

ò
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_vdma_fsync_gen__parameterized02
822
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_s2mm_linebuf2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd2
2988@Z8-638
G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 

N
%s*synth2?
=	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 

P
%s*synth2A
?	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_S2MM_FSYNC bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ü
synthesizing module '%s'638*oasys2(
&axi_vdma_afifo_builtin__parameterized02ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-638
L
%s*synth2=
;	Parameter PL_FIFO_TYPE bound to: BUILT_IN - type: string 

H
%s*synth29
7	Parameter PL_READ_MODE bound to: FWFT - type: string 

M
%s*synth2>
<	Parameter PL_FASTER_CLOCK bound to: RD_CLK - type: string 

O
%s*synth2@
>	Parameter PL_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PL_DATA_WIDTH bound to: 33 - type: integer 

I
%s*synth2:
8	Parameter PL_FIFO_DEPTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
fifo_generator_v10_02X
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
1152
fg_builtin_fifo_inst2
fifo_generator_v10_02ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
4608@Z8-3491
¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized12Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized02X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

ÿ
synthesizing module '%s'638*oasys2.
,fifo_generator_v10_0_builtin__parameterized02j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

Œ
RTL assertion: "%s"63*oasys2+
) DEPTH = 512 WIDTH = 72 DEEP = 1 WIDE = 12j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
3688@Z8-63
∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized02
822
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
—
synthesizing module '%s'638*oasys25
3fifo_generator_v10_0_builtin_top_v6__parameterized02\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_WIDE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

€
synthesizing module '%s'638*oasys2:
8fifo_generator_v10_0_builtin_extdepth_v6__parameterized02a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

X
%s*synth2I
G	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 

≥
RTL assertion: "%s"63*oasys2
Actual FIFO Depth = 5132a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
3928@Z8-63
ı
%done synthesizing module '%s' (%s#%s)256*oasys2:
8fifo_generator_v10_0_builtin_extdepth_v6__parameterized02
822
4502a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-256
ë
0Net %s in module/entity %s does not have driver.3422*oasys2
tmpdin[71:33]25
3fifo_generator_v10_0_builtin_top_v6__parameterized0Z8-3848
Î
%done synthesizing module '%s' (%s#%s)256*oasys25
3fifo_generator_v10_0_builtin_top_v6__parameterized02
822
4502\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized02W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

ç
0Net %s in module/entity %s does not have driver.3422*oasys2
BYTE_STROBE_I21
/fifo_generator_v10_0_output_blk__parameterized0Z8-3848
‚
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized02
822
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
ä
0Net %s in module/entity %s does not have driver.3422*oasys2
almost_full_i2.
,fifo_generator_v10_0_builtin__parameterized0Z8-3848
ã
0Net %s in module/entity %s does not have driver.3422*oasys2
almost_empty_i2.
,fifo_generator_v10_0_builtin__parameterized0Z8-3848
Ü
0Net %s in module/entity %s does not have driver.3422*oasys2
	int_clk_i2.
,fifo_generator_v10_0_builtin__parameterized0Z8-3848
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2.
,fifo_generator_v10_0_builtin__parameterized02
822
4502j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-256
í
0Net %s in module/entity %s does not have driver.3422*oasys2

DATA_COUNT29
7fifo_generator_v10_0_fifo_generator_top__parameterized0Z8-3848
ï
0Net %s in module/entity %s does not have driver.3422*oasys2
RD_DATA_COUNT29
7fifo_generator_v10_0_fifo_generator_top__parameterized0Z8-3848
ï
0Net %s in module/entity %s does not have driver.3422*oasys2
WR_DATA_COUNT29
7fifo_generator_v10_0_fifo_generator_top__parameterized0Z8-3848
Î
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized02
822
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized02
822
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized12
822
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
†
%done synthesizing module '%s' (%s#%s)256*oasys2(
&axi_vdma_afifo_builtin__parameterized02
822
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-256
Ñ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd2
4128@Z8-2943
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_s2mm_linebuf2
832
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd2
2988@Z8-256
È
synthesizing module '%s'638*oasys2
axi_datamover2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd2
5698@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

á
synthesizing module '%s'638*oasys2
axi_datamover_mm2s_full_wrap2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2
3608@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MM2S_ARID bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
1718@Z8-638
K
%s*synth2<
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 

€
.merging register '%s' into '%s' in module '%s'3438*oasys2 
sig_cmd_stat_rst_int_reg_n_reg2*
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
2028@Z8-3888
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_mmap_rst_reg_n_reg2*
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
2058@Z8-3888
’
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_stream_rst_reg_n_reg2*
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
2088@Z8-3888
è
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_reset2
842
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
1718@Z8-256
ˇ
synthesizing module '%s'638*oasys2
axi_datamover_cmd_status2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-638
G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

E
%s*synth26
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Û
synthesizing module '%s'638*oasys2
axi_datamover_fifo2û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

·
synthesizing module '%s'638*oasys2

srl_fifo_f2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

È
synthesizing module '%s'638*oasys2
srl_fifo_rbu_f2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˜
synthesizing module '%s'638*oasys2
cntr_incr_decr_addn_f2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
MUXCY_L29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
170772
	MUXCY_L_I2	
MUXCY_L2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2118@Z8-3491
Ü
synthesizing module '%s'638*oasys2	
MUXCY_L2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170778@Z8-638
†
%done synthesizing module '%s' (%s#%s)256*oasys2	
MUXCY_L2
852
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170778@Z8-256
Ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
392042	
XORCY_I2
XORCY2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2188@Z8-3491
Ñ
synthesizing module '%s'638*oasys2
XORCY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
392048@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2
862
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
392048@Z8-256
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30362
FDS_I2
FDS2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2248@Z8-3491
Å
synthesizing module '%s'638*oasys2
FDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30368@Z8-638
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

õ
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2
872
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30368@Z8-256
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
MUXCY_L29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
170772
	MUXCY_L_I2	
MUXCY_L2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2118@Z8-3491
Ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
392042	
XORCY_I2
XORCY2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2188@Z8-3491
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30362
FDS_I2
FDS2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2248@Z8-3491
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
MUXCY_L29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
170772
	MUXCY_L_I2	
MUXCY_L2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2118@Z8-3491
Ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
392042	
XORCY_I2
XORCY2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2188@Z8-3491
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30362
FDS_I2
FDS2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2248@Z8-3491
ë
%done synthesizing module '%s' (%s#%s)256*oasys2
cntr_incr_decr_addn_f2
882
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
·
synthesizing module '%s'638*oasys2

dynshreg_f2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
Ü
synthesizing module '%s'638*oasys2	
SRLC16E2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
379618@Z8-638
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

†
%done synthesizing module '%s' (%s#%s)256*oasys2	
SRLC16E2
892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
379618@Z8-256
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
˚
%done synthesizing module '%s' (%s#%s)256*oasys2

dynshreg_f2
902
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_rbu_f2
912
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys2

srl_fifo_f2
922
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_fifo2
932
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized02û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized02ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized02
932
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized02
932
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized02
932
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized02
932
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_cmd_status2
942
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-256
á
synthesizing module '%s'638*oasys2
axi_datamover_rd_status_cntl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2
2078@Z8-638
E
%s*synth26
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

°
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rd_status_cntl2
952
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2
2078@Z8-256
Ò
synthesizing module '%s'638*oasys2
axi_datamover_pcc2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd2
3658@Z8-638
C
%s*synth24
2	Parameter C_IS_MM2S bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

˝
synthesizing module '%s'638*oasys2
axi_datamover_strb_gen22£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-638
C
%s*synth24
2	Parameter C_OP_MODE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 

ó
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_strb_gen22
962
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-256
ç
synthesizing module '%s'638*oasys2)
'axi_datamover_strb_gen2__parameterized02£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-638
C
%s*synth24
2	Parameter C_OP_MODE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2)
'axi_datamover_strb_gen2__parameterized02
962
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-256
‡
default block is never used226*oasys2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd2
24358@Z8-226
{
0Net %s in module/entity %s does not have driver.3422*oasys2
sig_btt_residue_slice_im02
axi_datamover_pccZ8-3848
t
0Net %s in module/entity %s does not have driver.3422*oasys2
sig_incr_addr_cntr2
axi_datamover_pccZ8-3848
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_pcc2
972
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd2
3658@Z8-256
˝
synthesizing module '%s'638*oasys2
axi_datamover_addr_cntl2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-638
K
%s*synth2<
:	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

C
%s*synth24
2	Parameter C_ADDR_ID bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized12û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized12î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized12ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

á
synthesizing module '%s'638*oasys2'
%cntr_incr_decr_addn_f__parameterized02ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
MUXCY_L29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
170772
	MUXCY_L_I2	
MUXCY_L2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2118@Z8-3491
Ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
392042	
XORCY_I2
XORCY2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2188@Z8-3491
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30362
FDS_I2
FDS2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2248@Z8-3491
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
MUXCY_L29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
170772
	MUXCY_L_I2	
MUXCY_L2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2118@Z8-3491
Ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
392042	
XORCY_I2
XORCY2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2188@Z8-3491
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30362
FDS_I2
FDS2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2248@Z8-3491
˜
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
MUXCY_L29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
170772
	MUXCY_L_I2	
MUXCY_L2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2118@Z8-3491
Ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
392042	
XORCY_I2
XORCY2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2188@Z8-3491
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30362
FDS_I2
FDS2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
2248@Z8-3491
°
%done synthesizing module '%s' (%s#%s)256*oasys2'
%cntr_incr_decr_addn_f__parameterized02
972
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized12î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2	
SRLC16E29
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
379612
	SRLC16E_I2	
SRLC16E2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
2818@Z8-3491
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-34912
100Z17-14
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

ã
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized12
972
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized12
972
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized12
972
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized12
972
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
…
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_posted_to_axi_2_reg2
sig_posted_to_axi_reg2
axi_datamover_addr_cntl2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
4438@Z8-3888
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_addr_cntl2
982
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-256
Å
synthesizing module '%s'638*oasys2
axi_datamover_rddata_cntl2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2
3918@Z8-638
G
%s*synth28
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

P
%s*synth2A
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
axi_datamover_rdmux2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd2
1368@Z8-638
J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

è
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rdmux2
992
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd2
1368@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized22û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized22î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized22ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized22î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

ã
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized22
992
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized22
992
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized22
992
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized22
992
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
x
0Net %s in module/entity %s does not have driver.3422*oasys2
sig_ld_new_cmd2
axi_datamover_rddata_cntlZ8-3848
|
0Net %s in module/entity %s does not have driver.3422*oasys2
sig_get_next_dqual2
axi_datamover_rddata_cntlZ8-3848
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rddata_cntl2
1002
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2
3918@Z8-256
ı
synthesizing module '%s'638*oasys2
axi_datamover_rd_sf2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd2
3078@Z8-638
K
%s*synth2<
:	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_DRE_IS_USED bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2
axi_datamover_sfifo_autord2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 67 - type: integer 

C
%s*synth24
2	Parameter C_DEPTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_USE_BLKMEM bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Â
synthesizing module '%s'638*oasys2
sync_fifo_fg2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_READ_DATA_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_READ_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_WRITE_DATA_WIDTH bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized32Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized12`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized12X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

—
synthesizing module '%s'638*oasys2-
+fifo_generator_v10_0_fifo_generator_ramfifo2d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

«
synthesizing module '%s'638*oasys2(
&fifo_generator_v10_0_reset_blk_ramfifo2_
[/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd2
2048@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

‚
%done synthesizing module '%s' (%s#%s)256*oasys2(
&fifo_generator_v10_0_reset_blk_ramfifo2
1012
4502_
[/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd2
2048@Z8-256
∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized12V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

·
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized12
1012
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
±
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_memory2T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

O
%s*synth2@
>	Parameter C_SMALLER_DATA_WIDTH bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

§
synthesizing module '%s'638*oasys2
blk_mem_gen_v8_02R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

∞
synthesizing module '%s'638*oasys2
blk_mem_gen_v8_0_synth2X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

≥
synthesizing module '%s'638*oasys2"
 blk_mem_gen_v8_0_blk_mem_gen_top2Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

ª
synthesizing module '%s'638*oasys2&
$blk_mem_gen_v8_0_blk_mem_input_block2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRA_WIDTH_CORE bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRB_WIDTH_CORE bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2&
$blk_mem_gen_v8_0_blk_mem_input_block2
1022
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-256
≈
synthesizing module '%s'638*oasys2+
)blk_mem_gen_v8_0_blk_mem_gen_generic_cstr2Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 

í@
%s*synth2Ç@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

¡
synthesizing module '%s'638*oasys2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_width2X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 67 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

{
%s*synth2l
j	Parameter C_INITA_VAL bound to: 67'b0000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

{
%s*synth2l
j	Parameter C_INITB_VAL bound to: 67'b0000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

À
synthesizing module '%s'638*oasys2.
,blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v62]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-638
K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 67 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

ù
null assignment ignored3449*oasys2]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
85928@Z8-3919
A
%s*synth22
0	Parameter DOA_REG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter DOB_REG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter EN_ECC_READ bound to: 0 - type: bool 

C
%s*synth24
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 

∏
%s*synth2®
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 

E
%s*synth26
4	Parameter INIT_FILE bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 

C
%s*synth24
2	Parameter RAM_MODE bound to: SDP - type: string 

^
%s*synth2O
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 

G
%s*synth28
6	Parameter READ_WIDTH_A bound to: 72 - type: integer 

F
%s*synth27
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

X
%s*synth2I
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 

X
%s*synth2I
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 

N
%s*synth2?
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 

N
%s*synth2?
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 

G
%s*synth28
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 

H
%s*synth29
7	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 

√
,binding component instance '%s' to cell '%s'113*oasys2
ram2

RAMB36E12]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
86538@Z8-113
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2.
,blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v62
1032
4502]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-256
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dina_pad[17]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dina_pad[35]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dina_pad[53]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dina_pad[62]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dina_pad[71]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dinb_pad[17]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dinb_pad[35]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dinb_pad[53]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dinb_pad[62]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
Ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dinb_pad[71]2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_widthZ8-3848
‹
%done synthesizing module '%s' (%s#%s)256*oasys2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_width2
1042
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2+
)blk_mem_gen_v8_0_blk_mem_gen_generic_cstr2
1052
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-256
Ω
synthesizing module '%s'638*oasys2'
%blk_mem_gen_v8_0_blk_mem_output_block2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-638
D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_A_CORE bound to: 67 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_B_CORE bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2'
%blk_mem_gen_v8_0_blk_mem_output_block2
1062
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
 blk_mem_gen_v8_0_blk_mem_gen_top2
1072
4502Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2
blk_mem_gen_v8_0_synth2
1082
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
blk_mem_gen_v8_02
1092
4502R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_memory2
1102
4502T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-256
µ
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_rd_logic2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

ª
synthesizing module '%s'638*oasys2"
 fifo_generator_v10_0_rd_bin_cntr2Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2"
 fifo_generator_v10_0_rd_bin_cntr2
1112
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-256
…
synthesizing module '%s'638*oasys2)
'fifo_generator_v10_0_rd_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

≥
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_compare2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 7 - type: integer 

Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_compare2
1122
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-256
ä
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_empty_fb_i_reg2
ram_empty_i_reg2)
'fifo_generator_v10_0_rd_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
2458@Z8-3888
‰
%done synthesizing module '%s' (%s#%s)256*oasys2)
'fifo_generator_v10_0_rd_status_flags_ss2
1132
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-256
Ø
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_dc_ss2S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

∑
synthesizing module '%s'638*oasys2 
fifo_generator_v10_0_updn_cntr2W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 

“
%done synthesizing module '%s' (%s#%s)256*oasys2 
fifo_generator_v10_0_updn_cntr2
1142
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_dc_ss2
1152
4502S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-256
Õ
synthesizing module '%s'638*oasys2+
)fifo_generator_v10_0_rd_handshaking_flags2b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

Ë
%done synthesizing module '%s' (%s#%s)256*oasys2+
)fifo_generator_v10_0_rd_handshaking_flags2
1162
4502b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-256
≥
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_rd_fwft2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
1418@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

ñ
default block is never used226*oasys2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
2398@Z8-226
ñ
default block is never used226*oasys2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
5638@Z8-226
ñ
default block is never used226*oasys2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
6488@Z8-226
Ù
.merging register '%s' into '%s' in module '%s'3438*oasys2
empty_fwft_fb_reg2
empty_fwft_i_reg2
fifo_generator_v10_0_rd_fwft2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
4368@Z8-3888
ˆ
.merging register '%s' into '%s' in module '%s'3438*oasys2
aempty_fwft_fb_reg2
aempty_fwft_i_reg2
fifo_generator_v10_0_rd_fwft2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
5228@Z8-3888
º
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
2588@Z8-2943
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_rd_fwft2
1172
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
1418@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_rd_logic2
1182
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-256
µ
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_wr_logic2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

ª
synthesizing module '%s'638*oasys2"
 fifo_generator_v10_0_wr_bin_cntr2Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2"
 fifo_generator_v10_0_wr_bin_cntr2
1192
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-256
…
synthesizing module '%s'638*oasys2)
'fifo_generator_v10_0_wr_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-638
I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

à
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_full_fb_i_reg2
ram_full_i_reg2)
'fifo_generator_v10_0_wr_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
2628@Z8-3888
‰
%done synthesizing module '%s' (%s#%s)256*oasys2)
'fifo_generator_v10_0_wr_status_flags_ss2
1202
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-256
Õ
synthesizing module '%s'638*oasys2+
)fifo_generator_v10_0_wr_handshaking_flags2b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd2
1398@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

Ë
%done synthesizing module '%s' (%s#%s)256*oasys2+
)fifo_generator_v10_0_wr_handshaking_flags2
1212
4502b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd2
1398@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_wr_logic2
1222
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized12W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 67 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

ç
0Net %s in module/entity %s does not have driver.3422*oasys2
BYTE_STROBE_I21
/fifo_generator_v10_0_output_blk__parameterized1Z8-3848
„
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
1222
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2-
+fifo_generator_v10_0_fifo_generator_ramfifo2
1232
4502d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized12
1232
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized12
1232
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized32
1232
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2
sync_fifo_fg2
1242
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_sfifo_autord2
1252
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rd_sf2
1262
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd2
3078@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_mm2s_full_wrap2
1272
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2
3608@Z8-256
á
synthesizing module '%s'638*oasys2
axi_datamover_s2mm_full_wrap2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd2
3968@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_S2MM_AWID bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

è
synthesizing module '%s'638*oasys2*
(axi_datamover_cmd_status__parameterized02§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-638
G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

F
%s*synth27
5	Parameter C_STS_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized32û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized32î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized32ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized32î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized32
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized32
1272
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized32
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized32
1272
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2*
(axi_datamover_cmd_status__parameterized02
1272
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-256
á
synthesizing module '%s'638*oasys2
axi_datamover_wr_status_cntl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2
2768@Z8-638
L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 

F
%s*synth27
5	Parameter C_STS_WIDTH bound to: 32 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized42û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized42î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized42ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

á
synthesizing module '%s'638*oasys2'
%cntr_incr_decr_addn_f__parameterized12ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2'
%cntr_incr_decr_addn_f__parameterized12
1272
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized42î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized42
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized42
1272
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized42
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized42
1272
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized52û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized52î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized52ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized52î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized52
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized52
1272
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized52
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized52
1272
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_wr_status_cntl2
1282
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2
2768@Z8-256
˜
synthesizing module '%s'638*oasys2
axi_datamover_ibttcc2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd2
4088@Z8-638
O
%s*synth2@
>	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

í
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_ibttcc2
1292
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd2
4088@Z8-256
É
synthesizing module '%s'638*oasys2
axi_datamover_s2mm_realign2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2
2988@Z8-638
L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized62û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized62î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized62ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized62î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized62
1292
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized62
1292
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized62
1292
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized62
1292
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
É
synthesizing module '%s'638*oasys2
axi_datamover_s2mm_scatter2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd2
2398@Z8-638
L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

á
synthesizing module '%s'638*oasys2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
1438@Z8-638
H
%s*synth29
7	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 

Å
synthesizing module '%s'638*oasys2
axi_datamover_ms_strb_set2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd2
1298@Z8-638
F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_ms_strb_set2
1302
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd2
1298@Z8-256
Õ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2568@Z8-3888
Œ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup2_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2598@Z8-3888
Œ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup3_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2608@Z8-3888
Œ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup4_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2618@Z8-3888
Õ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2538@Z8-3888
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_mssai_skid_buf2
1312
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
1438@Z8-256
ç
synthesizing module '%s'638*oasys2)
'axi_datamover_strb_gen2__parameterized12£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-638
C
%s*synth24
2	Parameter C_OP_MODE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 

®
%done synthesizing module '%s' (%s#%s)256*oasys2)
'axi_datamover_strb_gen2__parameterized12
1312
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized72û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized72î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized72ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

á
synthesizing module '%s'638*oasys2'
%cntr_incr_decr_addn_f__parameterized22ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2'
%cntr_incr_decr_addn_f__parameterized22
1312
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized72î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized72
1312
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized72
1312
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized72
1312
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized72
1312
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
z
0Net %s in module/entity %s does not have driver.3422*oasys2
sig_ld_btt_cntr2
axi_datamover_s2mm_scatterZ8-3848
û
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_s2mm_scatter2
1322
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd2
2398@Z8-256
—
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_sm_ld_scatter_cmd_reg2
sig_sm_ld_dre_cmd_reg2
axi_datamover_s2mm_realign2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2
7948@Z8-3888
û
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_s2mm_realign2
1332
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2
2988@Z8-256
˝
synthesizing module '%s'638*oasys2
axi_datamover_indet_btt2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd2
2618@Z8-638
K
%s*synth2<
:	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 

Q
%s*synth2B
@	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ENABLE_DRE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˚
synthesizing module '%s'638*oasys2
axi_datamover_stbs_set2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-638
H
%s*synth29
7	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 

ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_stbs_set2
1342
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-256
ì
synthesizing module '%s'638*oasys2,
*axi_datamover_sfifo_autord__parameterized02¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 9 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 

M
%s*synth2>
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_USE_BLKMEM bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
sync_fifo_fg__parameterized02ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_READ_DEPTH bound to: 16 - type: integer 

F
%s*synth27
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized52Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized22`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized22X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

·
synthesizing module '%s'638*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized02d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized22V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

N
%s*synth2?
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

·
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized22
1342
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
¡
synthesizing module '%s'638*oasys2-
+fifo_generator_v10_0_memory__parameterized02T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

≠
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_dmem2R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dmem.vhd2
1528@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

»
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_dmem2
1352
4502R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dmem.vhd2
1528@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2-
+fifo_generator_v10_0_memory__parameterized02
1352
4502T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-256
≈
synthesizing module '%s'638*oasys2/
-fifo_generator_v10_0_rd_logic__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

À
synthesizing module '%s'638*oasys22
0fifo_generator_v10_0_rd_bin_cntr__parameterized02Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys22
0fifo_generator_v10_0_rd_bin_cntr__parameterized02
1352
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-256
Ÿ
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_rd_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

√
synthesizing module '%s'638*oasys2.
,fifo_generator_v10_0_compare__parameterized02U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 4 - type: integer 

ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2.
,fifo_generator_v10_0_compare__parameterized02
1352
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-256
ö
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_empty_fb_i_reg2
ram_empty_i_reg29
7fifo_generator_v10_0_rd_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
2458@Z8-3888
Ù
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_rd_status_flags_ss__parameterized02
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-256
ø
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_dc_ss__parameterized02S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

«
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_updn_cntr__parameterized02W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 

‚
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_updn_cntr__parameterized02
1352
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_dc_ss__parameterized02
1352
4502S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-256
›
synthesizing module '%s'638*oasys2;
9fifo_generator_v10_0_rd_handshaking_flags__parameterized02b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

¯
%done synthesizing module '%s' (%s#%s)256*oasys2;
9fifo_generator_v10_0_rd_handshaking_flags__parameterized02
1352
4502b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
-fifo_generator_v10_0_rd_logic__parameterized02
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-256
≈
synthesizing module '%s'638*oasys2/
-fifo_generator_v10_0_wr_logic__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

À
synthesizing module '%s'638*oasys22
0fifo_generator_v10_0_wr_bin_cntr__parameterized02Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys22
0fifo_generator_v10_0_wr_bin_cntr__parameterized02
1352
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-256
Ÿ
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_wr_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-638
I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

ò
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_full_fb_i_reg2
ram_full_i_reg29
7fifo_generator_v10_0_wr_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
2628@Z8-3888
Ù
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_wr_status_flags_ss__parameterized02
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
-fifo_generator_v10_0_wr_logic__parameterized02
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized22W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

N
%s*synth2?
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

ç
0Net %s in module/entity %s does not have driver.3422*oasys2
BYTE_STROBE_I21
/fifo_generator_v10_0_output_blk__parameterized2Z8-3848
„
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
1352
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized02
1352
4502d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized22
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized22
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized52
1352
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
sync_fifo_fg__parameterized02
1352
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_datamover_sfifo_autord__parameterized02
1352
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-256
ì
synthesizing module '%s'638*oasys2,
*axi_datamover_sfifo_autord__parameterized12¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 66 - type: integer 

C
%s*synth24
2	Parameter C_DEPTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_USE_BLKMEM bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
sync_fifo_fg__parameterized12ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_READ_DATA_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_READ_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_WRITE_DATA_WIDTH bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized72Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized32`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized32X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

·
synthesizing module '%s'638*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized12d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized32V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

·
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized32
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
¡
synthesizing module '%s'638*oasys2-
+fifo_generator_v10_0_memory__parameterized12T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

O
%s*synth2@
>	Parameter C_SMALLER_DATA_WIDTH bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

¥
synthesizing module '%s'638*oasys2"
 blk_mem_gen_v8_0__parameterized12R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2(
&blk_mem_gen_v8_0_synth__parameterized02X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

√
synthesizing module '%s'638*oasys22
0blk_mem_gen_v8_0_blk_mem_gen_top__parameterized02Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

À
synthesizing module '%s'638*oasys26
4blk_mem_gen_v8_0_blk_mem_input_block__parameterized02U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRA_WIDTH_CORE bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRB_WIDTH_CORE bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys26
4blk_mem_gen_v8_0_blk_mem_input_block__parameterized02
1352
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-256
’
synthesizing module '%s'638*oasys2;
9blk_mem_gen_v8_0_blk_mem_gen_generic_cstr__parameterized02Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 

í@
%s*synth2Ç@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000100001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

—
synthesizing module '%s'638*oasys29
7blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized02X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 66 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

z
%s*synth2k
i	Parameter C_INITA_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

z
%s*synth2k
i	Parameter C_INITB_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

€
synthesizing module '%s'638*oasys2>
<blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6__parameterized02]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-638
K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 66 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

ù
null assignment ignored3449*oasys2]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
85928@Z8-3919
A
%s*synth22
0	Parameter DOA_REG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter DOB_REG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter EN_ECC_READ bound to: 0 - type: bool 

C
%s*synth24
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 

∏
%s*synth2®
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 

E
%s*synth26
4	Parameter INIT_FILE bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 

C
%s*synth24
2	Parameter RAM_MODE bound to: SDP - type: string 

^
%s*synth2O
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 

G
%s*synth28
6	Parameter READ_WIDTH_A bound to: 72 - type: integer 

F
%s*synth27
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

X
%s*synth2I
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 

X
%s*synth2I
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 

N
%s*synth2?
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 

N
%s*synth2?
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 

G
%s*synth28
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 

H
%s*synth29
7	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 

√
,binding component instance '%s' to cell '%s'113*oasys2
ram2

RAMB36E12]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
86538@Z8-113
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2>
<blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6__parameterized02
1352
4502]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-256
î
0Net %s in module/entity %s does not have driver.3422*oasys2
dina_pad[17]29
7blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized0Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2
dina_pad[26]29
7blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized0Z8-3848
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-38482
100Z17-14
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized02
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2;
9blk_mem_gen_v8_0_blk_mem_gen_generic_cstr__parameterized02
1352
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-256
Õ
synthesizing module '%s'638*oasys27
5blk_mem_gen_v8_0_blk_mem_output_block__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-638
D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_A_CORE bound to: 66 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_B_CORE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

Ë
%done synthesizing module '%s' (%s#%s)256*oasys27
5blk_mem_gen_v8_0_blk_mem_output_block__parameterized02
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys22
0blk_mem_gen_v8_0_blk_mem_gen_top__parameterized02
1352
4502Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2(
&blk_mem_gen_v8_0_synth__parameterized02
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
 blk_mem_gen_v8_0__parameterized12
1352
4502R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2-
+fifo_generator_v10_0_memory__parameterized12
1352
4502T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized32W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
1352
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized12
1352
4502d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized32
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized32
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized72
1352
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
sync_fifo_fg__parameterized12
1352
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_datamover_sfifo_autord__parameterized12
1352
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-256
ã
synthesizing module '%s'638*oasys2(
&axi_datamover_stbs_set__parameterized02¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-638
H
%s*synth29
7	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 

¶
%done synthesizing module '%s' (%s#%s)256*oasys2(
&axi_datamover_stbs_set__parameterized02
1352
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-256
˚
synthesizing module '%s'638*oasys2
axi_datamover_skid_buf2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
1348@Z8-638
H
%s*synth29
7	Parameter C_WDATA_WIDTH bound to: 72 - type: integer 

¡
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_datamover_skid_buf2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
2218@Z8-3888
¡
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_datamover_skid_buf2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
2188@Z8-3888
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_skid_buf2
1362
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
1348@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_indet_btt2
1372
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd2
2618@Z8-256
ç
synthesizing module '%s'638*oasys2)
'axi_datamover_addr_cntl__parameterized02£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-638
K
%s*synth2<
:	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

C
%s*synth24
2	Parameter C_ADDR_ID bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_posted_to_axi_2_reg2
sig_posted_to_axi_reg2)
'axi_datamover_addr_cntl__parameterized02£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
4438@Z8-3888
®
%done synthesizing module '%s' (%s#%s)256*oasys2)
'axi_datamover_addr_cntl__parameterized02
1372
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-256
Å
synthesizing module '%s'638*oasys2
axi_datamover_wrdata_cntl2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2
4248@Z8-638
N
%s*synth2?
=	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

P
%s*synth2A
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized82û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized82î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized82ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized82î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized82
1372
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized82
1372
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized82
1372
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized82
1372
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_wrdata_cntl2
1382
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2
4248@Z8-256
Å
synthesizing module '%s'638*oasys2
axi_datamover_skid2mm_buf2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
1458@Z8-638
H
%s*synth29
7	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 

H
%s*synth29
7	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 

˚
synthesizing module '%s'638*oasys2
axi_datamover_wr_demux2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd2
1428@Z8-638
J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_wr_demux2
1392
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd2
1428@Z8-256
«
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_datamover_skid2mm_buf2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
2158@Z8-3888
«
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_datamover_skid2mm_buf2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
2128@Z8-3888
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_skid2mm_buf2
1402
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
1458@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_s2mm_full_wrap2
1412
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd2
3968@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover2
1422
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd2
5698@Z8-256
¯
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd2
32448@Z8-2943
ı
%done synthesizing module '%s' (%s#%s)256*oasys2

axi_vdma2
1432
4502è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd2
5868@Z8-256
˙
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_axi_vdma_1_02
1442
4502á
Ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd2
1338@Z8-256
å
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
162
s_axis_s2mm_tdata2
322
design_1_axi_vdma_1_02\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
7508@Z8-689
¸
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

axi_vdma_12
design_1_axi_vdma_1_02
692
662\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
6898@Z8-350
Ë
synthesizing module '%s'638*oasys2
design_1_mig_1_02ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
748@Z8-638
D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

F
%s*synth27
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter DQ_PER_DM bound to: 8 - type: integer 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter MEM_DENSITY bound to: 1Gb - type: string 

I
%s*synth2:
8	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 

J
%s*synth2;
9	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

I
%s*synth2:
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 

G
%s*synth28
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 

H
%s*synth29
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

G
%s*synth28
6	Parameter SIMULATION bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

S
%s*synth2D
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 

I
%s*synth2:
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

E
%s*synth26
4	Parameter CAL_WIDTH bound to: HALF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

L
%s*synth2=
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_MEM_SIZE bound to: 1073741824 - type: string 

M
%s*synth2>
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

W
%s*synth2H
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

P
%s*synth2A
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 

E
%s*synth26
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter TEMP_MON_EN bound to: ON - type: string 

L
%s*synth2=
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 

L
%s*synth2=
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 

ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_iodelay_ctrl2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v2
808@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

S
%s*synth2D
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 

O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

I
%s*synth2:
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 

E
%s*synth26
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 

G
%s*synth28
6	Parameter RST_SYNC_NUM bound to: 15 - type: integer 

Å
synthesizing module '%s'638*oasys2
BUFG2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2
1452
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_iodelay_ctrl2
1462
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v2
808@Z8-256
É
synthesizing module '%s'638*oasys2
mig_7series_v1_9_clk_ibuf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v2
688@Z8-638
O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

M
%s*synth2>
<	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 

ñ
synthesizing module '%s'638*oasys2
IBUFGDS__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

±
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFGDS__parameterized02
1462
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_clk_ibuf2
1472
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v2
688@Z8-256
Å
synthesizing module '%s'638*oasys2
mig_7series_v1_9_tempmon2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

P
%s*synth2A
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 

L
%s*synth2=
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 

L
%s*synth2=
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 

É
synthesizing module '%s'638*oasys2
XADC2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390168@Z8-638
I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

R
%s*synth2C
A	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 

D
%s*synth25
3	Parameter INIT_40 bound to: 16'b1000000000000000 

D
%s*synth25
3	Parameter INIT_41 bound to: 16'b0011111100001111 

D
%s*synth25
3	Parameter INIT_42 bound to: 16'b0000010000000000 

D
%s*synth25
3	Parameter INIT_43 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_44 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_45 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_46 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_47 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_48 bound to: 16'b0000000100000000 

D
%s*synth25
3	Parameter INIT_49 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4A bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4B bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4C bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4D bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4E bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4F bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_50 bound to: 16'b1011010111101101 

D
%s*synth25
3	Parameter INIT_51 bound to: 16'b0101011111100100 

D
%s*synth25
3	Parameter INIT_52 bound to: 16'b1010000101000111 

D
%s*synth25
3	Parameter INIT_53 bound to: 16'b1100101000110011 

D
%s*synth25
3	Parameter INIT_54 bound to: 16'b1010100100111010 

D
%s*synth25
3	Parameter INIT_55 bound to: 16'b0101001011000110 

D
%s*synth25
3	Parameter INIT_56 bound to: 16'b1001010101010101 

D
%s*synth25
3	Parameter INIT_57 bound to: 16'b1010111001001110 

D
%s*synth25
3	Parameter INIT_58 bound to: 16'b0101100110011001 

D
%s*synth25
3	Parameter INIT_59 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5A bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5B bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5C bound to: 16'b0101000100010001 

D
%s*synth25
3	Parameter INIT_5D bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5E bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5F bound to: 16'b0000000000000000 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
XADC2
1482
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390168@Z8-256
è
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
2718@Z8-2943
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_tempmon2
1492
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
698@Z8-256
è
synthesizing module '%s'638*oasys2!
mig_7series_v1_9_infrastructure2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v2
788@Z8-638
G
%s*synth28
6	Parameter SIMULATION bound to: FALSE - type: string 

?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

I
%s*synth2:
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

L
%s*synth2=
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 

G
%s*synth28
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 

H
%s*synth29
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 

E
%s*synth26
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RST_SYNC_NUM bound to: 25 - type: integer 

K
%s*synth2<
:	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 

O
%s*synth2@
>	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 

H
%s*synth29
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 

F
%s*synth27
5	Parameter VCO_PERIOD bound to: 625 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT1_PERIOD bound to: 1250 - type: integer 

L
%s*synth2=
;	Parameter CLKOUT2_PERIOD bound to: 20000 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT4_PERIOD bound to: 2500 - type: integer 

N
%s*synth2?
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 

P
%s*synth2A
?	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: float 

P
%s*synth2A
?	Parameter CLKOUT4_PERIOD_NS bound to: 2.500000 - type: float 

M
%s*synth2>
<	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 

N
%s*synth2?
=	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 

T
%s*synth2E
C	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 

U
%s*synth2F
D	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 

N
%s*synth2?
=	Parameter MMCM_MULT_F_MID bound to: 4.000000 - type: float 

V
%s*synth2G
E	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 

J
%s*synth2;
9	Parameter MMCM_MULT_F bound to: 4.000000 - type: float 

L
%s*synth2=
;	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 

Q
%s*synth2B
@	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 

à
synthesizing module '%s'638*oasys2
	PLLE2_ADV2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
278078@Z8-638
J
%s*synth2;
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 

L
%s*synth2=
;	Parameter COMPENSATION bound to: INTERNAL - type: string 

I
%s*synth2:
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 

G
%s*synth28
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 

H
%s*synth29
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 

H
%s*synth29
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 

H
%s*synth29
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 

N
%s*synth2?
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 

L
%s*synth2=
;	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 

N
%s*synth2?
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2
1502
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
278078@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFH2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
6938@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFH2
1512
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
6938@Z8-256
â
synthesizing module '%s'638*oasys2

MMCME2_ADV2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
166088@Z8-638
E
%s*synth26
4	Parameter BANDWIDTH bound to: HIGH - type: string 

Q
%s*synth2B
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter COMPENSATION bound to: BUF_IN - type: string 

B
%s*synth23
1	Parameter SS_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 

I
%s*synth2:
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 

N
%s*synth2?
=	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 

M
%s*synth2>
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 

O
%s*synth2@
>	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER1 bound to: 0.000000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 

§
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2
1522
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
166088@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2!
mig_7series_v1_9_infrastructure2
1532
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v2
788@Z8-256
è
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_memc_ui_top_axi2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
728@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

E
%s*synth26
4	Parameter TEMP_MON_EN bound to: ON - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

E
%s*synth26
4	Parameter CAL_WIDTH bound to: HALF - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

W
%s*synth2H
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter INTERFACE bound to: AXI4 - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2
mig_7series_v1_9_mem_intfc2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

G
%s*synth28
6	Parameter PHASE_DETECT bound to: OFF - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

E
%s*synth26
4	Parameter CAL_WIDTH bound to: HALF - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

C
%s*synth24
2	Parameter nDQS_COL0 bound to: 8 - type: integer 

C
%s*synth24
2	Parameter nDQS_COL1 bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nDQS_COL2 bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nDQS_COL3 bound to: 0 - type: integer 

Ã
%s*synth2º
π	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 

F
%s*synth27
5	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 

F
%s*synth27
5	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 

F
%s*synth27
5	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

E
%s*synth26
4	Parameter TEMP_MON_EN bound to: ON - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 

D
%s*synth25
3	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 

?
%s*synth20
.	Parameter CWL_T bound to: 8 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

˘
synthesizing module '%s'638*oasys2
mig_7series_v1_9_mc2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_mc.v2
738@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

U
%s*synth2F
D	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

D
%s*synth25
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter nCKE bound to: 4 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nFAW bound to: 24 - type: integer 

?
%s*synth20
.	Parameter nRFC bound to: 88 - type: integer 

A
%s*synth22
0	Parameter nWR_CK bound to: 12 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

A
%s*synth22
0	Parameter nRRD_CK bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter nRRD bound to: 5 - type: integer 

A
%s*synth22
0	Parameter nWTR_CK bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nWTR bound to: 6 - type: integer 

A
%s*synth22
0	Parameter nRTP_CK bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

?
%s*synth20
.	Parameter CL_M bound to: 11 - type: integer 

G
%s*synth28
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 

@
%s*synth21
/	Parameter nCKESR bound to: 5 - type: integer 

B
%s*synth23
1	Parameter tXSDLL bound to: 512 - type: integer 

N
%s*synth2?
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

U
%s*synth2F
D	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 

K
%s*synth2<
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter CODE_WIDTH bound to: 72 - type: integer 

á
synthesizing module '%s'638*oasys2
mig_7series_v1_9_rank_mach2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v2
718@Z8-638
C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

N
%s*synth2?
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

@
%s*synth21
/	Parameter nCKESR bound to: 5 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 

?
%s*synth20
.	Parameter nFAW bound to: 24 - type: integer 

G
%s*synth28
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nRRD bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter nWTR bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

K
%s*synth2<
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 

â
synthesizing module '%s'638*oasys2
mig_7series_v1_9_rank_cntrl2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
798@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

G
%s*synth28
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

?
%s*synth20
.	Parameter nFAW bound to: 24 - type: integer 

G
%s*synth28
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nRRD bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter nWTR bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

C
%s*synth24
2	Parameter nADD_RRD bound to: -3 - type: integer 

C
%s*synth24
2	Parameter nRRD_CLKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter nFAW_CLKS bound to: 6 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

F
%s*synth27
5	Parameter CASWR2CASRD bound to: 18 - type: integer 

J
%s*synth2;
9	Parameter CASWR2CASRD_CLKS bound to: 5 - type: integer 

G
%s*synth28
6	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter CASRD2CASWR bound to: 11 - type: integer 

J
%s*synth2;
9	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 

G
%s*synth28
6	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 

ñ
synthesizing module '%s'638*oasys2
SRLC32E__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-638
Q
%s*synth2B
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 

±
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC32E__parameterized02
1532
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_rank_cntrl2
1542
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
798@Z8-256
ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_rank_common2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
728@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

N
%s*synth2?
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

@
%s*synth21
/	Parameter nCKESR bound to: 5 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

K
%s*synth2<
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 

I
%s*synth2:
8	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 

E
%s*synth26
4	Parameter nCKESR_CLKS bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 

î
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_round_robin_arb2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

?
%s*synth20
.	Parameter WIDTH bound to: 3 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 4 - type: integer 

≈
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2
62
52±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1458@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_last_master_ns_reg2
62
42±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1438@Z8-3936
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_round_robin_arb2
1552
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-256
§
synthesizing module '%s'638*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized02±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

?
%s*synth20
.	Parameter WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

ø
%done synthesizing module '%s' (%s#%s)256*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized02
1552
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_rank_common2
1562
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
728@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_rank_mach2
1572
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v2
718@Z8-256
á
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_mach2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
728@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

F
%s*synth27
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

?
%s*synth20
.	Parameter nRFC bound to: 88 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

B
%s*synth23
1	Parameter nXSDLL bound to: 512 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

H
%s*synth29
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 

H
%s*synth29
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 

R
%s*synth2C
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nWTP bound to: 24 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

â
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_cntrl2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_compare2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v2
748@Z8-638
D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

Œ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
col_addr_template_reg2
162
142Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v2
2518@Z8-3936
®
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_compare2
1582
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v2
748@Z8-256
ä
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_state2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_state2
1592
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ä
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_queue2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_queue2
1602
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_cntrl2
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ô
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_state__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_state__parameterized02
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_queue__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_queue__parameterized02
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized02
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ô
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_state__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_state__parameterized12
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_queue__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 2 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_queue__parameterized12
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized12
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ô
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_state__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_state__parameterized22
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_queue__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 3 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_queue__parameterized22
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized22
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_common2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
738@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

?
%s*synth20
.	Parameter nRFC bound to: 88 - type: integer 

B
%s*synth23
1	Parameter nXSDLL bound to: 512 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

D
%s*synth25
3	Parameter nRFC_CLKS bound to: 22 - type: integer 

E
%s*synth26
4	Parameter nZQCS_CLKS bound to: 16 - type: integer 

G
%s*synth28
6	Parameter nXSDLL_CLKS bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter THREE bound to: 3 - type: integer 

¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_common2
1622
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
738@Z8-256
É
synthesizing module '%s'638*oasys2
mig_7series_v1_9_arb_mux2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

I
%s*synth2:
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_arb_row_col2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v2
838@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

F
%s*synth27
5	Parameter RNK2RNK_DLY bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 

§
synthesizing module '%s'638*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized12±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

?
%s*synth20
.	Parameter WIDTH bound to: 4 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 8 - type: integer 

≈
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2
82
72±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1458@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_last_master_ns_reg2
82
62±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1438@Z8-3936
ø
%done synthesizing module '%s' (%s#%s)256*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized12
1622
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_arb_row_col2
1632
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v2
838@Z8-256
â
synthesizing module '%s'638*oasys2
mig_7series_v1_9_arb_select2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_select.v2
758@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

I
%s*synth2:
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

H
%s*synth29
7	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 

0
%s*synth2!
	Parameter ONE bound to: 1'b1 

§
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_arb_select2
1642
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_select.v2
758@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_arb_mux2
1652
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v2
698@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_mach2
1662
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
728@Z8-256
 
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

bank_mach02
mig_7series_v1_9_bank_mach2
742
732§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_mc.v2
6678@Z8-350
Ö
synthesizing module '%s'638*oasys2
mig_7series_v1_9_col_mach2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
888@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

D
%s*synth25
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_LINE_WIDTH bound to: 30 - type: integer 

D
%s*synth25
3	Parameter FIFO_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter FULL_RAM_CNT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REMAINDER bound to: 2 - type: integer 

A
%s*synth22
0	Parameter RAM_CNT bound to: 2 - type: integer 

D
%s*synth25
3	Parameter RAM_WIDTH bound to: 12 - type: integer 

Ö
synthesizing module '%s'638*oasys2
RAM32M2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
307448@Z8-638
s
%s*synth2d
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

†
%done synthesizing module '%s' (%s#%s)256*oasys2
RAM32M2
1672
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
307448@Z8-256
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
read_fifo.fifo_out_data_r_reg2
122
82™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
3968@Z8-3936
†
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_col_mach2
1682
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
888@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_mc2
1692
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_mc.v2
738@Z8-256
Ñ
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_phy_top2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.v2
718@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter RD_PATH_REG bound to: 0 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

K
%s*synth2<
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

A
%s*synth22
0	Parameter WRLVL_W bound to: ON - type: string 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B1 bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

7
%s*synth2(
&	Parameter CTL_BANK bound to: 3'b001 

A
%s*synth22
0	Parameter CTL_BYTE_LANE bound to: 8'b00100100 

í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_mc_phy_wrapper2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v2
718@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

D
%s*synth25
3	Parameter DQ_PER_DQS bound to: 8 - type: integer 

G
%s*synth28
6	Parameter PHASE_PER_CLK bound to: 8 - type: integer 

C
%s*synth24
2	Parameter PHASE_DIV bound to: 1 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

˛
%s*synth2Ó
Î	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ï
%s*synth2Ö
Ç	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

â
%s*synth2z
x	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 

T
%s*synth2E
C	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 

‘
%s*synth2ƒ
¡	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000010000000000010000000000010000000000010000000000000000000000000000000000000000000000000000000000010000000000010000000000010000000000010 

s
%s*synth2d
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

s
%s*synth2d
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

Y
%s*synth2J
H	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 

Z
%s*synth2K
I	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 

Y
%s*synth2J
H	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 

R
%s*synth2C
A	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

F
%s*synth27
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 

H
%s*synth29
7	Parameter INT_DELAY bound to: 0.519200 - type: float 

O
%s*synth2@
>	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 

M
%s*synth2>
<	Parameter MC_OCLK_DELAY bound to: 14.540400 - type: float 

S
%s*synth2D
B	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 

W
%s*synth2H
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 

H
%s*synth29
7	Parameter PHY_COUNT_EN bound to: TRUE - type: string 

É
synthesizing module '%s'638*oasys2
OBUF2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
176978@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

@
%s*synth21
/	Parameter DRIVE bound to: 12 - type: integer 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUF2
1702
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
176978@Z8-256
Ñ
synthesizing module '%s'638*oasys2
OBUFT2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
178358@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

@
%s*synth21
/	Parameter DRIVE bound to: 12 - type: integer 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFT2
1712
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
178358@Z8-256
ä
synthesizing module '%s'638*oasys2
IOBUF_DCIEN2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
131588@Z8-638
I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

K
%s*synth2<
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 

@
%s*synth21
/	Parameter DRIVE bound to: 12 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUF_DCIEN2
1722
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
131588@Z8-256
å
synthesizing module '%s'638*oasys2
IOBUFDS_DCIEN2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
129888@Z8-638
F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

D
%s*synth25
3	Parameter DQS_BIAS bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

K
%s*synth2<
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUFDS_DCIEN2
1732
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
129888@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_ddr_of_pre_fifo2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-638
>
%s*synth2/
-	Parameter TCQ bound to: 25 - type: integer 

?
%s*synth20
.	Parameter DEPTH bound to: 8 - type: integer 

@
%s*synth21
/	Parameter WIDTH bound to: 44 - type: integer 

B
%s*synth23
1	Parameter PTR_BITS bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_ddr_of_pre_fifo2
1742
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-256
ﬁ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
phy_ctl_pre_fifo2"
 mig_7series_v1_9_ddr_of_pre_fifo2
82
72≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v2
13028@Z8-350
Ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_mc_phy2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v2
708@Z8-638
=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

J
%s*synth2;
9	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

@
%s*synth21
/	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 

P
%s*synth2A
?	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

K
%s*synth2<
:	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 

I
%s*synth2:
8	Parameter PHY_COUNT_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

s
%s*synth2d
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

M
%s*synth2>
<	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 

V
%s*synth2G
E	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter PHY_0_IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

D
%s*synth25
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter PHY_0_DATA_CTL bound to: 4'b1111 

J
%s*synth2;
9	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

O
%s*synth2@
>	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 29 - type: integer 

T
%s*synth2E
C	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

]
%s*synth2N
L	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

[
%s*synth2L
J	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

s
%s*synth2d
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 

M
%s*synth2>
<	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 

V
%s*synth2G
E	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter PHY_1_IODELAY_GRP bound to: IODELAY_MIG - type: string 

>
%s*synth2/
-	Parameter PHY_1_DATA_CTL bound to: 4'b0000 

J
%s*synth2;
9	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

O
%s*synth2@
>	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 29 - type: integer 

T
%s*synth2E
C	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

[
%s*synth2L
J	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

s
%s*synth2d
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

M
%s*synth2>
<	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 

V
%s*synth2G
E	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter PHY_2_IODELAY_GRP bound to: IODELAY_MIG - type: string 

>
%s*synth2/
-	Parameter PHY_2_DATA_CTL bound to: 4'b1111 

J
%s*synth2;
9	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

O
%s*synth2@
>	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

]
%s*synth2N
L	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

P
%s*synth2A
?	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 29 - type: integer 

T
%s*synth2E
C	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

[
%s*synth2L
J	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 

@
%s*synth21
/	Parameter TCK bound to: 1250 - type: integer 

B
%s*synth23
1	Parameter N_LANES bound to: 11 - type: integer 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 

<
%s*synth2-
+	Parameter RCLK_NEG_EDGE bound to: 3'b000 

<
%s*synth2-
+	Parameter RCLK_POS_EDGE bound to: 3'b111 

é
%s*synth2
}	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

é
%s*synth2
}	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

é
%s*synth2
}	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

R
%s*synth2C
A	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 

R
%s*synth2C
A	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 

]
%s*synth2N
L	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

D
%s*synth25
3	Parameter DDR_TCK bound to: 1250 - type: integer 

Q
%s*synth2B
@	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

E
%s*synth26
4	Parameter PO_S3_TAPS bound to: 64 - type: integer 

F
%s*synth27
5	Parameter PI_S2_TAPS bound to: 128 - type: integer 

F
%s*synth27
5	Parameter PO_S2_TAPS bound to: 128 - type: integer 

V
%s*synth2G
E	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 

X
%s*synth2I
G	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 

V
%s*synth2G
E	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 

]
%s*synth2N
L	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 

_
%s*synth2P
N	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 

Y
%s*synth2J
H	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 

N
%s*synth2?
=	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 

V
%s*synth2G
E	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 

>
%s*synth2/
-	Parameter PO_CIRC_BUF_EARLY bound to: 1'b0 

R
%s*synth2C
A	Parameter PO_CIRC_BUF_OFFSET bound to: 30.250000 - type: float 

L
%s*synth2=
;	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 

N
%s*synth2?
=	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 

R
%s*synth2C
A	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 

S
%s*synth2D
B	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 

T
%s*synth2E
C	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 

J
%s*synth2;
9	Parameter PO_DELAY bound to: 1866.187500 - type: float 

M
%s*synth2>
<	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 

K
%s*synth2<
:	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 

I
%s*synth2:
8	Parameter PO_DELAY_INT bound to: 1866 - type: integer 

J
%s*synth2;
9	Parameter PI_OFFSET bound to: -78.000000 - type: float 

S
%s*synth2D
B	Parameter PI_STG2_DELAY_CAND bound to: 547.000000 - type: float 

N
%s*synth2?
=	Parameter PI_STG2_DELAY bound to: 547.000000 - type: float 

M
%s*synth2>
<	Parameter DEFAULT_RCLK_DELAY bound to: 56 - type: integer 

C
%s*synth24
2	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 

P
%s*synth2A
?	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 

P
%s*synth2A
?	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 

P
%s*synth2A
?	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 

^
%s*synth2O
M	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

b
%s*synth2S
Q	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

M
%s*synth2>
<	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 

ä
synthesizing module '%s'638*oasys2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-638
P
%s*synth2A
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

D
%s*synth25
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 

:
%s*synth2+
)	Parameter BYTE_LANES bound to: 4'b1111 

:
%s*synth2+
)	Parameter DATA_CTL_N bound to: 4'b1111 

e
%s*synth2V
T	Parameter BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

m
%s*synth2^
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

G
%s*synth28
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 

F
%s*synth27
5	Parameter LAST_BANK bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 

=
%s*synth2.
,	Parameter PC_DATA_CTL_N bound to: 4'b1111 

G
%s*synth28
6	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

H
%s*synth29
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 

H
%s*synth29
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 

F
%s*synth27
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 

L
%s*synth2=
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 

W
%s*synth2H
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

W
%s*synth2H
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 0 - type: integer 

F
%s*synth27
5	Parameter N_BYTE_LANES bound to: 4 - type: integer 

F
%s*synth27
5	Parameter N_DATA_LANES bound to: 4 - type: integer 

F
%s*synth27
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

7
%s*synth2(
&	Parameter DATA_CTL_A bound to: 1'b0 

7
%s*synth2(
&	Parameter DATA_CTL_B bound to: 1'b0 

7
%s*synth2(
&	Parameter DATA_CTL_C bound to: 1'b0 

7
%s*synth2(
&	Parameter DATA_CTL_D bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_A bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_B bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_C bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_D bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_A bound to: 1'b1 

;
%s*synth2,
*	Parameter PRESENT_DATA_B bound to: 1'b1 

;
%s*synth2,
*	Parameter PRESENT_DATA_C bound to: 1'b1 

;
%s*synth2,
*	Parameter PRESENT_DATA_D bound to: 1'b1 

I
%s*synth2:
8	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 

E
%s*synth26
4	Parameter IO_A_START bound to: 41 - type: integer 

C
%s*synth24
2	Parameter IO_A_END bound to: 40 - type: integer 

E
%s*synth26
4	Parameter IO_B_START bound to: 43 - type: integer 

C
%s*synth24
2	Parameter IO_B_END bound to: 42 - type: integer 

E
%s*synth26
4	Parameter IO_C_START bound to: 45 - type: integer 

C
%s*synth24
2	Parameter IO_C_END bound to: 44 - type: integer 

E
%s*synth26
4	Parameter IO_D_START bound to: 47 - type: integer 

C
%s*synth24
2	Parameter IO_D_END bound to: 46 - type: integer 

G
%s*synth28
6	Parameter IO_A_X_START bound to: 41 - type: integer 

E
%s*synth26
4	Parameter IO_A_X_END bound to: 40 - type: integer 

G
%s*synth28
6	Parameter IO_B_X_START bound to: 43 - type: integer 

E
%s*synth26
4	Parameter IO_B_X_END bound to: 42 - type: integer 

G
%s*synth28
6	Parameter IO_C_X_START bound to: 45 - type: integer 

E
%s*synth26
4	Parameter IO_C_X_END bound to: 44 - type: integer 

G
%s*synth28
6	Parameter IO_D_X_START bound to: 47 - type: integer 

E
%s*synth26
4	Parameter IO_D_X_END bound to: 46 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

Ç
synthesizing module '%s'638*oasys2
BUFIO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2
1752
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_byte_lane2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: A - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001011111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_ddr_if_post_fifo2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v2
688@Z8-638
>
%s*synth2/
-	Parameter TCQ bound to: 25 - type: integer 

?
%s*synth20
.	Parameter DEPTH bound to: 4 - type: integer 

@
%s*synth21
/	Parameter WIDTH bound to: 80 - type: integer 

B
%s*synth23
1	Parameter PTR_BITS bound to: 2 - type: integer 

ˇ
-case statement is not full and has no default155*oasys2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v2
1088@Z8-155
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_ddr_if_post_fifo2
1762
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v2
688@Z8-256
ú
synthesizing module '%s'638*oasys22
0mig_7series_v1_9_ddr_of_pre_fifo__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-638
>
%s*synth2/
-	Parameter TCQ bound to: 25 - type: integer 

?
%s*synth20
.	Parameter DEPTH bound to: 9 - type: integer 

@
%s*synth21
/	Parameter WIDTH bound to: 80 - type: integer 

B
%s*synth23
1	Parameter PTR_BITS bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 

∑
%done synthesizing module '%s' (%s#%s)256*oasys22
0mig_7series_v1_9_ddr_of_pre_fifo__parameterized02
1762
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-256
å
synthesizing module '%s'638*oasys2
PHASER_IN_PHY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
274988@Z8-638
F
%s*synth27
5	Parameter BURST_MODE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 

H
%s*synth29
7	Parameter FREQ_REF_DIV bound to: NONE - type: string 

Q
%s*synth2B
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 

F
%s*synth27
5	Parameter WR_CYCLES bound to: FALSE - type: string 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 

D
%s*synth25
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 

E
%s*synth26
4	Parameter FINE_DELAY bound to: 33 - type: integer 

H
%s*synth29
7	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 

Q
%s*synth2B
@	Parameter PHASEREFCLK_PERIOD bound to: 1.250000 - type: float 

L
%s*synth2=
;	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2
PHASER_IN_PHY2
1772
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
274988@Z8-256
ç
synthesizing module '%s'638*oasys2
PHASER_OUT_PHY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-638
J
%s*synth2;
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 

F
%s*synth27
5	Parameter DATA_CTL_N bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 

1
%s*synth2"
 	Parameter PO bound to: 3'b111 

D
%s*synth25
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 

F
%s*synth27
5	Parameter COARSE_DELAY bound to: 0 - type: integer 

E
%s*synth26
4	Parameter FINE_DELAY bound to: 60 - type: integer 

E
%s*synth26
4	Parameter OCLK_DELAY bound to: 29 - type: integer 

O
%s*synth2@
>	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 

Q
%s*synth2B
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 

L
%s*synth2=
;	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 

®
%done synthesizing module '%s' (%s#%s)256*oasys2
PHASER_OUT_PHY2
1782
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IN_FIFO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
128648@Z8-638
R
%s*synth2C
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

M
%s*synth2>
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 

°
%done synthesizing module '%s' (%s#%s)256*oasys2	
IN_FIFO2
1792
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
128648@Z8-256
á
synthesizing module '%s'638*oasys2

OUT_FIFO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-638
R
%s*synth2C
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

K
%s*synth2<
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2

OUT_FIFO2
1802
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_ddr_byte_group_io2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b001011111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

à
synthesizing module '%s'638*oasys2
	ISERDESE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
153608@Z8-638
D
%s*synth25
3	Parameter DATA_RATE bound to: DDR - type: string 

N
%s*synth2?
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

C
%s*synth24
2	Parameter IOBDELAY bound to: IFD - type: string 

E
%s*synth26
4	Parameter OFB_USED bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

4
%s*synth2%
#	Parameter INIT_Q1 bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_Q2 bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_Q3 bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_Q4 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q1 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q2 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q3 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q4 bound to: 1'b0 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

@
%s*synth21
/	Parameter NUM_CE bound to: 2 - type: integer 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
	ISERDESE22
1812
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
153608@Z8-256
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
á
synthesizing module '%s'638*oasys2

IDELAYE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127328@Z8-638
I
%s*synth2:
8	Parameter CINVCTRL_SEL bound to: FALSE - type: string 

H
%s*synth29
7	Parameter DELAY_SRC bound to: IDATAIN - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 

E
%s*synth26
4	Parameter PIPE_SEL bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter SIGNAL_PATTERN bound to: DATA - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYE22
1822
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127328@Z8-256
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
à
synthesizing module '%s'638*oasys2
	OSERDESE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-638
G
%s*synth28
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 

G
%s*synth28
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

E
%s*synth26
4	Parameter TBYTE_CTL bound to: TRUE - type: string 

E
%s*synth26
4	Parameter TBYTE_SRC bound to: TRUE - type: string 

4
%s*synth2%
#	Parameter INIT_OQ bound to: 1'b1 

4
%s*synth2%
#	Parameter INIT_TQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_OQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_TQ bound to: 1'b1 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
	OSERDESE22
1832
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-256
«
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_slave_ts2
	OSERDESE22
272
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3218@Z8-350
ò
synthesizing module '%s'638*oasys2
OSERDESE2__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-638
G
%s*synth28
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 

G
%s*synth28
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

E
%s*synth26
4	Parameter TBYTE_CTL bound to: TRUE - type: string 

F
%s*synth27
5	Parameter TBYTE_SRC bound to: FALSE - type: string 

4
%s*synth2%
#	Parameter INIT_OQ bound to: 1'b1 

4
%s*synth2%
#	Parameter INIT_TQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_OQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_TQ bound to: 1'b1 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 

≥
%done synthesizing module '%s' (%s#%s)256*oasys2
OSERDESE2__parameterized02
1832
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-256
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
É
synthesizing module '%s'638*oasys2
ODDR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2
1842
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_ddr_byte_group_io2
1852
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_byte_lane2
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized02®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: B - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
«
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_slave_ts2
	OSERDESE22
272
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3218@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized02
1862
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized02
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized12®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: C - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 2 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized12
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized22®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: D - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 3 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized22
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ä
synthesizing module '%s'638*oasys2
PHY_CONTROL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-638
F
%s*synth27
5	Parameter BURST_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_A_N bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_B_N bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_C_N bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_D_N bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 

H
%s*synth29
7	Parameter MULTI_REGION bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SYNC_MODE bound to: FALSE - type: string 

E
%s*synth26
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 

C
%s*synth24
2	Parameter AO_TOGGLE bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CLK_RATIO bound to: 4 - type: integer 

D
%s*synth25
3	Parameter CMD_OFFSET bound to: 9 - type: integer 

E
%s*synth26
4	Parameter CO_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DI_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DO_DURATION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 

M
%s*synth2>
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL2
1872
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-256
â
synthesizing module '%s'638*oasys2

PHASER_REF2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277078@Z8-638
§
%done synthesizing module '%s' (%s#%s)256*oasys2

PHASER_REF2
1882
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277078@Z8-256
Ï
default block is never used226*oasys2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
14938@Z8-226
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
B_rst_primitives_reg2
A_rst_primitives_reg2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7258@Z8-3888
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
C_rst_primitives_reg2
A_rst_primitives_reg2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7268@Z8-3888
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
D_rst_primitives_reg2
A_rst_primitives_reg2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7278@Z8-3888
•
%done synthesizing module '%s' (%s#%s)256*oasys2!
mig_7series_v1_9_ddr_phy_4lanes2
1892
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-256
ö
synthesizing module '%s'638*oasys21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-638
P
%s*synth2A
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

D
%s*synth25
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 

:
%s*synth2+
)	Parameter BYTE_LANES bound to: 4'b0111 

:
%s*synth2+
)	Parameter DATA_CTL_N bound to: 4'b0000 

e
%s*synth2V
T	Parameter BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

m
%s*synth2^
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 

G
%s*synth28
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 

F
%s*synth27
5	Parameter LAST_BANK bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter A_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 

Z
%s*synth2K
I	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

J
%s*synth2;
9	Parameter B_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter C_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter D_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 

=
%s*synth2.
,	Parameter PC_DATA_CTL_N bound to: 4'b0000 

G
%s*synth28
6	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

H
%s*synth29
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 

H
%s*synth29
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 

F
%s*synth27
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 

L
%s*synth2=
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 

W
%s*synth2H
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

W
%s*synth2H
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

F
%s*synth27
5	Parameter N_BYTE_LANES bound to: 3 - type: integer 

F
%s*synth27
5	Parameter N_DATA_LANES bound to: 0 - type: integer 

F
%s*synth27
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

7
%s*synth2(
&	Parameter DATA_CTL_A bound to: 1'b1 

7
%s*synth2(
&	Parameter DATA_CTL_B bound to: 1'b1 

7
%s*synth2(
&	Parameter DATA_CTL_C bound to: 1'b1 

7
%s*synth2(
&	Parameter DATA_CTL_D bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_A bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_B bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_C bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_D bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_A bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_B bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_C bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_D bound to: 1'b0 

J
%s*synth2;
9	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 

E
%s*synth26
4	Parameter IO_A_START bound to: 41 - type: integer 

C
%s*synth24
2	Parameter IO_A_END bound to: 40 - type: integer 

E
%s*synth26
4	Parameter IO_B_START bound to: 43 - type: integer 

C
%s*synth24
2	Parameter IO_B_END bound to: 42 - type: integer 

E
%s*synth26
4	Parameter IO_C_START bound to: 45 - type: integer 

C
%s*synth24
2	Parameter IO_C_END bound to: 44 - type: integer 

E
%s*synth26
4	Parameter IO_D_START bound to: 47 - type: integer 

C
%s*synth24
2	Parameter IO_D_END bound to: 46 - type: integer 

G
%s*synth28
6	Parameter IO_A_X_START bound to: 41 - type: integer 

E
%s*synth26
4	Parameter IO_A_X_END bound to: 40 - type: integer 

G
%s*synth28
6	Parameter IO_B_X_START bound to: 43 - type: integer 

E
%s*synth26
4	Parameter IO_B_X_END bound to: 42 - type: integer 

G
%s*synth28
6	Parameter IO_C_X_START bound to: 45 - type: integer 

E
%s*synth26
4	Parameter IO_C_X_END bound to: 44 - type: integer 

G
%s*synth28
6	Parameter IO_D_X_START bound to: 47 - type: integer 

E
%s*synth26
4	Parameter IO_D_X_END bound to: 46 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized32®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: A - type: string 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 56 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

ù
synthesizing module '%s'638*oasys2 
PHASER_OUT_PHY__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-638
J
%s*synth2;
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 

G
%s*synth28
6	Parameter DATA_CTL_N bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 

1
%s*synth2"
 	Parameter PO bound to: 3'b111 

D
%s*synth25
3	Parameter CLKOUT_DIV bound to: 4 - type: integer 

F
%s*synth27
5	Parameter COARSE_DELAY bound to: 0 - type: integer 

E
%s*synth26
4	Parameter FINE_DELAY bound to: 60 - type: integer 

E
%s*synth26
4	Parameter OCLK_DELAY bound to: 29 - type: integer 

O
%s*synth2@
>	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 

Q
%s*synth2B
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 

L
%s*synth2=
;	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 

∏
%done synthesizing module '%s' (%s#%s)256*oasys2 
PHASER_OUT_PHY__parameterized02
1892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-256
ó
synthesizing module '%s'638*oasys2
OUT_FIFO__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-638
R
%s*synth2C
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

K
%s*synth2<
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys2
OUT_FIFO__parameterized02
1892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-256
†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

ò
synthesizing module '%s'638*oasys2
OSERDESE2__parameterized12;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-638
G
%s*synth28
6	Parameter DATA_RATE_OQ bound to: SDR - type: string 

G
%s*synth28
6	Parameter DATA_RATE_TQ bound to: SDR - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

F
%s*synth27
5	Parameter TBYTE_CTL bound to: FALSE - type: string 

F
%s*synth27
5	Parameter TBYTE_SRC bound to: FALSE - type: string 

4
%s*synth2%
#	Parameter INIT_OQ bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_TQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_OQ bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_TQ bound to: 1'b1 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 

≥
%done synthesizing module '%s' (%s#%s)256*oasys2
OSERDESE2__parameterized12
1892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-256
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized12
1892
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized32
1892
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized42®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: B - type: string 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b010001110011 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 56 - type: integer 

X
%s*synth2I
G	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b010001110011 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized22
1892
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
Ö
synthesizing module '%s'638*oasys2
OBUFDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
177118@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

†
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFDS2
1902
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
177118@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized42
1902
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized52®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: C - type: string 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b110010110000 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 56 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 2 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized32¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b110010110000 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
232¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
4098@Z8-350
ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized32
1902
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized52
1902
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ö
synthesizing module '%s'638*oasys2
PHY_CONTROL__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-638
F
%s*synth27
5	Parameter BURST_MODE bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_A_N bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_B_N bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_C_N bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_D_N bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 

H
%s*synth29
7	Parameter MULTI_REGION bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SYNC_MODE bound to: FALSE - type: string 

E
%s*synth26
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 

C
%s*synth24
2	Parameter AO_TOGGLE bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CLK_RATIO bound to: 4 - type: integer 

D
%s*synth25
3	Parameter CMD_OFFSET bound to: 9 - type: integer 

E
%s*synth26
4	Parameter CO_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DI_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DO_DURATION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 

M
%s*synth2>
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL__parameterized02
1902
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-256
Ï
default block is never used226*oasys2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
14938@Z8-226
„
.merging register '%s' into '%s' in module '%s'3438*oasys2
B_rst_primitives_reg2
A_rst_primitives_reg21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7258@Z8-3888
„
.merging register '%s' into '%s' in module '%s'3438*oasys2
C_rst_primitives_reg2
A_rst_primitives_reg21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7268@Z8-3888
µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02
1902
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_mc_phy2
1912
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v2
708@Z8-256
◊
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
u_ddr_mc_phy2
mig_7series_v1_9_ddr_mc_phy2
862
852≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v2
14178@Z8-350
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_mc_phy_wrapper2
1922
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v2
718@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_calib_top2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v2
828@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

A
%s*synth22
0	Parameter CTL_BYTE_LANE bound to: 8'b00100100 

7
%s*synth2(
&	Parameter CTL_BANK bound to: 3'b001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

I
%s*synth2:
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 

M
%s*synth2>
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

@
%s*synth21
/	Parameter TEST_AL bound to: 0 - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

K
%s*synth2<
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

A
%s*synth22
0	Parameter OCAL_EN bound to: ON - type: string 

O
%s*synth2@
>	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 

Ü
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_prbs_gen2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
928@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter PRBS_WIDTH bound to: 64 - type: integer 

O
%s*synth2@
>	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 

R
%s*synth2C
A	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 

°
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_prbs_gen2
1932
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
928@Z8-256
Ü
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
898@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

D
%s*synth25
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

@
%s*synth21
/	Parameter TEST_AL bound to: 0 - type: string 

H
%s*synth29
7	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 

B
%s*synth23
1	Parameter ADDR_INC bound to: 8 - type: integer 

B
%s*synth23
1	Parameter RTT_NOM2 bound to: 40 - type: string 

B
%s*synth23
1	Parameter RTT_NOM3 bound to: 40 - type: string 

E
%s*synth26
4	Parameter RTT_NOM_int bound to: 40 - type: string 

8
%s*synth2)
'	Parameter BURST4_FLAG bound to: 1'b0 

K
%s*synth2<
:	Parameter CLK_MEM_PERIOD bound to: 1250 - type: integer 

R
%s*synth2C
A	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 

P
%s*synth2A
?	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 

P
%s*synth2A
?	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 

P
%s*synth2A
?	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 

O
%s*synth2@
>	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 

U
%s*synth2F
D	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 

L
%s*synth2=
;	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 

I
%s*synth2:
8	Parameter TXPR_DELAY_CNT bound to: 34 - type: integer 

S
%s*synth2D
B	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 

B
%s*synth23
1	Parameter TWR_CYC bound to: 12 - type: integer 

>
%s*synth2/
-	Parameter CNTNEXT_CMD bound to: 7'b1111111 

:
%s*synth2+
)	Parameter INIT_CNT_MR2 bound to: 2'b00 

:
%s*synth2+
)	Parameter INIT_CNT_MR3 bound to: 2'b01 

:
%s*synth2+
)	Parameter INIT_CNT_MR1 bound to: 2'b10 

:
%s*synth2+
)	Parameter INIT_CNT_MR0 bound to: 2'b11 

>
%s*synth2/
-	Parameter INIT_CNT_MR_DONE bound to: 2'b11 

;
%s*synth2,
*	Parameter REG_RC0 bound to: 8'b00000000 

;
%s*synth2,
*	Parameter REG_RC1 bound to: 8'b00110001 

;
%s*synth2,
*	Parameter REG_RC2 bound to: 8'b00000010 

;
%s*synth2,
*	Parameter REG_RC3 bound to: 8'b00000011 

;
%s*synth2,
*	Parameter REG_RC4 bound to: 8'b00000100 

;
%s*synth2,
*	Parameter REG_RC5 bound to: 8'b00000101 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

Q
%s*synth2B
@	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 

K
%s*synth2<
:	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 

;
%s*synth2,
*	Parameter INIT_IDLE bound to: 6'b000000 

D
%s*synth25
3	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 

>
%s*synth2/
-	Parameter INIT_LOAD_MR bound to: 6'b000010 

C
%s*synth24
2	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 

;
%s*synth2,
*	Parameter INIT_ZQCL bound to: 6'b000100 

G
%s*synth28
6	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 

B
%s*synth23
1	Parameter INIT_WRLVL_START bound to: 6'b000110 

A
%s*synth22
0	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 

D
%s*synth25
3	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 

I
%s*synth2:
8	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 

E
%s*synth26
4	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 

J
%s*synth2;
9	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 

@
%s*synth21
/	Parameter INIT_RDLVL_ACT bound to: 6'b001100 

E
%s*synth26
4	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 

G
%s*synth28
6	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 

L
%s*synth2=
;	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 

F
%s*synth27
5	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 

F
%s*synth27
5	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 

K
%s*synth2<
:	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 

H
%s*synth29
7	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 

@
%s*synth21
/	Parameter INIT_PRECHARGE bound to: 6'b010100 

E
%s*synth26
4	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 

;
%s*synth2,
*	Parameter INIT_DONE bound to: 6'b010110 

E
%s*synth26
4	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 

J
%s*synth2;
9	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 

>
%s*synth2/
-	Parameter INIT_REFRESH bound to: 6'b011001 

C
%s*synth24
2	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 

@
%s*synth21
/	Parameter INIT_REG_WRITE bound to: 6'b011011 

E
%s*synth26
4	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 

F
%s*synth27
5	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 

K
%s*synth2<
:	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 

@
%s*synth21
/	Parameter INIT_WRCAL_ACT bound to: 6'b011111 

E
%s*synth26
4	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 

B
%s*synth23
1	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 

G
%s*synth28
6	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 

A
%s*synth22
0	Parameter INIT_WRCAL_READ bound to: 6'b100011 

F
%s*synth27
5	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 

G
%s*synth28
6	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 

I
%s*synth2:
8	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 

?
%s*synth20
.	Parameter INIT_MPR_RDEN bound to: 6'b100111 

?
%s*synth20
.	Parameter INIT_MPR_WAIT bound to: 6'b101000 

?
%s*synth20
.	Parameter INIT_MPR_READ bound to: 6'b101001 

J
%s*synth2;
9	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 

B
%s*synth23
1	Parameter INIT_MPR_DISABLE bound to: 6'b101011 

G
%s*synth28
6	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 

D
%s*synth25
3	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 

I
%s*synth2:
8	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 

F
%s*synth27
5	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 

K
%s*synth2<
:	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 

E
%s*synth26
4	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 

J
%s*synth2;
9	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 

H
%s*synth29
7	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 

°
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
16648@Z8-3536
ù
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
16648@Z8-3536
¸
-case statement is not full and has no default155*oasys2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
43018@Z8-155
Í
default block is never used226*oasys2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
43358@Z8-226
 
.merging register '%s' into '%s' in module '%s'3438*oasys2
tg_timer_go_reg2
init_wrcal_done_reg2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
13448@Z8-3888
ﬁ
.merging register '%s' into '%s' in module '%s'3438*oasys2
calib_cas_slot_reg[1:0]2!
single_rank.chip_cnt_r_reg[1:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
32738@Z8-3888
»
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
rdlvl_start_dly0_r_reg2
162
152ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
9978@Z8-3936
«
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
wrcal_start_dly_r_reg2
162
152ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
9998@Z8-3936
Ã
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
oclkdelay_start_dly_r_reg2
162
152ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
10018@Z8-3936
Ã
.merging register '%s' into '%s' in module '%s'3438*oasys2
calib_cmd_wren_reg2
calib_ctl_wren_reg2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
33298@Z8-3888
Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
gen_rnk[1].mr2_r_reg[1][1:0]2+
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
33488@Z8-3888
Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
gen_rnk[1].mr1_r_reg[1][2:0]2+
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
33498@Z8-3888
Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
gen_rnk[2].mr2_r_reg[2][1:0]2+
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
33488@Z8-3888
Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
gen_rnk[2].mr1_r_reg[2][2:0]2+
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
33498@Z8-3888
Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
gen_rnk[3].mr2_r_reg[3][1:0]2+
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
33488@Z8-3888
Ì
.merging register '%s' into '%s' in module '%s'3438*oasys2
gen_rnk[3].mr1_r_reg[3][2:0]2+
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
33498@Z8-3888
è
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
6838@Z8-2943
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
10228@Z8-2943
°
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_phy_init2
1942
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
898@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_phy_wrcal2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v2
778@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

F
%s*synth27
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 

C
%s*synth24
2	Parameter NUM_READS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 

D
%s*synth25
3	Parameter COARSE_CNT bound to: 3 - type: integer 

C
%s*synth24
2	Parameter FINE_CNT bound to: 22 - type: integer 

8
%s*synth2)
'	Parameter CAL2_IDLE bound to: 3'b000 

=
%s*synth2.
,	Parameter CAL2_READ_WAIT bound to: 3'b001 

<
%s*synth2-
+	Parameter CAL2_NEXT_DQS bound to: 3'b010 

>
%s*synth2/
-	Parameter CAL2_WRLVL_WAIT bound to: 3'b011 

?
%s*synth20
.	Parameter CAL2_IFIFO_RESET bound to: 3'b100 

?
%s*synth20
.	Parameter CAL2_DQ_IDEL_DEC bound to: 3'b101 

8
%s*synth2)
'	Parameter CAL2_DONE bound to: 3'b110 

7
%s*synth2(
&	Parameter CAL2_ERR bound to: 3'b111 

ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
rd_mux_sel_r_reg[3:0]2
po_stg2_wrcal_cnt_reg[3:0]2 
mig_7series_v1_9_ddr_phy_wrcal2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v2
4188@Z8-3888
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_phy_wrcal2
1952
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v2
778@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
908@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

8
%s*synth2)
'	Parameter WL_IDLE bound to: 5'b00000 

8
%s*synth2)
'	Parameter WL_INIT bound to: 5'b00001 

A
%s*synth22
0	Parameter WL_INIT_FINE_INC bound to: 5'b00010 

G
%s*synth28
6	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 

F
%s*synth27
5	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 

A
%s*synth22
0	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 

F
%s*synth27
5	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 

<
%s*synth2-
+	Parameter WL_FINE_INC bound to: 5'b00111 

8
%s*synth2)
'	Parameter WL_WAIT bound to: 5'b01000 

>
%s*synth2/
-	Parameter WL_EDGE_CHECK bound to: 5'b01001 

=
%s*synth2.
,	Parameter WL_DQS_CHECK bound to: 5'b01010 

;
%s*synth2,
*	Parameter WL_DQS_CNT bound to: 5'b01011 

A
%s*synth22
0	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 

A
%s*synth22
0	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 

<
%s*synth2-
+	Parameter WL_FINE_DEC bound to: 5'b01110 

A
%s*synth22
0	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 

=
%s*synth2.
,	Parameter WL_CORSE_INC bound to: 5'b10000 

B
%s*synth23
1	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 

C
%s*synth24
2	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 

C
%s*synth24
2	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 

=
%s*synth2.
,	Parameter WL_CORSE_DEC bound to: 5'b10100 

B
%s*synth23
1	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 

C
%s*synth24
2	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 

A
%s*synth22
0	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 

C
%s*synth24
2	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 

G
%s*synth28
6	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 

B
%s*synth23
1	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 

F
%s*synth27
5	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 

E
%s*synth26
4	Parameter COARSE_TAPS bound to: 7 - type: integer 

H
%s*synth29
7	Parameter FAST_CAL_FINE bound to: 45 - type: integer 

I
%s*synth2:
8	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter REDO_COARSE bound to: 2 - type: integer 

¸
-case statement is not full and has no default155*oasys2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
7978@Z8-155
Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_smallest_reg[1][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5168@Z8-3888
Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_smallest_reg[2][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5168@Z8-3888
Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_smallest_reg[3][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5168@Z8-3888
Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_smallest_reg[4][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5168@Z8-3888
Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_smallest_reg[5][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5168@Z8-3888
Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_smallest_reg[6][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5168@Z8-3888
Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_smallest_reg[7][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5168@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[0][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[1][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[2][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[3][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[4][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[5][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[6][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
add_largest_reg[7][5:0]2
add_smallest_reg[0][5:0]2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5178@Z8-3888
€
.merging register '%s' into '%s' in module '%s'3438*oasys2
dqs_wl_po_en_stg2_c_reg2
dqs_wl_po_stg2_c_incdec_reg2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
6288@Z8-3888
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
4278@Z8-2943
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
6588@Z8-2943
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_phy_wrlvl2
1962
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
908@Z8-256
†
synthesizing module '%s'638*oasys2,
*mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
688@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 

F
%s*synth27
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PHASER_TAP_RES bound to: 9 - type: integer 

H
%s*synth29
7	Parameter CALC_TAP_CNT bound to: 350 - type: integer 

A
%s*synth22
0	Parameter TAP_CNT bound to: 0 - type: integer 

B
%s*synth23
1	Parameter TAP_DEC bound to: 29 - type: integer 

Â
.merging register '%s' into '%s' in module '%s'3438*oasys2
po_en_stg2_c_reg2
po_stg2_c_incdec_reg2,
*mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
1628@Z8-3888
ú
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
1378@Z8-2943
ú
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
1478@Z8-2943
ª
%done synthesizing module '%s' (%s#%s)256*oasys2,
*mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay2
1972
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
688@Z8-256
ò
synthesizing module '%s'638*oasys2(
&mig_7series_v1_9_ddr_phy_oclkdelay_cal2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

A
%s*synth22
0	Parameter OCAL_EN bound to: ON - type: string 

A
%s*synth22
0	Parameter TAP_CNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter WAIT_CNT bound to: 15 - type: integer 

D
%s*synth25
3	Parameter MINUS_32 bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter OCAL_IDLE bound to: 5'b00000 

B
%s*synth23
1	Parameter OCAL_NEW_DQS_WAIT bound to: 5'b00001 

>
%s*synth2/
-	Parameter OCAL_STG3_SEL bound to: 5'b00010 

C
%s*synth24
2	Parameter OCAL_STG3_SEL_WAIT bound to: 5'b00011 

B
%s*synth23
1	Parameter OCAL_STG3_EN_WAIT bound to: 5'b00100 

>
%s*synth2/
-	Parameter OCAL_STG3_DEC bound to: 5'b00101 

?
%s*synth20
.	Parameter OCAL_STG3_WAIT bound to: 5'b00110 

?
%s*synth20
.	Parameter OCAL_STG3_CALC bound to: 5'b00111 

>
%s*synth2/
-	Parameter OCAL_STG3_INC bound to: 5'b01000 

C
%s*synth24
2	Parameter OCAL_STG3_INC_WAIT bound to: 5'b01001 

>
%s*synth2/
-	Parameter OCAL_STG2_SEL bound to: 5'b01010 

?
%s*synth20
.	Parameter OCAL_STG2_WAIT bound to: 5'b01011 

>
%s*synth2/
-	Parameter OCAL_STG2_INC bound to: 5'b01100 

>
%s*synth2/
-	Parameter OCAL_STG2_DEC bound to: 5'b01101 

C
%s*synth24
2	Parameter OCAL_STG2_DEC_WAIT bound to: 5'b01110 

>
%s*synth2/
-	Parameter OCAL_NEXT_DQS bound to: 5'b01111 

B
%s*synth23
1	Parameter OCAL_NEW_DQS_READ bound to: 5'b10000 

C
%s*synth24
2	Parameter OCAL_INC_DONE_WAIT bound to: 5'b10001 

C
%s*synth24
2	Parameter OCAL_STG3_DEC_WAIT bound to: 5'b10010 

C
%s*synth24
2	Parameter OCAL_DEC_DONE_WAIT bound to: 5'b10011 

:
%s*synth2+
)	Parameter OCAL_DONE bound to: 5'b10100 

Ñ
-case statement is not full and has no default155*oasys2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
8848@Z8-155
ˆ
.merging register '%s' into '%s' in module '%s'3438*oasys2
rd_active_r3_reg2/
-gen_pat_match_div4.pat_data_match_valid_r_reg2(
&mig_7series_v1_9_ddr_phy_oclkdelay_cal2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
4358@Z8-3888
ò
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
6168@Z8-2943
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
&mig_7series_v1_9_ddr_phy_oclkdelay_cal2
1982
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
698@Z8-256
ò
synthesizing module '%s'638*oasys2(
&mig_7series_v1_9_ddr_phy_dqs_found_cal2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
798@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

M
%s*synth2>
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter LATENCY_FACTOR bound to: 13 - type: integer 

C
%s*synth24
2	Parameter NUM_READS bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 

=
%s*synth2.
,	Parameter FINE_ADJ_IDLE bound to: 4'b0000 

<
%s*synth2-
+	Parameter RST_POSTWAIT bound to: 4'b0001 

=
%s*synth2.
,	Parameter RST_POSTWAIT1 bound to: 4'b0010 

8
%s*synth2)
'	Parameter RST_WAIT bound to: 4'b0011 

=
%s*synth2.
,	Parameter FINE_ADJ_INIT bound to: 4'b0100 

8
%s*synth2)
'	Parameter FINE_INC bound to: 4'b0101 

=
%s*synth2.
,	Parameter FINE_INC_WAIT bound to: 4'b0110 

@
%s*synth21
/	Parameter FINE_INC_PREWAIT bound to: 4'b0111 

>
%s*synth2/
-	Parameter DETECT_PREWAIT bound to: 4'b1000 

?
%s*synth20
.	Parameter DETECT_DQSFOUND bound to: 4'b1001 

:
%s*synth2+
)	Parameter PRECH_WAIT bound to: 4'b1010 

8
%s*synth2)
'	Parameter FINE_DEC bound to: 4'b1011 

=
%s*synth2.
,	Parameter FINE_DEC_WAIT bound to: 4'b1100 

@
%s*synth21
/	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 

:
%s*synth2+
)	Parameter FINAL_WAIT bound to: 4'b1110 

=
%s*synth2.
,	Parameter FINE_ADJ_DONE bound to: 4'b1111 

ò
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
3788@Z8-2943
ò
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
4938@Z8-2943
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
&mig_7series_v1_9_ddr_phy_dqs_found_cal2
1992
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
798@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_phy_rdlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
818@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

A
%s*synth22
0	Parameter OCAL_EN bound to: ON - type: string 

G
%s*synth28
6	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 

E
%s*synth26
4	Parameter CAL_PAT_LEN bound to: 8 - type: integer 

F
%s*synth27
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 

H
%s*synth29
7	Parameter SR_VALID_DELAY bound to: 8 - type: integer 

H
%s*synth29
7	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 

P
%s*synth2A
?	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 

P
%s*synth2A
?	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 

;
%s*synth2,
*	Parameter CAL1_IDLE bound to: 6'b000000 

C
%s*synth24
2	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 

G
%s*synth28
6	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 

A
%s*synth22
0	Parameter CAL1_PAT_DETECT bound to: 6'b000011 

F
%s*synth27
5	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 

K
%s*synth2<
:	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 

F
%s*synth27
5	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 

K
%s*synth2<
:	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 

B
%s*synth23
1	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 

C
%s*synth24
2	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 

H
%s*synth29
7	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 

@
%s*synth21
/	Parameter CAL1_CALC_IDEL bound to: 6'b001011 

C
%s*synth24
2	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 

H
%s*synth29
7	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 

?
%s*synth20
.	Parameter CAL1_NEXT_DQS bound to: 6'b001110 

;
%s*synth2,
*	Parameter CAL1_DONE bound to: 6'b001111 

J
%s*synth2;
9	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 

E
%s*synth26
4	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 

A
%s*synth22
0	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 

F
%s*synth27
5	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 

F
%s*synth27
5	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 

K
%s*synth2<
:	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 

H
%s*synth29
7	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 

@
%s*synth21
/	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 

E
%s*synth26
4	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 

A
%s*synth22
0	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 

F
%s*synth27
5	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 

@
%s*synth21
/	Parameter CAL1_REGL_LOAD bound to: 6'b011011 

@
%s*synth21
/	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 

G
%s*synth28
6	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 

A
%s*synth22
0	Parameter CAL1_VALID_WAIT bound to: 6'b011110 

E
%s*synth26
4	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 

F
%s*synth27
5	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 

˝
-case statement is not full and has no default155*oasys2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
26988@Z8-155
‹
.merging register '%s' into '%s' in module '%s'3438*oasys2 
cal1_cnt_cpt_timing_r_reg[3:0]2
rd_mux_sel_r_reg[3:0]2 
mig_7series_v1_9_ddr_phy_rdlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
5858@Z8-3888
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
7408@Z8-2943
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
9948@Z8-2943
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_phy_rdlvl2
2002
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
818@Z8-256
í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_phy_prbs_rdlvl2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
798@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

D
%s*synth25
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 

;
%s*synth2,
*	Parameter PRBS_IDLE bound to: 6'b000000 

C
%s*synth24
2	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 

B
%s*synth23
1	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 

>
%s*synth2/
-	Parameter PRBS_DEC_DQS bound to: 6'b000011 

C
%s*synth24
2	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 

>
%s*synth2/
-	Parameter PRBS_INC_DQS bound to: 6'b000101 

C
%s*synth24
2	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 

@
%s*synth21
/	Parameter PRBS_CALC_TAPS bound to: 6'b000111 

@
%s*synth21
/	Parameter PRBS_TAP_CHECK bound to: 6'b001000 

?
%s*synth20
.	Parameter PRBS_NEXT_DQS bound to: 6'b001001 

F
%s*synth27
5	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001010 

;
%s*synth2,
*	Parameter PRBS_DONE bound to: 6'b001011 

H
%s*synth29
7	Parameter NUM_SAMPLES_CNT bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter NUM_SAMPLES_CNT1 bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter NUM_SAMPLES_CNT2 bound to: 12'b111111111111 

Å
-case statement is not full and has no default155*oasys2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
6618@Z8-155
ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
3778@Z8-2943
ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
3818@Z8-2943
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_phy_prbs_rdlvl2
2012
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
798@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_ddr_phy_tempmon2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

H
%s*synth29
7	Parameter BAND1_TEMP_MIN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter BAND2_TEMP_MIN bound to: 12 - type: integer 

I
%s*synth2:
8	Parameter BAND3_TEMP_MIN bound to: 46 - type: integer 

I
%s*synth2:
8	Parameter BAND4_TEMP_MIN bound to: 82 - type: integer 

C
%s*synth24
2	Parameter TEMP_HYST bound to: 5 - type: integer 

F
%s*synth27
5	Parameter HYST_OFFSET bound to: 40 - type: integer 

I
%s*synth2:
8	Parameter BAND1_OFFSET bound to: 2218 - type: integer 

I
%s*synth2:
8	Parameter BAND2_OFFSET bound to: 2316 - type: integer 

I
%s*synth2:
8	Parameter BAND3_OFFSET bound to: 2592 - type: integer 

I
%s*synth2:
8	Parameter BAND4_OFFSET bound to: 2885 - type: integer 

M
%s*synth2>
<	Parameter BAND0_DEC_OFFSET bound to: 2178 - type: integer 

M
%s*synth2>
<	Parameter BAND1_INC_OFFSET bound to: 2258 - type: integer 

M
%s*synth2>
<	Parameter BAND1_DEC_OFFSET bound to: 2276 - type: integer 

M
%s*synth2>
<	Parameter BAND2_INC_OFFSET bound to: 2356 - type: integer 

M
%s*synth2>
<	Parameter BAND2_DEC_OFFSET bound to: 2552 - type: integer 

M
%s*synth2>
<	Parameter BAND3_INC_OFFSET bound to: 2632 - type: integer 

M
%s*synth2>
<	Parameter BAND3_DEC_OFFSET bound to: 2845 - type: integer 

M
%s*synth2>
<	Parameter BAND4_INC_OFFSET bound to: 2925 - type: integer 

2
%s*synth2#
!	Parameter INIT bound to: 2'b00 

2
%s*synth2#
!	Parameter IDLE bound to: 2'b01 

4
%s*synth2%
#	Parameter UPDATE bound to: 2'b10 

2
%s*synth2#
!	Parameter WAIT bound to: 2'b11 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_ddr_phy_tempmon2
2022
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v2
698@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_calib_top2
2032
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v2
828@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_phy_top2
2042
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.v2
718@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_mem_intfc2
2052
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v2
708@Z8-256
˘
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_top2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_top.v2
718@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

B
%s*synth23
1	Parameter REG_CTRL bound to: ON - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 9 - type: integer 

˘
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_cmd2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

î
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_cmd2
2062
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v2
708@Z8-256
Ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_wr_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
1318@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 9 - type: integer 

F
%s*synth27
5	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 

H
%s*synth29
7	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 

G
%s*synth28
6	Parameter FULL_RAM_CNT bound to: 96 - type: integer 

C
%s*synth24
2	Parameter REMAINDER bound to: 0 - type: integer 

B
%s*synth23
1	Parameter RAM_CNT bound to: 96 - type: integer 

E
%s*synth26
4	Parameter RAM_WIDTH bound to: 576 - type: integer 

¯
-case statement is not full and has no default155*oasys2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
3428@Z8-155
¯
-case statement is not full and has no default155*oasys2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
3808@Z8-155
€
.merging register '%s' into '%s' in module '%s'3438*oasys2
app_wdf_rdy_r_copy1_reg2$
"occupied_counter.app_wdf_rdy_r_reg2
mig_7series_v1_9_ui_wr_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
2658@Z8-3888
€
.merging register '%s' into '%s' in module '%s'3438*oasys2
app_wdf_rdy_r_copy2_reg2$
"occupied_counter.app_wdf_rdy_r_reg2
mig_7series_v1_9_ui_wr_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
1818@Z8-3888
€
.merging register '%s' into '%s' in module '%s'3438*oasys2
app_wdf_rdy_r_copy3_reg2$
"occupied_counter.app_wdf_rdy_r_reg2
mig_7series_v1_9_ui_wr_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
2678@Z8-3888
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_wr_data2
2072
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
1318@Z8-256
Ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_rd_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v2
1408@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

H
%s*synth29
7	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter FULL_RAM_CNT bound to: 85 - type: integer 

C
%s*synth24
2	Parameter REMAINDER bound to: 2 - type: integer 

B
%s*synth23
1	Parameter RAM_CNT bound to: 86 - type: integer 

E
%s*synth26
4	Parameter RAM_WIDTH bound to: 516 - type: integer 

¯
-case statement is not full and has no default155*oasys2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v2
3928@Z8-155
Ò
.merging register '%s' into '%s' in module '%s'3438*oasys2,
*not_strict_mode.app_rd_data_valid_copy_reg2'
%not_strict_mode.app_rd_data_valid_reg2
mig_7series_v1_9_ui_rd_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v2
3808@Z8-3888
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_rd_data2
2082
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v2
1408@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_top2
2092
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_top.v2
718@Z8-256
·
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
42
app_ecc_multiple_err2
82
mig_7series_v1_9_ui_top2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
8568@Z8-689
˙
synthesizing module '%s'638*oasys2
mig_7series_v1_9_axi_mc2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc.v2
908@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

K
%s*synth2<
:	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

W
%s*synth2H
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

@
%s*synth21
/	Parameter C_ECC bound to: OFF - type: string 

B
%s*synth23
1	Parameter P_AXSIZE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 

G
%s*synth28
6	Parameter P_USE_UPSIZER bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

ö
synthesizing module '%s'638*oasys2)
'mig_7series_v1_9_ddr_axi_register_slice2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 16 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 145 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 149 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 131 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 135 - type: integer 

ú
synthesizing module '%s'638*oasys2*
(mig_7series_v1_9_ddr_axic_register_slice2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

∑
%done synthesizing module '%s' (%s#%s)256*oasys2*
(mig_7series_v1_9_ddr_axic_register_slice2
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized02≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 149 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized02
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized12≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized12
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized22≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 135 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized22
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2)
'mig_7series_v1_9_ddr_axi_register_slice2
2112
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_ddr_axi_upsizer2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_upsizer.v2
718@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 2 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

™
synthesizing module '%s'638*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized02±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 16 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 145 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 149 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 131 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 135 - type: integer 

¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized32≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized32
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized42≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 149 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized42
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized52≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized52
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized62≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 135 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized62
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized02
2112
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
™
synthesizing module '%s'638*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized12±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 64 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 577 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 581 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 515 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 519 - type: integer 

¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized72≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized72
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized82≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 581 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized82
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized92≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 519 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 

Ü
-case statement is not full and has no default155*oasys2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
1838@Z8-155
ö
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
1638@Z8-2943
«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized92
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized12
2112
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_a_upsizer2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 

Ñ
synthesizing module '%s'638*oasys2
MUXCY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170528@Z8-638
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY2
2122
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170528@Z8-256
î
synthesizing module '%s'638*oasys2&
$mig_7series_v1_9_ddr_carry_latch_and2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_and.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2	
AND2B1L2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
378@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2	
AND2B1L2
2132
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
378@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2&
$mig_7series_v1_9_ddr_carry_latch_and2
2142
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_and.v2
618@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_carry_and2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_and.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_carry_and2
2152
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_and.v2
618@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_ddr_command_fifo2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_command_fifo.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FIFO_WIDTH bound to: 47 - type: integer 

í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_carry_latch_or2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_or.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2
OR2L2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
212398@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2
OR2L2
2162
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
212398@Z8-256
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_carry_latch_or2
2172
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_or.v2
618@Z8-256
Ç
synthesizing module '%s'638*oasys2
FDRE2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
29378@Z8-638
1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

ù
%done synthesizing module '%s' (%s#%s)256*oasys2
FDRE2
2182
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
29378@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_ddr_command_fifo2
2192
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_command_fifo.v2
618@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_a_upsizer2
2202
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_w_upsizer2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_w_upsizer.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

†
synthesizing module '%s'638*oasys2,
*mig_7series_v1_9_ddr_comparator_sel_static2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

9
%s*synth2*
(	Parameter C_VALUE bound to: 6'b000000 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_FIX_DATA_WIDTH bound to: 6 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys2,
*mig_7series_v1_9_ddr_comparator_sel_static2
2212
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-256
Ü
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_carry_or2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_or.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

°
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_carry_or2
2222
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_or.v2
618@Z8-256
Ö
synthesizing module '%s'638*oasys2
LUT6_22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 

†
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT6_22
2232
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-256
ï
synthesizing module '%s'638*oasys2
LUT6_2__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 

∞
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT6_2__parameterized02
2232
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-256
É
synthesizing module '%s'638*oasys2
LUT42;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
159668@Z8-638
A
%s*synth22
0	Parameter INIT bound to: 16'b1100110011001010 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT42
2242
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
159668@Z8-256
É
synthesizing module '%s'638*oasys2
LUT62;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT62
2252
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-256
Ç
synthesizing module '%s'638*oasys2
FDSE2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30498@Z8-638
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

ù
%done synthesizing module '%s' (%s#%s)256*oasys2
FDSE2
2262
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30498@Z8-256
∞
synthesizing module '%s'638*oasys2<
:mig_7series_v1_9_ddr_comparator_sel_static__parameterized02¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

;
%s*synth2,
*	Parameter C_VALUE bound to: 8'b00000000 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 

ú
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
1408@Z8-2943
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:mig_7series_v1_9_ddr_comparator_sel_static__parameterized02
2262
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-256
í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_comparator_sel2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter C_FIX_DATA_WIDTH bound to: 6 - type: integer 

ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel.v2
1398@Z8-2943
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_comparator_sel2
2272
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel.v2
608@Z8-256
ì
synthesizing module '%s'638*oasys2
LUT6__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 

Æ
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT6__parameterized02
2272
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_w_upsizer2
2282
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_w_upsizer.v2
638@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_a_upsizer__parameterized02®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 

≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_a_upsizer__parameterized02
2282
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_r_upsizer2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_r_upsizer.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_r_upsizer2
2292
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_r_upsizer.v2
618@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_ddr_axi_upsizer2
2302
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_upsizer.v2
718@Z8-256
™
synthesizing module '%s'638*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized22±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 64 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 577 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 581 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 515 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 519 - type: integer 

≠
synthesizing module '%s'638*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized102≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 581 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

»
%done synthesizing module '%s' (%s#%s)256*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized102
2302
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≠
synthesizing module '%s'638*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized112≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 519 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

»
%done synthesizing module '%s' (%s#%s)256*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized112
2302
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized22
2302
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_axi_mc_aw_channel2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_aw_channel.v2
578@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

@
%s*synth21
/	Parameter C_ECC bound to: OFF - type: string 

K
%s*synth2<
:	Parameter C_REG_SLICE_DEPTH bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter P_CMD_WRITE bound to: 3'b000 

9
%s*synth2*
(	Parameter P_CMD_READ bound to: 3'b001 

@
%s*synth21
/	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 

=
%s*synth2.
,	Parameter P_AXBURST_FIXED bound to: 2'b00 

<
%s*synth2-
+	Parameter P_AXBURST_INCR bound to: 2'b01 

<
%s*synth2-
+	Parameter P_AXBURST_WRAP bound to: 2'b10 

ò
synthesizing module '%s'638*oasys2(
&mig_7series_v1_9_axi_mc_cmd_translator2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_translator.v2
628@Z8-638
K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

=
%s*synth2.
,	Parameter P_AXBURST_FIXED bound to: 2'b00 

<
%s*synth2-
+	Parameter P_AXBURST_INCR bound to: 2'b01 

<
%s*synth2-
+	Parameter P_AXBURST_WRAP bound to: 2'b10 

X
%s*synth2I
G	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 

å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_axi_mc_incr_cmd2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_incr_cmd.v2
648@Z8-638
K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

G
%s*synth28
6	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_axi_mc_incr_cmd2
2312
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_incr_cmd.v2
648@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_axi_mc_wrap_cmd2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wrap_cmd.v2
978@Z8-638
K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

G
%s*synth28
6	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_axi_mc_wrap_cmd2
2322
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wrap_cmd.v2
978@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
&mig_7series_v1_9_axi_mc_cmd_translator2
2332
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_translator.v2
628@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_axi_mc_wr_cmd_fsm2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
768@Z8-638
H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 

5
%s*synth2&
$	Parameter SM_IDLE bound to: 2'b00 

7
%s*synth2(
&	Parameter SM_CMD_EN bound to: 2'b01 

=
%s*synth2.
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 

:
%s*synth2+
)	Parameter SM_DONE_WAIT bound to: 2'b11 

Ó
default block is never used226*oasys2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
1738@Z8-226
î
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
2118@Z8-2943
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_axi_mc_wr_cmd_fsm2
2342
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
768@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_axi_mc_aw_channel2
2352
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_aw_channel.v2
578@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_axi_mc_w_channel2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_w_channel.v2
648@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

E
%s*synth26
4	Parameter P_D_WIDTH bound to: 576 - type: integer 

C
%s*synth24
2	Parameter P_D_DEPTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter P_D_AWIDTH bound to: 3 - type: integer 

5
%s*synth2&
$	Parameter SM_IDLE bound to: 2'b00 

;
%s*synth2,
*	Parameter SM_FIRST_DATA bound to: 2'b01 

<
%s*synth2-
+	Parameter SM_SECOND_DATA bound to: 2'b10 

5
%s*synth2&
$	Parameter SM_WAIT bound to: 2'b11 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_axi_mc_simple_fifo2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
C
%s*synth24
2	Parameter C_WIDTH bound to: 576 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 3 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 8 - type: integer 

6
%s*synth2'
%	Parameter C_EMPTY bound to: 3'b111 

:
%s*synth2+
)	Parameter C_EMPTY_PRE bound to: 3'b000 

5
%s*synth2&
$	Parameter C_FULL bound to: 3'b110 

9
%s*synth2*
(	Parameter C_FULL_PRE bound to: 3'b101 

≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_axi_mc_simple_fifo2
2362
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_axi_mc_w_channel2
2372
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_w_channel.v2
648@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_axi_mc_b_channel2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_b_channel.v2
838@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

A
%s*synth22
0	Parameter P_WIDTH bound to: 4 - type: integer 

A
%s*synth22
0	Parameter P_DEPTH bound to: 4 - type: integer 

B
%s*synth23
1	Parameter P_AWIDTH bound to: 2 - type: integer 

4
%s*synth2%
#	Parameter P_OKAY bound to: 2'b00 

6
%s*synth2'
%	Parameter P_EXOKAY bound to: 2'b01 

6
%s*synth2'
%	Parameter P_SLVERR bound to: 2'b10 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

¢
synthesizing module '%s'638*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized02≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

5
%s*synth2&
$	Parameter C_EMPTY bound to: 2'b11 

9
%s*synth2*
(	Parameter C_EMPTY_PRE bound to: 2'b00 

4
%s*synth2%
#	Parameter C_FULL bound to: 2'b10 

8
%s*synth2)
'	Parameter C_FULL_PRE bound to: 2'b01 

Ω
%done synthesizing module '%s' (%s#%s)256*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized02
2372
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_axi_mc_b_channel2
2382
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_b_channel.v2
838@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_axi_mc_ar_channel2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_ar_channel.v2
578@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

:
%s*synth2+
)	Parameter P_CMD_WRITE bound to: 3'b000 

9
%s*synth2*
(	Parameter P_CMD_READ bound to: 3'b001 

ä
synthesizing module '%s'638*oasys2!
mig_7series_v1_9_axi_mc_cmd_fsm2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
768@Z8-638
H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 

5
%s*synth2&
$	Parameter SM_IDLE bound to: 2'b00 

7
%s*synth2(
&	Parameter SM_CMD_EN bound to: 2'b01 

=
%s*synth2.
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 

5
%s*synth2&
$	Parameter SM_DONE bound to: 2'b11 

Î
default block is never used226*oasys2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
1778@Z8-226
ë
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
2178@Z8-2943
ë
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
2218@Z8-2943
•
%done synthesizing module '%s' (%s#%s)256*oasys2!
mig_7series_v1_9_axi_mc_cmd_fsm2
2392
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
768@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_axi_mc_ar_channel2
2402
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_ar_channel.v2
578@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_axi_mc_r_channel2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
678@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 

A
%s*synth22
0	Parameter P_WIDTH bound to: 7 - type: integer 

B
%s*synth23
1	Parameter P_DEPTH bound to: 32 - type: integer 

B
%s*synth23
1	Parameter P_AWIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter P_D_WIDTH bound to: 513 - type: integer 

D
%s*synth25
3	Parameter P_D_DEPTH bound to: 32 - type: integer 

D
%s*synth25
3	Parameter P_D_AWIDTH bound to: 5 - type: integer 

4
%s*synth2%
#	Parameter P_OKAY bound to: 2'b00 

6
%s*synth2'
%	Parameter P_EXOKAY bound to: 2'b01 

6
%s*synth2'
%	Parameter P_SLVERR bound to: 2'b10 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

¢
synthesizing module '%s'638*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized12≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
C
%s*synth24
2	Parameter C_WIDTH bound to: 513 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 32 - type: integer 

8
%s*synth2)
'	Parameter C_EMPTY bound to: 5'b11111 

<
%s*synth2-
+	Parameter C_EMPTY_PRE bound to: 5'b00000 

7
%s*synth2(
&	Parameter C_FULL bound to: 5'b11110 

;
%s*synth2,
*	Parameter C_FULL_PRE bound to: 5'b11010 

Ω
%done synthesizing module '%s' (%s#%s)256*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized12
2402
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
¢
synthesizing module '%s'638*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized22≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 7 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 32 - type: integer 

8
%s*synth2)
'	Parameter C_EMPTY bound to: 5'b11111 

<
%s*synth2-
+	Parameter C_EMPTY_PRE bound to: 5'b00000 

7
%s*synth2(
&	Parameter C_FULL bound to: 5'b11110 

;
%s*synth2,
*	Parameter C_FULL_PRE bound to: 5'b11010 

Ω
%done synthesizing module '%s' (%s#%s)256*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized22
2402
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
≠
Nreplacing case/wildcard equality operator %s with logical equality operator %s589*oasys2
===2
==2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
2018@Z8-589
ˇ
-case statement is not full and has no default155*oasys2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
3478@Z8-155
ì
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
3318@Z8-2943
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_axi_mc_r_channel2
2412
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
678@Z8-256
í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_axi_mc_cmd_arbiter2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_arbiter.v2
618@Z8-638
J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 

P
%s*synth2A
?	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_axi_mc_cmd_arbiter2
2422
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_arbiter.v2
618@Z8-256
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_axi_mc2
2432
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc.v2
908@Z8-256
‰
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
42
mc_app_ecc_multiple_err2
82
mig_7series_v1_9_axi_mc2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
9558@Z8-689
™
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_memc_ui_top_axi2
2442
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
728@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mig_1_02
2452
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
748@Z8-256
Ú
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
mig_12
design_1_mig_1_02
652
582\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
7568@Z8-350
’
synthesizing module '%s'638*oasys2
design_1_mkA4LS_1_02Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-638
æ
synthesizing module '%s'638*oasys2
mkA4LS2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
4488@Z8-638
:
%s*synth2+
)	Parameter hasDebugLogic bound to: 1'b0 

ª
synthesizing module '%s'638*oasys2
FIFO22u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 35 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22
2462
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized02u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 36 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized02
2462
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
Ó
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9678@Z8-3536
Ó
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9938@Z8-3536
Ô
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
10278@Z8-3536
›
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9138@Z8-2943
›
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9138@Z8-2943
›
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9138@Z8-2943
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
mkA4LS2
2472
4502v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
4488@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkA4LS_1_02
2482
4502Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-256
’
synthesizing module '%s'638*oasys2
design_1_mkA4LS_2_12Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v2
558@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkA4LS_2_12
2492
4502Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v2
558@Z8-256
‹
synthesizing module '%s'638*oasys2
design_1_mkL2HCrt_1_02Ö
Ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-638
ƒ
synthesizing module '%s'638*oasys2

mkL2HCrt2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9688@Z8-638
‹
synthesizing module '%s'638*oasys2
mkHCrtCompleter2Axi2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized12u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 34 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized12
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized22u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
?
%s*synth20
.	Parameter width bound to: 2 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized22
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized32u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 32 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized32
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized42u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 40 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized42
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
≈
synthesizing module '%s'638*oasys2
	SizedFIFO2{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-638
B
%s*synth23
1	Parameter p1width bound to: 40 - type: integer 

B
%s*synth23
1	Parameter p2depth bound to: 16 - type: integer 

F
%s*synth27
5	Parameter p3cntr_width bound to: 4 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

C
%s*synth24
2	Parameter p2depth2 bound to: 14 - type: integer 

Œ
-case statement is not full and has no default155*oasys2{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
1438@Z8-155
Œ
-case statement is not full and has no default155*oasys2{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
2008@Z8-155
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2
2502
4502{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-256
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13438@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13698@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14048@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14308@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14658@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14918@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
15218@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16238@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16768@Z8-3536
ó
.merging register '%s' into '%s' in module '%s'3438*oasys2
modFaulted_reg2
modActive_reg2
mkHCrtCompleter2Axi2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
9528@Z8-3888
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12178@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12158@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12258@Z8-2943
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
mkHCrtCompleter2Axi2
2512
4502Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-256
¿
synthesizing module '%s'638*oasys2
mkGMAC2x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-638
¡
synthesizing module '%s'638*oasys2	
SyncBit2y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-638
1
%s*synth2"
 	Parameter init bound to: 1'b0 

‹
%done synthesizing module '%s' (%s#%s)256*oasys2	
SyncBit2
2522
4502y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IODELAY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-638
B
%s*synth23
1	Parameter DELAY_SRC bound to: I - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter IDELAY_TYPE bound to: FIXED - type: string 

K
%s*synth2<
:	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter ODELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

°
%done synthesizing module '%s' (%s#%s)256*oasys2	
IODELAY2
2532
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-256
«
synthesizing module '%s'638*oasys2

SyncResetA2|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 7 - type: integer 

‚
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2
2542
4502|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-638
I
%s*synth2:
8	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFR2
2552
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-256
¡
synthesizing module '%s'638*oasys2	
mkCRC322y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-638
‹
%done synthesizing module '%s' (%s#%s)256*oasys2	
mkCRC322
2562
4502y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-256
√
synthesizing module '%s'638*oasys2

SyncFIFO2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncFIFO2
2572
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
◊
synthesizing module '%s'638*oasys2
SyncResetA__parameterized02|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized02
2572
4502|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
ì
synthesizing module '%s'638*oasys2
ODDR__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

Æ
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR__parameterized02
2572
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-256
Õ
synthesizing module '%s'638*oasys2
ResetInverter2
{/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-638
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetInverter2
2582
4502
{/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-256
”
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized02z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

@
%s*synth21
/	Parameter depth bound to: 16 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 4 - type: integer 

Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized02
2582
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
Ò
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
15758@Z8-3536
‡
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
15078@Z8-2943
€
%done synthesizing module '%s' (%s#%s)256*oasys2
mkGMAC2
2592
4502x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-256
ƒ
synthesizing module '%s'638*oasys2

mkL2Proc2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized52u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized52
2592
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized62u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 48 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized62
2592
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
·
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4708@Z8-2943
·
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
·
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
·
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
4668@Z8-2943
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2Proc2
2602
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-256
ä
synthesizing module '%s'638*oasys2
IBUFDS_GTE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-638
E
%s*synth26
4	Parameter CLKCM_CFG bound to: TRUE - type: string 

G
%s*synth28
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter CLKSWING_CFG bound to: 2'b11 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22
2612
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-256
◊
synthesizing module '%s'638*oasys2
SyncResetA__parameterized12|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 0 - type: integer 

Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized12
2612
4502|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2HCrt2
2622
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9688@Z8-256
ì
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
inst2

mkL2HCrt2
412
352Ö
Ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
1298@Z8-350
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkL2HCrt_1_02
2632
4502Ö
Ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-256
Ò
synthesizing module '%s'638*oasys2
design_1_v_axi4s_vid_out_1_02ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/synth/design_1_v_axi4s_vid_out_1_0.v2
568@Z8-638
†
synthesizing module '%s'638*oasys2(
&v_axi4s_vid_out_v3_0_axi4s_vid_out_top2∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v2
578@Z8-638
S
%s*synth2D
B	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter VID_OUT_DATA_WIDTH bound to: 16 - type: integer 

U
%s*synth2F
D	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

H
%s*synth29
7	Parameter FILL_GUARDBAND bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 

î
synthesizing module '%s'638*oasys2"
 v_axi4s_vid_out_v3_0_out_coupler2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v2
678@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

H
%s*synth29
7	Parameter FILL_GUARDBAND bound to: 3 - type: integer 

§
synthesizing module '%s'638*oasys2*
(v_axi4s_vid_out_v3_0_bridge_async_fifo_22∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2
668@Z8-638
D
%s*synth25
3	Parameter RAM_WIDTH bound to: 19 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

ø
%done synthesizing module '%s' (%s#%s)256*oasys2*
(v_axi4s_vid_out_v3_0_bridge_async_fifo_22
2642
4502∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2
668@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2"
 v_axi4s_vid_out_v3_0_out_coupler2
2652
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v2
678@Z8-256
é
synthesizing module '%s'638*oasys2
v_axi4s_vid_out_v3_0_out_sync2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v2
988@Z8-638
H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 

©
%done synthesizing module '%s' (%s#%s)256*oasys2
v_axi4s_vid_out_v3_0_out_sync2
2662
4502Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v2
988@Z8-256
†
synthesizing module '%s'638*oasys2(
&v_axi4s_vid_out_v3_0_vid_out_formatter2∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v2
638@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys2(
&v_axi4s_vid_out_v3_0_vid_out_formatter2
2672
4502∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v2
638@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2(
&v_axi4s_vid_out_v3_0_axi4s_vid_out_top2
2682
4502∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v2
578@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_v_axi4s_vid_out_1_02
2692
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/synth/design_1_v_axi4s_vid_out_1_0.v2
568@Z8-256
ä
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
v_axi4s_vid_out_12
design_1_v_axi4s_vid_out_1_02
292
252\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
8958@Z8-350
Ó
synthesizing module '%s'638*oasys2
design_1_v_vid_in_axi4s_1_02ë
å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/synth/design_1_v_vid_in_axi4s_1_0.v2
568@Z8-638
ö
synthesizing module '%s'638*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_axi4s_top2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v2
578@Z8-638
S
%s*synth2D
B	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter VID_IN_DATA_WIDTH bound to: 16 - type: integer 

U
%s*synth2F
D	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 

F
%s*synth27
5	Parameter PADDING_BITS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

ö
synthesizing module '%s'638*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_formatter2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v2
628@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_formatter2
2702
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v2
628@Z8-256
é
synthesizing module '%s'638*oasys2 
v_vid_in_axi4s_v3_0_in_coupler2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v2
698@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

¶
synthesizing module '%s'638*oasys2,
*v_vid_in_axi4s_v3_0_in_bridge_async_fifo_22∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v2
668@Z8-638
D
%s*synth25
3	Parameter RAM_WIDTH bound to: 19 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

¡
%done synthesizing module '%s' (%s#%s)256*oasys2,
*v_vid_in_axi4s_v3_0_in_bridge_async_fifo_22
2712
4502∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v2
668@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2 
v_vid_in_axi4s_v3_0_in_coupler2
2722
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v2
698@Z8-256
á
,zero replication count - replication ignored693*oasys2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v2
1168@Z8-693
µ
%done synthesizing module '%s' (%s#%s)256*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_axi4s_top2
2732
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v2
578@Z8-256
â
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_v_vid_in_axi4s_1_02
2742
4502ë
å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/synth/design_1_v_vid_in_axi4s_1_0.v2
568@Z8-256
à
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
v_vid_in_axi4s_12
design_1_v_vid_in_axi4s_1_02
282
192\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
9218@Z8-350
‚
synthesizing module '%s'638*oasys2
design_1_xlconstant_1_02â
Ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v2
568@Z8-638
≈
synthesizing module '%s'638*oasys2

xlconstant2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/work/xlconstant.v2
238@Z8-638
C
%s*synth24
2	Parameter CONST_VAL bound to: 0 - type: integer 

E
%s*synth26
4	Parameter CONST_WIDTH bound to: 6 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2

xlconstant2
2752
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/work/xlconstant.v2
238@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_xlconstant_1_02
2762
4502â
Ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v2
568@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2

design_12
2772
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-256
∫
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
d1_i2

design_12
612
592-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
4768@Z8-350
Ä
-case statement is not full and has no default155*oasys2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
2628@Z8-155
î
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
2458@Z8-2943
è
%done synthesizing module '%s' (%s#%s)256*oasys2	
fpgaTop2
2782
4502-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-256
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

mdio_mdcZ8-3331
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[7]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[6]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[5]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[4]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[3]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[2]2
0Z8-3917
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[3]Z8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[2]Z8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[1]Z8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	lcd_db[0]Z8-3331
N
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
lcd_eZ8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
lcd_rsZ8-3331
O
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
lcd_rwZ8-3331
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpix_n2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_p2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_n2
0Z8-3917
P
!design %s has unconnected port %s3331*oasys2	
fpgaTop2	
i2c_sclZ8-3331
`
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2

i2c_rstb2
1Z8-3917
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

mdio_mddZ8-3331
P
!design %s has unconnected port %s3331*oasys2	
fpgaTop2	
i2c_sdaZ8-3331
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

gmii_colZ8-3331
Q
!design %s has unconnected port %s3331*oasys2	
fpgaTop2

gmii_crsZ8-3331
R
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
	gmii_intrZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_clk0_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la00_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la01_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la02_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la03_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la04_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la05_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la06_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la07_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la08_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la09_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la10_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la11_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la12_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la13_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la14_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la15_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la16_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la17_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la18_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la19_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la20_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la21_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la22_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la23_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la24_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la25_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la26_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la27_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la28_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la29_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la30_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la31_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la32_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_clk1_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la00_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la01_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la02_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la03_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la04_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la05_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la06_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la07_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la08_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la09_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la10_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la11_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la12_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la13_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la14_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la15_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la16_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la17_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la18_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la19_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la20_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la21_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la22_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la23_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la24_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la25_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la26_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la27_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la28_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la29_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la30_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la31_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmch_la32_nZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_clk0_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la00_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la01_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la02_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la03_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la04_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la05_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la06_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la07_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la08_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la09_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la10_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la11_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la12_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la13_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la14_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la15_pZ8-3331
T
!design %s has unconnected port %s3331*oasys2	
fpgaTop2
fmcl_la16_pZ8-3331
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33312
100Z17-14
ã
%s*synth2|
zfinished Rtl Elaboration : Time (s): cpu = 00:05:44 ; elapsed = 00:05:46 . Memory (MB): peak = 1753.641 ; gain = 1639.148

E
%s*synth26
4-------> Message [Synth 8-3331] suppressed 41 times

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

â
'tying undriven pin %s:%s to constant 0
3295*oasys27
5axi_dwidth_converter_v2_0_axi_upsizer__parameterized02
m_axi_rreadyZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awaddrZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awburstZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awcacheZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awlenZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awlockZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awprotZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awqosZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awsizeZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_awvalidZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_breadyZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_wdataZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_wlastZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_wstrbZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
M_AXI_wvalidZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
S_AXI_awreadyZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
S_AXI_brespZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
S_AXI_bvalidZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s00_couplers_imp_OOUNSO2
S_AXI_wreadyZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_araddrZ8-3295
m
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arburstZ8-3295
m
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arcacheZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2

M_AXI_aridZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arlenZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arlockZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arprotZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arqosZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arsizeZ8-3295
m
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_arvalidZ8-3295
j
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2

M_AXI_awidZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
M_AXI_rreadyZ8-3295
m
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
S_AXI_arreadyZ8-3295
i
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
	S_AXI_bidZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
S_AXI_rdataZ8-3295
i
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
	S_AXI_ridZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
S_AXI_rlastZ8-3295
k
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
S_AXI_rrespZ8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
s01_couplers_imp_1EUCYPY2
S_AXI_rvalidZ8-3295
]
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc2
	prmry_outZ8-3295
e
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc2
prmry_vect_out[0]Z8-3295
f
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc2
scndry_vect_out[0]Z8-3295
m
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized02
	prmry_outZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized02
prmry_vect_out[0]Z8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized02
scndry_vect_out[0]Z8-3295
n
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized12

scndry_outZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized12
prmry_vect_out[0]Z8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized12
scndry_vect_out[0]Z8-3295
m
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized22
	prmry_outZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized22
prmry_vect_out[0]Z8-3295
v
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized22
scndry_vect_out[0]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[71]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[62]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[53]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[35]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[17]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[71]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[62]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[53]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[35]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[17]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[7]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[6]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[5]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[4]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[3]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[2]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[1]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
BYTE_STROBE_I[0]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[7]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[6]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[5]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[4]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[3]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[2]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[1]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
BYTE_STROBE_I[0]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[71]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[62]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[53]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[35]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[26]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINA[17]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[71]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[62]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[53]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[35]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[26]Z8-3295
_
'tying undriven pin %s:%s to constant 0
3295*oasys2
\v6_noinit.ram 2

DINB[17]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[7]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[6]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[5]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[4]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[3]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[2]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[1]Z8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
BYTE_STROBE_I[0]Z8-3295
l
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_sm2
s2mm_fsize_mismatch_err_sZ8-3295
m
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized32
	prmry_outZ8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized32
prmry_vect_out[5]Z8-3295
u
'tying undriven pin %s:%s to constant 0
3295*oasys2
axi_vdma_cdc__parameterized32
prmry_vect_out[4]Z8-3295
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-32952
100Z17-14
G
%s*synth28
6-------> Message [Synth 8-3295] suppressed 1621 times

L
-Analyzing %s Unisim elements for replacement
17*netlist2
476Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
ç
Loading clock regions from %s
13*device2V
T/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xmlZ21-13
é
Loading clock buffers from %s
11*device2W
U/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xmlZ21-11
ä
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ClockPlacerRules.xmlZ30-318
à
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/PinFunctions.xmlZ21-17
ä
Loading package from %s
16*device2Y
W/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/IOStandards.xmlZ21-15
â
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ConfigModes.xmlZ21-14
Ñ
/Loading list of drcs for the architecture : %s
17*drc2?
=/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/drc.xmlZ23-17
÷
ùCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved for implementation tool.
527*constraints2
SLEW2≈
¬d1_i/mig_1/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf2
SLEW2
Vivado2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
6738@Z18-549
5

Processing XDC Constraints
244*projectZ1-262
g
Parsing XDC File [%s]
179*designutils21
//home/shep/projects/hotline/constrs/fpgaTop.xdcZ20-179
p
Finished Parsing XDC File [%s]
178*designutils21
//home/shep/projects/hotline/constrs/fpgaTop.xdcZ20-178
Ç
Parsing XDC File [%s]
179*designutils2L
J/home/shep/projects/hotline/vivado/hkp5e/hkp5e.runs/synth_1/dont_touch.xdcZ20-179
ã
Finished Parsing XDC File [%s]
178*designutils2L
J/home/shep/projects/hotline/vivado/hkp5e/hkp5e.runs/synth_1/dont_touch.xdcZ20-178
Ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/design_1_mig_1_0.xdc2

d1_i/mig_1Z20-848
≤
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Vivado 12-18082
100Z17-14
˙
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/design_1_mig_1_0.xdc2

d1_i/mig_1Z20-847
Ì
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2û
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/constraints/design_1_mig_1_0.xdc2W
U/home/shep/projects/hotline/vivado/hkp5e/hkp5e.runs/synth_1/.Xil/fpgaTop_propImpl.xdcZ1-236
ﬂ
$Parsing XDC File [%s] for cell '%s'
848*designutils2v
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc2#
!d1_i/axi_interconnect_1/xbar/instZ20-848
Ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2v
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc2#
!d1_i/axi_interconnect_1/xbar/instZ20-847
ÿ
$Parsing XDC File [%s] for cell '%s'
848*designutils2~
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc2
d1_i/axi_vdma_1/U0Z20-848
·
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2~
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdc2
d1_i/axi_vdma_1/U0Z20-847
Ò
◊One or more synthesis constraints were not read correctly while reading constraint file [%s]. These constraints will be passed to synthesis. Check the synthesis log file to verify that they were applied correctly.  241*project2~
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdcZ1-258
ﬂ
$Parsing XDC File [%s] for cell '%s'
848*designutils2v
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1_ooc.xdc2#
!d1_i/axi_interconnect_2/xbar/instZ20-848
Ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2v
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1_ooc.xdc2#
!d1_i/axi_interconnect_2/xbar/instZ20-847
Ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2ç
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0.xdc2
d1_i/v_axi4s_vid_out_1/instZ20-848
≈
eUse of '%s' with '%s' is not supported by synthesis. The constraint will not be passed to synthesis.
1199*designutils2
set_max_delay2
-datapath_only2è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0.xdc2
28@Z20-1567
≈
eUse of '%s' with '%s' is not supported by synthesis. The constraint will not be passed to synthesis.
1199*designutils2
set_max_delay2
-datapath_only2è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0.xdc2
38@Z20-1567
˙
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ç
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0.xdc2
d1_i/v_axi4s_vid_out_1/instZ20-847
Ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2ã
à/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0.xdc2
d1_i/v_vid_in_axi4s_1/instZ20-848
√
eUse of '%s' with '%s' is not supported by synthesis. The constraint will not be passed to synthesis.
1199*designutils2
set_max_delay2
-datapath_only2ç
à/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0.xdc2
28@Z20-1567
√
eUse of '%s' with '%s' is not supported by synthesis. The constraint will not be passed to synthesis.
1199*designutils2
set_max_delay2
-datapath_only2ç
à/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0.xdc2
38@Z20-1567
˜
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ã
à/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0.xdc2
d1_i/v_vid_in_axi4s_1/instZ20-847
ı
$Parsing XDC File [%s] for cell '%s'
848*designutils2|
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc23
1d1_i/axi_interconnect_2/s00_couplers/auto_us/instZ20-848
˛
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2|
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc23
1d1_i/axi_interconnect_2/s00_couplers/auto_us/instZ20-847
Ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2x
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xdc23
1d1_i/axi_interconnect_2/s00_couplers/auto_us/instZ20-848
˙
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2x
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.xdc23
1d1_i/axi_interconnect_2/s00_couplers/auto_us/instZ20-847
ı
$Parsing XDC File [%s] for cell '%s'
848*designutils2|
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc23
1d1_i/axi_interconnect_2/s01_couplers/auto_us/instZ20-848
˛
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2|
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc23
1d1_i/axi_interconnect_2/s01_couplers/auto_us/instZ20-847
Ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2x
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xdc23
1d1_i/axi_interconnect_2/s01_couplers/auto_us/instZ20-848
˙
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2x
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.xdc23
1d1_i/axi_interconnect_2/s01_couplers/auto_us/instZ20-847
?
&Completed Processing XDC Constraints

245*projectZ1-263
Ã
!Unisim Transformation Summary:
%s111*project2è
å  A total of 376 instances were transformed.
  FDS => FDSE: 43 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (OBUFT_DCIEN, IBUF_IBUFDISABLE): 64 instances
  IODELAY => IDELAYE2: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 28 instances
  MUXCY_L => MUXCY: 43 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 187 instances
Z1-111
1
%Phase 0 | Netlist Checksum: c5619213
*common
Ô
assignment to input %s1630*oasys2
value2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_top.v2
1938@Z8-1630
Ú
assignment to input %s1630*oasys2
value2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_upsizer.v2
2558@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
1928@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
1968@Z8-1630
Ò
assignment to input %s1630*oasys2
size2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
2628@Z8-1630
Ò
assignment to input %s1630*oasys2
size2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
2648@Z8-1630
Ú
assignment to input %s1630*oasys2
size2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
1968@Z8-1630
Ú
assignment to input %s1630*oasys2
size2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
1988@Z8-1630
Ù
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
1048@Z8-1630
Ù
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
1068@Z8-1630
Û
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
998@Z8-1630
Ù
assignment to input %s1630*oasys2
size2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
1018@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1888@Z8-1630
Û
assignment to input %s1630*oasys2
size2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1908@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
1158@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
1198@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
1118@Z8-1630
Ó
assignment to input %s1630*oasys2
size2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
1138@Z8-1630
›
assignment to input %s1630*oasys2
size2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
6318@Z8-1630
›
assignment to input %s1630*oasys2
size2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
6338@Z8-1630
E
%s*synth26
4-------> Message [Synth 8-2490] suppressed 31 times

Ü
%s*synth2w
ustarting synthesize : Time (s): cpu = 00:07:03 ; elapsed = 00:07:06 . Memory (MB): peak = 2792.578 ; gain = 2678.086

t
synthesizing module '%s'638*oasys2	
fpgaTop2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-638
Ü
synthesizing module '%s'638*oasys2	
IBUFGDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2	
IBUFGDS2
12
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-256
â
synthesizing module '%s'638*oasys2

IDELAYCTRL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2
22
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127208@Z8-256
§
synthesizing module '%s'638*oasys2

design_12\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-638
£
synthesizing module '%s'638*oasys2
xVIA2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
46428@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2
xVIA2
32
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
46428@Z8-256
Å
synthesizing module '%s'638*oasys2
GND2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
37018@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2
42
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
37018@Z8-256
Ç
synthesizing module '%s'638*oasys2
VCC2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390008@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2
52
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390008@Z8-256
ª
synthesizing module '%s'638*oasys2
design_1_axi_interconnect_1_02\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
9458@Z8-638
∑
synthesizing module '%s'638*oasys2
m00_couplers_imp_1HQUX1D2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
30998@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2
m00_couplers_imp_1HQUX1D2
62
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
30998@Z8-256
Ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
m00_couplers2
m00_couplers_imp_1HQUX1D2
742
732\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
16038@Z8-350
∂
synthesizing module '%s'638*oasys2
m01_couplers_imp_CW3EGV2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
33578@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys2
m01_couplers_imp_CW3EGV2
72
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
33578@Z8-256
Å
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
m01_couplers2
m01_couplers_imp_CW3EGV2
742
732\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
16778@Z8-350
∑
synthesizing module '%s'638*oasys2
m02_couplers_imp_1IQC0SC2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
36158@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2
m02_couplers_imp_1IQC0SC2
82
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
36158@Z8-256
Ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
m02_couplers2
m02_couplers_imp_1IQC0SC2
742
732\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
17518@Z8-350
∂
synthesizing module '%s'638*oasys2
s00_couplers_imp_A5QIOZ2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
38738@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys2
s00_couplers_imp_A5QIOZ2
92
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
38738@Z8-256
Å
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
s00_couplers2
s00_couplers_imp_A5QIOZ2
702
572\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
18258@Z8-350
»
synthesizing module '%s'638*oasys2
design_1_xbar_02x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2
568@Z8-638
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_axi_crossbar2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

Å
%s*synth2Ò
Ó	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 

°
%s*synth2ë
é	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001100 

\
%s*synth2M
K	Parameter C_S_AXI_BASE_ID bound to: 32'b00000000000000000000000000000000 

d
%s*synth2U
S	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 32'b00000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

©
%s*synth2ô
ñ	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

®
%s*synth2ò
ï	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

F
%s*synth27
5	Parameter C_R_REGISTER bound to: 1 - type: integer 

b
%s*synth2S
Q	Parameter C_S_AXI_SINGLE_THREAD bound to: 32'b00000000000000000000000000000001 

e
%s*synth2V
T	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 32'b00000000000000000000000000000001 

d
%s*synth2U
S	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 32'b00000000000000000000000000000001 

§
%s*synth2î
ë	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

£
%s*synth2ì
ê	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 

a
%s*synth2R
P	Parameter C_S_AXI_ARB_PRIORITY bound to: 32'b00000000000000000000000000000000 

ù
%s*synth2ç
ä	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

M
%s*synth2>
<	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 

t
%s*synth2e
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 

|
%s*synth2m
k	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

|
%s*synth2m
k	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

=
%s*synth2.
,	Parameter P_AXILITE_SIZE bound to: 3'b010 

4
%s*synth2%
#	Parameter P_INCR bound to: 2'b01 

E
%s*synth26
4	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 

D
%s*synth25
3	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 

C
%s*synth24
2	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 

ü
%s*synth2è
å	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

?
%s*synth20
.	Parameter P_LEN bound to: 8 - type: integer 

@
%s*synth21
/	Parameter P_LOCK bound to: 1 - type: integer 

Ç
synthesizing module '%s'638*oasys2!
axi_crossbar_v2_0_crossbar_sasd2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v2
788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 

Å
%s*synth2Ò
Ó	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 

Å
%s*synth2Ò
Ó	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000010111111111111111100000000000000000000000000000000000000000000000100001111111111110000000000000000000000000000000000000000000000000000111111111111 

|
%s*synth2m
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

|
%s*synth2m
k	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 

E
%s*synth26
4	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 

D
%s*synth25
3	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 

a
%s*synth2R
P	Parameter C_S_AXI_ARB_PRIORITY bound to: 32'b00000000000000000000000000000000 

ù
%s*synth2ç
ä	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ü
%s*synth2è
å	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

F
%s*synth27
5	Parameter C_R_REGISTER bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 

S
%s*synth2D
B	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 

H
%s*synth29
7	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 

H
%s*synth29
7	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter P_M_SECURE_MASK bound to: 3'b000 

?
%s*synth20
.	Parameter P_M_AXILITE_MASK bound to: 3'b000 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

E
%s*synth26
4	Parameter P_FULLY_REG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

ä
synthesizing module '%s'638*oasys2%
#axi_crossbar_v2_0_addr_arbiter_sasd2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v2
648@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_NUM_S bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter C_GRANT_ENC bound to: 1 - type: integer 

[
%s*synth2L
J	Parameter C_ARB_PRIORITY bound to: 32'b00000000000000000000000000000000 

8
%s*synth2)
'	Parameter P_PRIO_MASK bound to: 1'b0 

§
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_crossbar_v2_0_addr_arbiter_sasd2
102
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v2
648@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_addr_decoder2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_NUM_TARGETS bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_REGION_ENC bound to: 1 - type: integer 

˚
%s*synth2Î
Ë	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 

˚
%s*synth2Î
Ë	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000010111111111111111100000000000000000000000000000000000000000000000100001111111111110000000000000000000000000000000000000000000000000000111111111111 

=
%s*synth2.
,	Parameter C_TARGET_QUAL bound to: 4'b0111 

F
%s*synth27
5	Parameter C_RESOLUTION bound to: 2 - type: integer 

P
%s*synth2A
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 

ü
synthesizing module '%s'638*oasys2+
)generic_baseblocks_v2_0_comparator_static2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

è
synthesizing module '%s'638*oasys2#
!generic_baseblocks_v2_0_carry_and2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v2
618@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!generic_baseblocks_v2_0_carry_and2
112
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v2
618@Z8-256
π
%done synthesizing module '%s' (%s#%s)256*oasys2+
)generic_baseblocks_v2_0_comparator_static2
122
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
Ø
synthesizing module '%s'638*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized02¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b000000000000000100000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized02
122
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
Ø
synthesizing module '%s'638*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized12¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b000000000000001000000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized12
122
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_addr_decoder2
132
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-256
¯
synthesizing module '%s'638*oasys2
axi_crossbar_v2_0_splitter2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-638
A
%s*synth22
0	Parameter C_NUM_M bound to: 3 - type: integer 

í
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_crossbar_v2_0_splitter2
142
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-256
à
synthesizing module '%s'638*oasys2,
*axi_crossbar_v2_0_splitter__parameterized02ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-638
A
%s*synth22
0	Parameter C_NUM_M bound to: 2 - type: integer 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_crossbar_v2_0_splitter__parameterized02
142
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v2
718@Z8-256
ã
synthesizing module '%s'638*oasys2!
generic_baseblocks_v2_0_mux_enc2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2!
generic_baseblocks_v2_0_mux_enc2
152
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized02
152
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized12™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized12
152
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
£
synthesizing module '%s'638*oasys2-
+axi_register_slice_v2_0_axic_register_slice2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 

ä
-case statement is not full and has no default155*oasys2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1838@Z8-155
û
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1638@Z8-2943
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2-
+axi_register_slice_v2_0_axic_register_slice2
162
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized22™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized22
162
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_decerr_slave2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-638
H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 

@
%s*synth21
/	Parameter C_RESP bound to: 3 - type: integer 

:
%s*synth2+
)	Parameter P_WRITE_IDLE bound to: 2'b00 

:
%s*synth2+
)	Parameter P_WRITE_DATA bound to: 2'b01 

:
%s*synth2+
)	Parameter P_WRITE_RESP bound to: 2'b10 

8
%s*synth2)
'	Parameter P_READ_IDLE bound to: 1'b0 

8
%s*synth2)
'	Parameter P_READ_DATA bound to: 1'b1 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_decerr_slave2
172
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_crossbar_v2_0_crossbar_sasd2
182
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v2
788@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_axi_crossbar2
192
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_xbar_02
202
4502x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2
568@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_axi_interconnect_1_02
212
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
9458@Z8-256
ç
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
axi_interconnect_12
design_1_axi_interconnect_1_02
1482
992\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
4868@Z8-350
º
synthesizing module '%s'638*oasys2
design_1_axi_interconnect_2_12\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
19268@Z8-638
∑
synthesizing module '%s'638*oasys2
m00_couplers_imp_1GO73FE2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
28138@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys2
m00_couplers_imp_1GO73FE2
222
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
28138@Z8-256
∂
synthesizing module '%s'638*oasys2
s00_couplers_imp_OOUNSO2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
41178@Z8-638
—
synthesizing module '%s'638*oasys2
design_1_auto_us_02~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2
568@Z8-638
â
synthesizing module '%s'638*oasys2
axi_dwidth_converter_v2_0_top2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter P_CONVERSION bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 

ô
synthesizing module '%s'638*oasys2'
%axi_dwidth_converter_v2_0_axi_upsizer2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

7
%s*synth2(
&	Parameter P_SI_LT_MI bound to: 1'b1 

F
%s*synth27
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter P_NO_FIFO bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_PKTFIFO bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 

D
%s*synth25
3	Parameter P_DATAFIFO bound to: 3 - type: integer 

H
%s*synth29
7	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 

7
%s*synth2(
&	Parameter P_CLK_CONV bound to: 1'b0 

M
%s*synth2>
<	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 

°
synthesizing module '%s'638*oasys2,
*axi_register_slice_v2_0_axi_register_slice2µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

ë
synthesizing module '%s'638*oasys2$
"axi_infrastructure_v1_0_axi2vector2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_infrastructure_v1_0_axi2vector2
232
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized02∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized02
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized12∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 73 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized12
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized22∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized22
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized32∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized32
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized42∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized42
232
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
ë
synthesizing module '%s'638*oasys2$
"axi_infrastructure_v1_0_vector2axi2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_infrastructure_v1_0_vector2axi2
242
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_register_slice_v2_0_axi_register_slice2
252
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
ï
synthesizing module '%s'638*oasys2%
#axi_dwidth_converter_v2_0_a_upsizer2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 

ï
synthesizing module '%s'638*oasys2&
$generic_baseblocks_v2_0_command_fifo2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v2
618@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 

Ø
%done synthesizing module '%s' (%s#%s)256*oasys2&
$generic_baseblocks_v2_0_command_fifo2
262
4502Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_command_fifo.v2
618@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_dwidth_converter_v2_0_a_upsizer2
272
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-256
ï
synthesizing module '%s'638*oasys2%
#axi_dwidth_converter_v2_0_r_upsizer2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_upsizer.v2
618@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

Ø
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_dwidth_converter_v2_0_r_upsizer2
282
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_r_upsizer.v2
618@Z8-256
±
synthesizing module '%s'638*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized02µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized02≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized02
282
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized52∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 145 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized52
282
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized62∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 132 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 

ä
-case statement is not full and has no default155*oasys2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1838@Z8-155
û
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1638@Z8-2943
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized62
282
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized02≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized02
282
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized02
282
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2'
%axi_dwidth_converter_v2_0_axi_upsizer2
292
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_dwidth_converter_v2_0_top2
302
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_auto_us_02
312
4502~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2
568@Z8-256
˜
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2	
auto_us2
design_1_auto_us_02
342
332\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
43278@Z8-350
–
%done synthesizing module '%s' (%s#%s)256*oasys2
s00_couplers_imp_OOUNSO2
322
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
41178@Z8-256
∑
synthesizing module '%s'638*oasys2
s01_couplers_imp_1EUCYPY2\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
43638@Z8-638
—
synthesizing module '%s'638*oasys2
design_1_auto_us_12~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v2
568@Z8-638
ô
synthesizing module '%s'638*oasys2/
-axi_dwidth_converter_v2_0_top__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter P_CONVERSION bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 

©
synthesizing module '%s'638*oasys27
5axi_dwidth_converter_v2_0_axi_upsizer__parameterized02≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

7
%s*synth2(
&	Parameter P_SI_LT_MI bound to: 1'b1 

F
%s*synth27
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter P_NO_FIFO bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_PKTFIFO bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 

D
%s*synth25
3	Parameter P_DATAFIFO bound to: 3 - type: integer 

H
%s*synth29
7	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 

7
%s*synth2(
&	Parameter P_CLK_CONV bound to: 1'b0 

M
%s*synth2>
<	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 

±
synthesizing module '%s'638*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized12µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 

À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized12
322
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
•
synthesizing module '%s'638*oasys25
3axi_dwidth_converter_v2_0_a_upsizer__parameterized02∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 

ø
%done synthesizing module '%s' (%s#%s)256*oasys25
3axi_dwidth_converter_v2_0_a_upsizer__parameterized02
322
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_a_upsizer.v2
628@Z8-256
ï
synthesizing module '%s'638*oasys2%
#axi_dwidth_converter_v2_0_w_upsizer2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer.v2
638@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

M
%s*synth2>
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

Ø
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_dwidth_converter_v2_0_w_upsizer2
332
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_w_upsizer.v2
638@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys27
5axi_dwidth_converter_v2_0_axi_upsizer__parameterized02
332
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_axi_upsizer.v2
718@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2/
-axi_dwidth_converter_v2_0_top__parameterized02
332
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_dwidth_converter_v2_0/hdl/verilog/axi_dwidth_converter_v2_0_top.v2
788@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_auto_us_12
342
4502~
z/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v2
568@Z8-256
˜
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2	
auto_us2
design_1_auto_us_12
402
392\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
46018@Z8-350
—
%done synthesizing module '%s' (%s#%s)256*oasys2
s01_couplers_imp_1EUCYPY2
352
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
43638@Z8-256
»
synthesizing module '%s'638*oasys2
design_1_xbar_12x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v2
568@Z8-638
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_axi_crossbar__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

~
%s*synth2o
m	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

_
%s*synth2P
N	Parameter C_M_AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000011110 

|
%s*synth2m
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 

Ñ
%s*synth2u
s	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

g
%s*synth2X
V	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

f
%s*synth2W
U	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

F
%s*synth27
5	Parameter C_R_REGISTER bound to: 0 - type: integer 

Ç
%s*synth2s
q	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

Ö
%s*synth2v
t	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 

Ñ
%s*synth2u
s	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

b
%s*synth2S
Q	Parameter C_M_AXI_WRITE_ISSUING bound to: 32'b00000000000000000000000000000010 

a
%s*synth2R
P	Parameter C_M_AXI_READ_ISSUING bound to: 32'b00000000000000000000000000000010 

Å
%s*synth2r
p	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

M
%s*synth2>
<	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 

t
%s*synth2e
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 

ø
%s*synth2Ø
¨	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

ø
%s*synth2Ø
¨	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

=
%s*synth2.
,	Parameter P_AXILITE_SIZE bound to: 3'b010 

4
%s*synth2%
#	Parameter P_INCR bound to: 2'b01 

C
%s*synth24
2	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 

D
%s*synth25
3	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 

C
%s*synth24
2	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 

]
%s*synth2N
L	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 

?
%s*synth20
.	Parameter P_LEN bound to: 8 - type: integer 

@
%s*synth21
/	Parameter P_LOCK bound to: 1 - type: integer 

¯
synthesizing module '%s'638*oasys2
axi_crossbar_v2_0_crossbar2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v2
898@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

~
%s*synth2o
m	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

~
%s*synth2o
m	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

ø
%s*synth2Ø
¨	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

ø
%s*synth2Ø
¨	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

Ñ
%s*synth2u
s	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 

C
%s*synth24
2	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 

C
%s*synth24
2	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 

B
%s*synth23
1	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 

g
%s*synth2X
V	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

f
%s*synth2W
U	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 32'b00000000000000000000000000000011 

Ç
%s*synth2s
q	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

Ö
%s*synth2v
t	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 

Ñ
%s*synth2u
s	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

b
%s*synth2S
Q	Parameter C_M_AXI_WRITE_ISSUING bound to: 32'b00000000000000000000000000000010 

a
%s*synth2R
P	Parameter C_M_AXI_READ_ISSUING bound to: 32'b00000000000000000000000000000010 

Å
%s*synth2r
p	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

]
%s*synth2N
L	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

|
%s*synth2m
k	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 

|
%s*synth2m
k	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 

}
%s*synth2n
l	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 

}
%s*synth2n
l	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 

L
%s*synth2=
;	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 

L
%s*synth2=
;	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 

L
%s*synth2=
;	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter P_ST_RMESG_WIDTH bound to: 131 - type: integer 

L
%s*synth2=
;	Parameter P_WR_WMESG_WIDTH bound to: 146 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

B
%s*synth23
1	Parameter P_SIMPLE bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 

D
%s*synth25
3	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 

á
%s*synth2x
v	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 

Ü
%s*synth2w
u	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 

á
%s*synth2x
v	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 

Ü
%s*synth2w
u	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 

Å
%s*synth2r
p	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

Ç
%s*synth2s
q	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

Ç
synthesizing module '%s'638*oasys2!
axi_crossbar_v2_0_si_transactor2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 0 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

I
%s*synth2:
8	Parameter C_RMESG_WIDTH bound to: 131 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b0 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b0 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter P_RMUX_MESG_WIDTH bound to: 133 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_NUM_TARGETS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_REGION_ENC bound to: 1 - type: integer 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

;
%s*synth2,
*	Parameter C_TARGET_QUAL bound to: 2'b01 

F
%s*synth27
5	Parameter C_RESOLUTION bound to: 2 - type: integer 

P
%s*synth2A
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 

Ø
synthesizing module '%s'638*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized22¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

R
%s*synth2C
A	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 

…
%done synthesizing module '%s' (%s#%s)256*oasys2;
9generic_baseblocks_v2_0_comparator_static__parameterized22
352
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v2
608@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized02
352
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized32™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 133 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized32
352
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
à
synthesizing module '%s'638*oasys2"
 axi_data_fifo_v2_0_axic_srl_fifo2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

Ä
synthesizing module '%s'638*oasys2
axi_data_fifo_v2_0_ndeep_srl2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v2
578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

C
%s*synth24
2	Parameter C_A_WIDTH bound to: 2 - type: integer 

D
%s*synth25
3	Parameter P_SRLASIZE bound to: 5 - type: integer 

C
%s*synth24
2	Parameter P_NUMSRLS bound to: 1 - type: integer 

Ü
synthesizing module '%s'638*oasys2	
SRLC32E2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-638
Q
%s*synth2B
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 

†
%done synthesizing module '%s' (%s#%s)256*oasys2	
SRLC32E2
362
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_data_fifo_v2_0_ndeep_srl2
372
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_ndeep_srl.v2
578@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2"
 axi_data_fifo_v2_0_axic_srl_fifo2
382
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_crossbar_v2_0_si_transactor2
392
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
í
synthesizing module '%s'638*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized02°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 0 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b0 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b0 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized42™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized42
392
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
ò
synthesizing module '%s'638*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized02¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized02
392
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized02
392
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_wdata_router2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

ê
synthesizing module '%s'638*oasys2&
$axi_data_fifo_v2_0_axic_reg_srl_fifo2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
™
%done synthesizing module '%s' (%s#%s)256*oasys2&
$axi_data_fifo_v2_0_axic_reg_srl_fifo2
402
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_wdata_router2
412
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-256
í
synthesizing module '%s'638*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized12°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 1 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

I
%s*synth2:
8	Parameter C_RMESG_WIDTH bound to: 131 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b1 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b1 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter P_RMUX_MESG_WIDTH bound to: 133 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

¨
%done synthesizing module '%s' (%s#%s)256*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized12
412
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
í
synthesizing module '%s'638*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized22°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

>
%s*synth2/
-	Parameter C_SI bound to: 1 - type: integer 

?
%s*synth20
.	Parameter C_DIR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_NUM_M_LOG bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ACCEPTANCE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 

6
%s*synth2'
%	Parameter C_BASE_ID bound to: 1'b1 

6
%s*synth2'
%	Parameter C_HIGH_ID bound to: 1'b1 

x
%s*synth2i
g	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 

x
%s*synth2i
g	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010111111111111111111111111111111 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter C_TARGET_QUAL bound to: 1'b1 

[
%s*synth2L
J	Parameter C_M_AXI_SECURE bound to: 32'b00000000000000000000000000000000 

G
%s*synth28
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 

A
%s*synth22
0	Parameter C_DEBUG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter P_WRITE bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_READ bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 

8
%s*synth2)
'	Parameter P_M_AXILITE bound to: 1'b0 

5
%s*synth2&
$	Parameter P_FIXED bound to: 2'b00 

H
%s*synth29
7	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 

F
%s*synth27
5	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter P_NUM_THREADS bound to: 1 - type: integer 

<
%s*synth2-
+	Parameter P_M_SECURE_MASK bound to: 1'b0 

¨
%done synthesizing module '%s' (%s#%s)256*oasys21
/axi_crossbar_v2_0_si_transactor__parameterized22
412
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_si_transactor.v2
808@Z8-256
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_wdata_router__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

L
%s*synth2=
;	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

†
synthesizing module '%s'638*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
∫
%done synthesizing module '%s' (%s#%s)256*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized02
412
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_wdata_router__parameterized02
412
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_router.v2
668@Z8-256
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized12†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_NUM_TARGETS bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_REGION_ENC bound to: 0 - type: integer 

ª
%s*synth2´
®	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

ª
%s*synth2´
®	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 

<
%s*synth2-
+	Parameter C_TARGET_QUAL bound to: 3'b011 

F
%s*synth27
5	Parameter C_RESOLUTION bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 

™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_addr_decoder__parameterized12
412
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v2
688@Z8-256
˙
synthesizing module '%s'638*oasys2
axi_crossbar_v2_0_wdata_mux2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

†
synthesizing module '%s'638*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized12™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
∫
%done synthesizing module '%s' (%s#%s)256*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized12
412
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized52™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 146 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized52
412
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_crossbar_v2_0_wdata_mux2
422
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-256
ò
synthesizing module '%s'638*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized12¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized12
422
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
±
synthesizing module '%s'638*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized22µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized12≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_axi2vector__parameterized12
422
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_axi2vector.v2
598@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized72∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 31 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized72
422
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
≥
synthesizing module '%s'638*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized82∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 

Õ
%done synthesizing module '%s' (%s#%s)256*oasys2=
;axi_register_slice_v2_0_axic_register_slice__parameterized82
422
4502∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
618@Z8-256
°
synthesizing module '%s'638*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized12≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-638
H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 

J
%s*synth2;
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 

J
%s*synth2;
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 

I
%s*synth2:
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 

K
%s*synth2<
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2axi_infrastructure_v1_0_vector2axi__parameterized12
422
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_infrastructure_v1_0_vector2axi.v2
598@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:axi_register_slice_v2_0_axi_register_slice__parameterized22
422
4502µ
∞/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axi_register_slice.v2
638@Z8-256
ä
synthesizing module '%s'638*oasys2-
+axi_crossbar_v2_0_wdata_mux__parameterized02ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

I
%s*synth2:
8	Parameter C_WMESG_WIDTH bound to: 146 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

†
synthesizing module '%s'638*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized22™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

˛
-case statement is not full and has no default155*oasys2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1568@Z8-155
í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
1168@Z8-2943
∫
%done synthesizing module '%s' (%s#%s)256*oasys26
4axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized22
422
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_reg_srl_fifo.v2
608@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2-
+axi_crossbar_v2_0_wdata_mux__parameterized02
422
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_wdata_mux.v2
678@Z8-256
ò
synthesizing module '%s'638*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized22¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

F
%s*synth27
5	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_USE_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 

5
%s*synth2&
$	Parameter P_EMPTY bound to: 2'b11 

;
%s*synth2,
*	Parameter P_ALMOSTEMPTY bound to: 2'b00 

@
%s*synth21
/	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 

:
%s*synth2+
)	Parameter P_ALMOSTFULL bound to: 2'b10 

D
%s*synth25
3	Parameter P_NUM_REPS bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys22
0axi_data_fifo_v2_0_axic_srl_fifo__parameterized22
422
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_data_fifo_v2_0/hdl/verilog/axi_data_fifo_v2_0_axic_srl_fifo.v2
608@Z8-256
Ä
synthesizing module '%s'638*oasys2 
axi_crossbar_v2_0_addr_arbiter2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v2
648@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter C_NUM_S bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter C_NUM_M bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_MESG_WIDTH bound to: 64 - type: integer 

{
%s*synth2l
j	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

9
%s*synth2*
(	Parameter P_PRIO_MASK bound to: 2'b00 

õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized62™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized62
422
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
õ
synthesizing module '%s'638*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized72™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-638
C
%s*synth24
2	Parameter C_FAMILY bound to: rtl - type: string 

A
%s*synth22
0	Parameter C_RATIO bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/generic_baseblocks_v2_0_mux_enc__parameterized72
422
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v2
628@Z8-256
≈
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
gen_arbiter.next_rr_hot_reg2
162
22†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v2
2758@Z8-3936
ö
%done synthesizing module '%s' (%s#%s)256*oasys2 
axi_crossbar_v2_0_addr_arbiter2
432
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter.v2
648@Z8-256
ê
synthesizing module '%s'638*oasys20
.axi_crossbar_v2_0_decerr_slave__parameterized02†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-638
H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 

@
%s*synth21
/	Parameter C_RESP bound to: 3 - type: integer 

:
%s*synth2+
)	Parameter P_WRITE_IDLE bound to: 2'b00 

:
%s*synth2+
)	Parameter P_WRITE_DATA bound to: 2'b01 

:
%s*synth2+
)	Parameter P_WRITE_RESP bound to: 2'b10 

8
%s*synth2)
'	Parameter P_READ_IDLE bound to: 1'b0 

8
%s*synth2)
'	Parameter P_READ_DATA bound to: 1'b1 

@
%s*synth21
/	Parameter P_AXI4 bound to: 0 - type: integer 

@
%s*synth21
/	Parameter P_AXI3 bound to: 1 - type: integer 

C
%s*synth24
2	Parameter P_AXILITE bound to: 2 - type: integer 

Ù
-case statement is not full and has no default155*oasys2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
1948@Z8-155
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_decerr_slave__parameterized02
432
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v2
638@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_crossbar_v2_0_crossbar2
442
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar.v2
898@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys20
.axi_crossbar_v2_0_axi_crossbar__parameterized02
442
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v2
538@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_xbar_12
452
4502x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v2
568@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_axi_interconnect_2_12
462
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
19268@Z8-256
é
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
axi_interconnect_22
design_1_axi_interconnect_2_12
1172
1022\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
5868@Z8-350
ﬂ
synthesizing module '%s'638*oasys2
design_1_axi_vdma_1_02á
Ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd2
1338@Z8-638
Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

O
%s*synth2@
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_S2MM_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

⁄
synthesizing module '%s'638*oasys2

axi_vdma2è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd2
5868@Z8-638
Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

O
%s*synth2@
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_MM2S_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_S2MM_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_GENLOCK_MODE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_INSTANCE bound to: axi_vdma - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 


synthesizing module '%s'638*oasys2
axi_vdma_rst_module2ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd2
2598@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

Ê
synthesizing module '%s'638*oasys2
axi_vdma_reset2ï
ê/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reset.vhd2
1948@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

‚
synthesizing module '%s'638*oasys2
axi_vdma_cdc2ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 14 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

¸
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc2
472
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized02ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 7 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized02
472
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized12ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized12
472
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reset2
482
4502ï
ê/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reset.vhd2
1948@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_rst_module2
492
4502ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_rst_module.vhd2
2598@Z8-256
Ë
synthesizing module '%s'638*oasys2
axi_vdma_reg_if2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd2
3268@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

?
%s*synth20
.	Parameter C_VERSION_MAJOR bound to: 4'b0110 

C
%s*synth24
2	Parameter C_VERSION_MINOR bound to: 8'b00000000 

B
%s*synth23
1	Parameter C_VERSION_REVISION bound to: 4'b0000 

Z
%s*synth2K
I	Parameter C_REVISION_NUMBER bound to: Build Number: P58 - type: string 

Í
synthesizing module '%s'638*oasys2
axi_vdma_lite_if2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
2488@Z8-638
C
%s*synth24
2	Parameter C_MM2S_IS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_S2MM_IS bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_NUM_CE bound to: 62 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized22ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 12 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized22
492
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2Q
OGEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg2
92
82ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
12618@Z8-3936

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2Q
OGEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg2
92
82ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
12508@Z8-3936
ˇ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
4098@Z8-2943
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_lite_if2
502
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_lite_if.vhd2
2488@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reg_if2
512
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_if.vhd2
3268@Z8-256
Ë
synthesizing module '%s'638*oasys2
axi_vdma_intrpt2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd2
2548@Z8-638
G
%s*synth28
6	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 

Ç
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_intrpt2
522
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_intrpt.vhd2
2548@Z8-256

synthesizing module '%s'638*oasys2
axi_vdma_reg_module2ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

Ï
synthesizing module '%s'638*oasys2
axi_vdma_register2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-638
I
%s*synth2:
8	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_register2
532
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_regdirect2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd2
2648@Z8-638
J
%s*synth2;
9	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_regdirect2
542
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_regdirect.vhd2
2648@Z8-256
Í
synthesizing module '%s'638*oasys2
axi_vdma_reg_mux2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reg_mux2
552
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_reg_module2
562
4502ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-256
‰
synthesizing module '%s'638*oasys2
axi_vdma_mngr2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

‡
synthesizing module '%s'638*oasys2
axi_vdma_sm2í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-638
F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

˙
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sm2
572
4502í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_cmdsts_if2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-638
M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cmdsts_if2
582
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-256
Ï
synthesizing module '%s'638*oasys2
axi_vdma_sts_mngr2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2
1808@Z8-638
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sts_mngr2
592
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sts_mngr.vhd2
1808@Z8-256
ˆ
synthesizing module '%s'638*oasys2
axi_vdma_vidreg_module2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2
2398@Z8-638
F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ó
synthesizing module '%s'638*oasys2
axi_vdma_vregister2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vregister.vhd2
1908@Z8-638
G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vregister2
602
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vregister.vhd2
1908@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_vaddrreg_mux2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2
1758@Z8-638
G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vaddrreg_mux2
612
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd2
1758@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vidreg_module2
622
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vidreg_module.vhd2
2398@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_genlock_mngr2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2
2028@Z8-638
H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

Ú
synthesizing module '%s'638*oasys2
axi_vdma_genlock_mux2õ
ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd2
1778@Z8-638
O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_genlock_mux2
632
4502õ
ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mux.vhd2
1778@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_greycoder2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd2
1628@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_greycoder2
642
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_greycoder.vhd2
1628@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_genlock_mngr2
652
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd2
2028@Z8-256
‘
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg2
axi_vdma_mngr2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11658@Z8-3888
‘
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg2
axi_vdma_mngr2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11668@Z8-3888
˛
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_mngr2
662
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-256
Ó
synthesizing module '%s'638*oasys2
axi_vdma_fsync_gen2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-638
E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_SOF_ENABLE bound to: 1 - type: integer 

à
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_fsync_gen2
672
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-256
Í
synthesizing module '%s'638*oasys2
axi_vdma_vid_cdc2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2
2048@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 

S
%s*synth2D
B	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized32ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 12 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 6 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized32
672
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized42ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
E
%s*synth26
4	Parameter C_CDC_TYPE bound to: 13 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized42
672
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_vid_cdc2
682
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_vid_cdc.vhd2
2048@Z8-256
Í
synthesizing module '%s'638*oasys2
axi_vdma_sof_gen2ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sof_gen.vhd2
1598@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sof_gen2
692
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sof_gen.vhd2
1598@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_mm2s_linebuf2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2
3028@Z8-638
G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 32 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 

N
%s*synth2?
=	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 

P
%s*synth2A
?	Parameter C_LINEBUFFER_AE_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ˆ
synthesizing module '%s'638*oasys2
axi_vdma_afifo_builtin2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-638
L
%s*synth2=
;	Parameter PL_FIFO_TYPE bound to: BUILT_IN - type: string 

H
%s*synth29
7	Parameter PL_READ_MODE bound to: FWFT - type: string 

M
%s*synth2>
<	Parameter PL_FASTER_CLOCK bound to: WR_CLK - type: string 

O
%s*synth2@
>	Parameter PL_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PL_DATA_WIDTH bound to: 34 - type: integer 

I
%s*synth2:
8	Parameter PL_FIFO_DEPTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

∞
synthesizing module '%s'638*oasys2
fifo_generator_v10_02Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

º
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_synth2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¡
synthesizing module '%s'638*oasys2)
'fifo_generator_v10_0_fifo_generator_top2X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

»
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_builtin2j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_WR_FREQ bound to: 10 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

Œ
RTL assertion: "%s"63*oasys2+
) DEPTH = 512 WIDTH = 72 DEEP = 1 WIDE = 12j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
3688@Z8-63
∂
synthesizing module '%s'638*oasys2 
fifo_generator_v10_0_input_blk2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

–
%done synthesizing module '%s' (%s#%s)256*oasys2 
fifo_generator_v10_0_input_blk2
702
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
ø
synthesizing module '%s'638*oasys2$
"fifo_generator_v10_0_reset_builtin2[
W/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/reset_builtin.vhd2
1428@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_RST_DURATION bound to: 5 - type: integer 

Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2$
"fifo_generator_v10_0_reset_builtin2
712
4502[
W/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/reset_builtin.vhd2
1428@Z8-256
¡
synthesizing module '%s'638*oasys2%
#fifo_generator_v10_0_builtin_top_v62\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_WIDE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 34 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

À
synthesizing module '%s'638*oasys2*
(fifo_generator_v10_0_builtin_extdepth_v62a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

X
%s*synth2I
G	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 

≥
RTL assertion: "%s"63*oasys2
Actual FIFO Depth = 5132a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
3928@Z8-63
√
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0_builtin_prim_v62]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd2
1788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRIM_PNTR_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter FULL_OFFSET bound to: 151 - type: integer 

G
%s*synth28
6	Parameter EMPTY_OFFSET bound to: 10 - type: integer 

G
%s*synth28
6	Parameter C_USE_ECC_ENC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_ECC_DEC bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 

M
%s*synth2>
<	Parameter ALMOST_EMPTY_OFFSET bound to: 13'b0000000001010 

L
%s*synth2=
;	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000010010111 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 72 - type: integer 

@
%s*synth21
/	Parameter DO_REG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter EN_ECC_READ bound to: 0 - type: bool 

C
%s*synth24
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 

=
%s*synth2.
,	Parameter EN_SYN bound to: 0 - type: bool 

J
%s*synth2;
9	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 

N
%s*synth2?
=	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 

y
%s*synth2j
h	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

z
%s*synth2k
i	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

 
,binding component instance '%s' to cell '%s'113*oasys2
sngfifo36e12

FIFO36E12]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd2
4558@Z8-113
›
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0_builtin_prim_v62
722
4502]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_prim_v6.vhd2
1788@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2*
(fifo_generator_v10_0_builtin_extdepth_v62
732
4502a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2%
#fifo_generator_v10_0_builtin_top_v62
742
4502\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-256
∏
synthesizing module '%s'638*oasys2!
fifo_generator_v10_0_output_blk2W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

“
%done synthesizing module '%s' (%s#%s)256*oasys2!
fifo_generator_v10_0_output_blk2
752
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_builtin2
762
4502j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2)
'fifo_generator_v10_0_fifo_generator_top2
772
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_synth2
782
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_02
792
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_afifo_builtin2
802
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-256
Ï
synthesizing module '%s'638*oasys2
axi_vdma_skid_buf2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
1758@Z8-638
H
%s*synth29
7	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 

≤
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_vdma_skid_buf2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
2658@Z8-3888
≤
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_vdma_skid_buf2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
2628@Z8-3888
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_skid_buf2
812
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_skid_buf.vhd2
1758@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized52ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized52
812
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ú
synthesizing module '%s'638*oasys2
axi_vdma_cdc__parameterized62ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-638
D
%s*synth25
3	Parameter C_CDC_TYPE bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RESET_STATE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_cdc__parameterized62
812
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cdc.vhd2
2028@Z8-256
Ö
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2
14678@Z8-2943
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_mm2s_linebuf2
822
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd2
3028@Z8-256
Ä
synthesizing module '%s'638*oasys2%
#axi_vdma_reg_module__parameterized02ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

¸
synthesizing module '%s'638*oasys2#
!axi_vdma_register__parameterized02ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-638
I
%s*synth2:
8	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

ñ
%done synthesizing module '%s' (%s#%s)256*oasys2#
!axi_vdma_register__parameterized02
822
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_register.vhd2
2898@Z8-256
˙
synthesizing module '%s'638*oasys2"
 axi_vdma_reg_mux__parameterized02ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-638
O
%s*synth2@
>	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

î
%done synthesizing module '%s' (%s#%s)256*oasys2"
 axi_vdma_reg_mux__parameterized02
822
4502ó
í/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_mux.vhd2
2918@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2%
#axi_vdma_reg_module__parameterized02
822
4502ö
ï/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_reg_module.vhd2
3478@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_mngr__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-638
O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_NUM_FSTORES bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_GENLOCK_MODE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_INCLUDE_SG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 


synthesizing module '%s'638*oasys2
axi_vdma_sm__parameterized02í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-638
F
%s*synth27
5	Parameter C_INCLUDE_SF bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

ä
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_sm__parameterized02
822
4502í
ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_sm.vhd2
2528@Z8-256
˛
synthesizing module '%s'638*oasys2$
"axi_vdma_cmdsts_if__parameterized02ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-638
M
%s*synth2>
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

ò
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_vdma_cmdsts_if__parameterized02
822
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd2
2598@Z8-256
‰
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d1_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d1_reg2
axi_vdma_mngr__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11658@Z8-3888
‰
.merging register '%s' into '%s' in module '%s'3438*oasys2(
&SLAVE_MODE_FRAME_CNT.frame_sync_d2_reg2+
)SLAVE_MODE_FRAME_CNT.tstvect_fsync_d2_reg2
axi_vdma_mngr__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
11668@Z8-3888
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_mngr__parameterized02
822
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_mngr.vhd2
4298@Z8-256
˛
synthesizing module '%s'638*oasys2$
"axi_vdma_fsync_gen__parameterized02ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-638
E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_SOF_ENABLE bound to: 1 - type: integer 

ò
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_vdma_fsync_gen__parameterized02
822
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_fsync_gen.vhd2
1988@Z8-256
Ù
synthesizing module '%s'638*oasys2
axi_vdma_s2mm_linebuf2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd2
2988@Z8-638
G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 

N
%s*synth2?
=	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 

P
%s*synth2A
?	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_S2MM_FSYNC bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_USE_FSYNC bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ü
synthesizing module '%s'638*oasys2(
&axi_vdma_afifo_builtin__parameterized02ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-638
L
%s*synth2=
;	Parameter PL_FIFO_TYPE bound to: BUILT_IN - type: string 

H
%s*synth29
7	Parameter PL_READ_MODE bound to: FWFT - type: string 

M
%s*synth2>
<	Parameter PL_FASTER_CLOCK bound to: RD_CLK - type: string 

O
%s*synth2@
>	Parameter PL_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PL_DATA_WIDTH bound to: 33 - type: integer 

I
%s*synth2:
8	Parameter PL_FIFO_DEPTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized12Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDATA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RACH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_RDCH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_AXIS bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized02X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

ÿ
synthesizing module '%s'638*oasys2.
,fifo_generator_v10_0_builtin__parameterized02j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RD_FREQ bound to: 10 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RATIO_DEPTH_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

Œ
RTL assertion: "%s"63*oasys2+
) DEPTH = 512 WIDTH = 72 DEEP = 1 WIDE = 12j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
3688@Z8-63
∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized02
822
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
—
synthesizing module '%s'638*oasys25
3fifo_generator_v10_0_builtin_top_v6__parameterized02\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_WIDE bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 33 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

S
%s*synth2D
B	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 

€
synthesizing module '%s'638*oasys2:
8fifo_generator_v10_0_builtin_extdepth_v6__parameterized02a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: 7SERIES - type: string 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_READ_FASTER bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

X
%s*synth2I
G	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 

≥
RTL assertion: "%s"63*oasys2
Actual FIFO Depth = 5132a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
3928@Z8-63
ı
%done synthesizing module '%s' (%s#%s)256*oasys2:
8fifo_generator_v10_0_builtin_extdepth_v6__parameterized02
822
4502a
]/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_extdepth_v6.vhd2
2068@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys25
3fifo_generator_v10_0_builtin_top_v6__parameterized02
822
4502\
X/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/builtin_top_v6.vhd2
2318@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized02W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

‚
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized02
822
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2.
,fifo_generator_v10_0_builtin__parameterized02
822
4502j
f/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/builtin/fifo_generator_v10_0_builtin.vhd2
2398@Z8-256
Î
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized02
822
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized02
822
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized12
822
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
†
%done synthesizing module '%s' (%s#%s)256*oasys2(
&axi_vdma_afifo_builtin__parameterized02
822
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd2
1118@Z8-256
Ñ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd2
4128@Z8-2943
é
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_vdma_s2mm_linebuf2
832
4502ú
ó/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd2
2988@Z8-256
È
synthesizing module '%s'638*oasys2
axi_datamover2ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd2
5698@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 

T
%s*synth2E
C	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

á
synthesizing module '%s'638*oasys2
axi_datamover_mm2s_full_wrap2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2
3608@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MM2S_ARID bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 

P
%s*synth2A
?	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
1718@Z8-638
K
%s*synth2<
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 

€
.merging register '%s' into '%s' in module '%s'3438*oasys2 
sig_cmd_stat_rst_int_reg_n_reg2*
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
2028@Z8-3888
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_mmap_rst_reg_n_reg2*
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
2058@Z8-3888
’
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_stream_rst_reg_n_reg2*
(sig_cmd_stat_rst_user_reg_n_cdc_from_reg2
axi_datamover_reset2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
2088@Z8-3888
è
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_reset2
842
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_reset.vhd2
1718@Z8-256
ˇ
synthesizing module '%s'638*oasys2
axi_datamover_cmd_status2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-638
G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

E
%s*synth26
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Û
synthesizing module '%s'638*oasys2
axi_datamover_fifo2û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

·
synthesizing module '%s'638*oasys2

srl_fifo_f2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

È
synthesizing module '%s'638*oasys2
srl_fifo_rbu_f2ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˜
synthesizing module '%s'638*oasys2
cntr_incr_decr_addn_f2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ü
synthesizing module '%s'638*oasys2	
MUXCY_L2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170778@Z8-638
†
%done synthesizing module '%s' (%s#%s)256*oasys2	
MUXCY_L2
852
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170778@Z8-256
Ñ
synthesizing module '%s'638*oasys2
XORCY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
392048@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2
862
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
392048@Z8-256
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

Å
synthesizing module '%s'638*oasys2
FDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30368@Z8-638
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

õ
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2
872
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30368@Z8-256
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

ë
%done synthesizing module '%s' (%s#%s)256*oasys2
cntr_incr_decr_addn_f2
882
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
·
synthesizing module '%s'638*oasys2

dynshreg_f2î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 68 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

Ü
synthesizing module '%s'638*oasys2	
SRLC16E2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
379618@Z8-638
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

†
%done synthesizing module '%s' (%s#%s)256*oasys2	
SRLC16E2
892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
379618@Z8-256
A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

˚
%done synthesizing module '%s' (%s#%s)256*oasys2

dynshreg_f2
902
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_rbu_f2
912
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
˚
%done synthesizing module '%s' (%s#%s)256*oasys2

srl_fifo_f2
922
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_fifo2
932
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized02û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized02ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized02î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_DWIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

ã
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized02
932
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized02
932
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized02
932
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized02
932
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_cmd_status2
942
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-256
á
synthesizing module '%s'638*oasys2
axi_datamover_rd_status_cntl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2
2078@Z8-638
E
%s*synth26
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

°
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rd_status_cntl2
952
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd2
2078@Z8-256
Ò
synthesizing module '%s'638*oasys2
axi_datamover_pcc2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd2
3658@Z8-638
C
%s*synth24
2	Parameter C_IS_MM2S bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

M
%s*synth2>
<	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

˝
synthesizing module '%s'638*oasys2
axi_datamover_strb_gen22£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-638
C
%s*synth24
2	Parameter C_OP_MODE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 

ó
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_strb_gen22
962
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-256
ç
synthesizing module '%s'638*oasys2)
'axi_datamover_strb_gen2__parameterized02£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-638
C
%s*synth24
2	Parameter C_OP_MODE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2)
'axi_datamover_strb_gen2__parameterized02
962
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-256
‡
default block is never used226*oasys2ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd2
24358@Z8-226
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_pcc2
972
4502ù
ò/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_pcc.vhd2
3658@Z8-256
˝
synthesizing module '%s'638*oasys2
axi_datamover_addr_cntl2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-638
K
%s*synth2<
:	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

C
%s*synth24
2	Parameter C_ADDR_ID bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized12û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized12î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized12ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

á
synthesizing module '%s'638*oasys2'
%cntr_incr_decr_addn_f__parameterized02ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

°
%done synthesizing module '%s' (%s#%s)256*oasys2'
%cntr_incr_decr_addn_f__parameterized02
972
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized12î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 59 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

ã
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized12
972
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized12
972
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized12
972
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized12
972
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
…
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_posted_to_axi_2_reg2
sig_posted_to_axi_reg2
axi_datamover_addr_cntl2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
4438@Z8-3888
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_addr_cntl2
982
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-256
Å
synthesizing module '%s'638*oasys2
axi_datamover_rddata_cntl2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2
3918@Z8-638
G
%s*synth28
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

P
%s*synth2A
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
axi_datamover_rdmux2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd2
1368@Z8-638
J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

è
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rdmux2
992
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rdmux.vhd2
1368@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized22û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized22î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized22ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized22î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 38 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

ã
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized22
992
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized22
992
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized22
992
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized22
992
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rddata_cntl2
1002
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd2
3918@Z8-256
ı
synthesizing module '%s'638*oasys2
axi_datamover_rd_sf2ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd2
3078@Z8-638
K
%s*synth2<
:	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

G
%s*synth28
6	Parameter C_DRE_IS_USED bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2
axi_datamover_sfifo_autord2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 67 - type: integer 

C
%s*synth24
2	Parameter C_DEPTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_USE_BLKMEM bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Â
synthesizing module '%s'638*oasys2
sync_fifo_fg2ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_READ_DATA_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_READ_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_WRITE_DATA_WIDTH bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized32Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized12`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized12X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

—
synthesizing module '%s'638*oasys2-
+fifo_generator_v10_0_fifo_generator_ramfifo2d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

«
synthesizing module '%s'638*oasys2(
&fifo_generator_v10_0_reset_blk_ramfifo2_
[/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd2
2048@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

‚
%done synthesizing module '%s' (%s#%s)256*oasys2(
&fifo_generator_v10_0_reset_blk_ramfifo2
1012
4502_
[/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/reset_blk_ramfifo.vhd2
2048@Z8-256
∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized12V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

·
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized12
1012
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
±
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_memory2T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

O
%s*synth2@
>	Parameter C_SMALLER_DATA_WIDTH bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

§
synthesizing module '%s'638*oasys2
blk_mem_gen_v8_02R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

∞
synthesizing module '%s'638*oasys2
blk_mem_gen_v8_0_synth2X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

≥
synthesizing module '%s'638*oasys2"
 blk_mem_gen_v8_0_blk_mem_gen_top2Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

ª
synthesizing module '%s'638*oasys2&
$blk_mem_gen_v8_0_blk_mem_input_block2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRA_WIDTH_CORE bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRB_WIDTH_CORE bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2&
$blk_mem_gen_v8_0_blk_mem_input_block2
1022
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-256
≈
synthesizing module '%s'638*oasys2+
)blk_mem_gen_v8_0_blk_mem_gen_generic_cstr2Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 

í@
%s*synth2Ç@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

¡
synthesizing module '%s'638*oasys2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_width2X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 67 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

{
%s*synth2l
j	Parameter C_INITA_VAL bound to: 67'b0000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

{
%s*synth2l
j	Parameter C_INITB_VAL bound to: 67'b0000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

À
synthesizing module '%s'638*oasys2.
,blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v62]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-638
K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 67 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 67 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

ù
null assignment ignored3449*oasys2]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
85928@Z8-3919
A
%s*synth22
0	Parameter DOA_REG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter DOB_REG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter EN_ECC_READ bound to: 0 - type: bool 

C
%s*synth24
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 

∏
%s*synth2®
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 

E
%s*synth26
4	Parameter INIT_FILE bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 

C
%s*synth24
2	Parameter RAM_MODE bound to: SDP - type: string 

^
%s*synth2O
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 

G
%s*synth28
6	Parameter READ_WIDTH_A bound to: 72 - type: integer 

F
%s*synth27
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

X
%s*synth2I
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 

X
%s*synth2I
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 

N
%s*synth2?
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 

N
%s*synth2?
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 

G
%s*synth28
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 

H
%s*synth29
7	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 

√
,binding component instance '%s' to cell '%s'113*oasys2
ram2

RAMB36E12]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
86538@Z8-113
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2.
,blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v62
1032
4502]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2)
'blk_mem_gen_v8_0_blk_mem_gen_prim_width2
1042
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2+
)blk_mem_gen_v8_0_blk_mem_gen_generic_cstr2
1052
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-256
Ω
synthesizing module '%s'638*oasys2'
%blk_mem_gen_v8_0_blk_mem_output_block2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-638
D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 67 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 67 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_A_CORE bound to: 67 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_B_CORE bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2'
%blk_mem_gen_v8_0_blk_mem_output_block2
1062
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
 blk_mem_gen_v8_0_blk_mem_gen_top2
1072
4502Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2
blk_mem_gen_v8_0_synth2
1082
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
blk_mem_gen_v8_02
1092
4502R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_memory2
1102
4502T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-256
µ
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_rd_logic2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

ª
synthesizing module '%s'638*oasys2"
 fifo_generator_v10_0_rd_bin_cntr2Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2"
 fifo_generator_v10_0_rd_bin_cntr2
1112
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-256
…
synthesizing module '%s'638*oasys2)
'fifo_generator_v10_0_rd_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

≥
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_compare2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 7 - type: integer 

Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_compare2
1122
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-256
ä
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_empty_fb_i_reg2
ram_empty_i_reg2)
'fifo_generator_v10_0_rd_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
2458@Z8-3888
‰
%done synthesizing module '%s' (%s#%s)256*oasys2)
'fifo_generator_v10_0_rd_status_flags_ss2
1132
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-256
Ø
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_dc_ss2S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

∑
synthesizing module '%s'638*oasys2 
fifo_generator_v10_0_updn_cntr2W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 

“
%done synthesizing module '%s' (%s#%s)256*oasys2 
fifo_generator_v10_0_updn_cntr2
1142
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_dc_ss2
1152
4502S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-256
Õ
synthesizing module '%s'638*oasys2+
)fifo_generator_v10_0_rd_handshaking_flags2b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

Ë
%done synthesizing module '%s' (%s#%s)256*oasys2+
)fifo_generator_v10_0_rd_handshaking_flags2
1162
4502b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-256
≥
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_rd_fwft2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
1418@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

ñ
default block is never used226*oasys2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
2398@Z8-226
ñ
default block is never used226*oasys2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
5638@Z8-226
ñ
default block is never used226*oasys2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
6488@Z8-226
Ù
.merging register '%s' into '%s' in module '%s'3438*oasys2
empty_fwft_fb_reg2
empty_fwft_i_reg2
fifo_generator_v10_0_rd_fwft2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
4368@Z8-3888
ˆ
.merging register '%s' into '%s' in module '%s'3438*oasys2
aempty_fwft_fb_reg2
aempty_fwft_i_reg2
fifo_generator_v10_0_rd_fwft2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
5228@Z8-3888
º
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
2588@Z8-2943
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_rd_fwft2
1172
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_fwft.vhd2
1418@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_rd_logic2
1182
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-256
µ
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_wr_logic2V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

ª
synthesizing module '%s'638*oasys2"
 fifo_generator_v10_0_wr_bin_cntr2Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2"
 fifo_generator_v10_0_wr_bin_cntr2
1192
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-256
…
synthesizing module '%s'638*oasys2)
'fifo_generator_v10_0_wr_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-638
I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

à
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_full_fb_i_reg2
ram_full_i_reg2)
'fifo_generator_v10_0_wr_status_flags_ss2`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
2628@Z8-3888
‰
%done synthesizing module '%s' (%s#%s)256*oasys2)
'fifo_generator_v10_0_wr_status_flags_ss2
1202
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-256
Õ
synthesizing module '%s'638*oasys2+
)fifo_generator_v10_0_wr_handshaking_flags2b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd2
1398@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

Ë
%done synthesizing module '%s' (%s#%s)256*oasys2+
)fifo_generator_v10_0_wr_handshaking_flags2
1212
4502b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_handshaking_flags.vhd2
1398@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_wr_logic2
1222
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized12W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 67 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 67 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 67 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized12
1222
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2-
+fifo_generator_v10_0_fifo_generator_ramfifo2
1232
4502d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized12
1232
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized12
1232
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized32
1232
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2
sync_fifo_fg2
1242
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_sfifo_autord2
1252
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_rd_sf2
1262
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_rd_sf.vhd2
3078@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_mm2s_full_wrap2
1272
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd2
3608@Z8-256
á
synthesizing module '%s'638*oasys2
axi_datamover_s2mm_full_wrap2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd2
3968@Z8-638
H
%s*synth29
7	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_S2MM_AWID bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_MDATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 

P
%s*synth2A
?	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 

R
%s*synth2C
A	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

è
synthesizing module '%s'638*oasys2*
(axi_datamover_cmd_status__parameterized02§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-638
G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

F
%s*synth27
5	Parameter C_STS_WIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized32û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized32î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized32ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized32î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized32
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized32
1272
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized32
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized32
1272
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2*
(axi_datamover_cmd_status__parameterized02
1272
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_cmd_status.vhd2
1978@Z8-256
á
synthesizing module '%s'638*oasys2
axi_datamover_wr_status_cntl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2
2768@Z8-638
L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 

F
%s*synth27
5	Parameter C_STS_WIDTH bound to: 32 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized42û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized42î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized42ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

á
synthesizing module '%s'638*oasys2'
%cntr_incr_decr_addn_f__parameterized12ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2'
%cntr_incr_decr_addn_f__parameterized12
1272
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized42î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

B
%s*synth23
1	Parameter C_DWIDTH bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized42
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized42
1272
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized42
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized42
1272
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized52û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized52î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized52ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized52î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 23 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized52
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized52
1272
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized52
1272
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized52
1272
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_wr_status_cntl2
1282
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd2
2768@Z8-256
˜
synthesizing module '%s'638*oasys2
axi_datamover_ibttcc2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd2
4088@Z8-638
O
%s*synth2@
>	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_NATIVE_XFER_WIDTH bound to: 64 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

í
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_ibttcc2
1292
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ibttcc.vhd2
4088@Z8-256
É
synthesizing module '%s'638*oasys2
axi_datamover_s2mm_realign2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2
2988@Z8-638
L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized62û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized62î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized62ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized62î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 27 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized62
1292
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized62
1292
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized62
1292
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized62
1292
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
É
synthesizing module '%s'638*oasys2
axi_datamover_s2mm_scatter2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd2
2398@Z8-638
L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BTT_USED bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

á
synthesizing module '%s'638*oasys2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
1438@Z8-638
H
%s*synth29
7	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 

Å
synthesizing module '%s'638*oasys2
axi_datamover_ms_strb_set2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd2
1298@Z8-638
F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_ms_strb_set2
1302
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd2
1298@Z8-256
Õ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2568@Z8-3888
Œ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup2_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2598@Z8-3888
Œ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup3_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2608@Z8-3888
Œ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup4_reg2
sig_s_ready_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2618@Z8-3888
Õ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_datamover_mssai_skid_buf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
2538@Z8-3888
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_mssai_skid_buf2
1312
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd2
1438@Z8-256
ç
synthesizing module '%s'638*oasys2)
'axi_datamover_strb_gen2__parameterized12£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-638
C
%s*synth24
2	Parameter C_OP_MODE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_STRB_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 

®
%done synthesizing module '%s' (%s#%s)256*oasys2)
'axi_datamover_strb_gen2__parameterized12
1312
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_strb_gen2.vhd2
1568@Z8-256
É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized72û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized72î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized72ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

á
synthesizing module '%s'638*oasys2'
%cntr_incr_decr_addn_f__parameterized22ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-638
@
%s*synth21
/	Parameter C_SIZE bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2'
%cntr_incr_decr_addn_f__parameterized22
1312
4502ü
ö/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2
1468@Z8-256
Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized72î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

B
%s*synth23
1	Parameter C_DWIDTH bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized72
1312
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized72
1312
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized72
1312
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized72
1312
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_s2mm_scatter2
1322
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd2
2398@Z8-256
—
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_sm_ld_scatter_cmd_reg2
sig_sm_ld_dre_cmd_reg2
axi_datamover_s2mm_realign2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2
7948@Z8-3888
û
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_s2mm_realign2
1332
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd2
2988@Z8-256
˝
synthesizing module '%s'638*oasys2
axi_datamover_indet_btt2£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd2
2618@Z8-638
K
%s*synth2<
:	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 

Q
%s*synth2B
@	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 

M
%s*synth2>
<	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ENABLE_DRE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˚
synthesizing module '%s'638*oasys2
axi_datamover_stbs_set2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-638
H
%s*synth29
7	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 

ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_stbs_set2
1342
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-256
ì
synthesizing module '%s'638*oasys2,
*axi_datamover_sfifo_autord__parameterized02¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-638
B
%s*synth23
1	Parameter C_DWIDTH bound to: 9 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 

M
%s*synth2>
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_USE_BLKMEM bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
sync_fifo_fg__parameterized02ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_READ_DEPTH bound to: 16 - type: integer 

F
%s*synth27
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized52Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized22`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized22X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

·
synthesizing module '%s'638*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized02d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized22V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

N
%s*synth2?
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

·
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized22
1342
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
¡
synthesizing module '%s'638*oasys2-
+fifo_generator_v10_0_memory__parameterized02T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

N
%s*synth2?
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

≠
synthesizing module '%s'638*oasys2
fifo_generator_v10_0_dmem2R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dmem.vhd2
1528@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

»
%done synthesizing module '%s' (%s#%s)256*oasys2
fifo_generator_v10_0_dmem2
1352
4502R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dmem.vhd2
1528@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2-
+fifo_generator_v10_0_memory__parameterized02
1352
4502T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-256
≈
synthesizing module '%s'638*oasys2/
-fifo_generator_v10_0_rd_logic__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

À
synthesizing module '%s'638*oasys22
0fifo_generator_v10_0_rd_bin_cntr__parameterized02Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys22
0fifo_generator_v10_0_rd_bin_cntr__parameterized02
1352
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_bin_cntr.vhd2
1388@Z8-256
Ÿ
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_rd_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

√
synthesizing module '%s'638*oasys2.
,fifo_generator_v10_0_compare__parameterized02U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 4 - type: integer 

ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2.
,fifo_generator_v10_0_compare__parameterized02
1352
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/compare.vhd2
1258@Z8-256
ö
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_empty_fb_i_reg2
ram_empty_i_reg29
7fifo_generator_v10_0_rd_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
2458@Z8-3888
Ù
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_rd_status_flags_ss__parameterized02
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_status_flags_ss.vhd2
1618@Z8-256
ø
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_dc_ss__parameterized02S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

«
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_updn_cntr__parameterized02W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 

‚
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_updn_cntr__parameterized02
1352
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/updn_cntr.vhd2
1358@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_dc_ss__parameterized02
1352
4502S
O/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/dc_ss.vhd2
1318@Z8-256
›
synthesizing module '%s'638*oasys2;
9fifo_generator_v10_0_rd_handshaking_flags__parameterized02b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 

¯
%done synthesizing module '%s' (%s#%s)256*oasys2;
9fifo_generator_v10_0_rd_handshaking_flags__parameterized02
1352
4502b
^/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_handshaking_flags.vhd2
1428@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
-fifo_generator_v10_0_rd_logic__parameterized02
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/rd_logic.vhd2
2258@Z8-256
≈
synthesizing module '%s'638*oasys2/
-fifo_generator_v10_0_wr_logic__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

À
synthesizing module '%s'638*oasys22
0fifo_generator_v10_0_wr_bin_cntr__parameterized02Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-638
C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys22
0fifo_generator_v10_0_wr_bin_cntr__parameterized02
1352
4502Y
U/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_bin_cntr.vhd2
1428@Z8-256
Ÿ
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_wr_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-638
I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

ò
.merging register '%s' into '%s' in module '%s'3438*oasys2
ram_full_fb_i_reg2
ram_full_i_reg29
7fifo_generator_v10_0_wr_status_flags_ss__parameterized02`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
2628@Z8-3888
Ù
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_wr_status_flags_ss__parameterized02
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_status_flags_ss.vhd2
1678@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
-fifo_generator_v10_0_wr_logic__parameterized02
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/wr_logic.vhd2
2178@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized22W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 

F
%s*synth27
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 

N
%s*synth2?
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized22
1352
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized02
1352
4502d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized22
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized22
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized52
1352
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
sync_fifo_fg__parameterized02
1352
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_datamover_sfifo_autord__parameterized02
1352
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-256
ì
synthesizing module '%s'638*oasys2,
*axi_datamover_sfifo_autord__parameterized12¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 66 - type: integer 

C
%s*synth24
2	Parameter C_DEPTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_USE_BLKMEM bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

ı
synthesizing module '%s'638*oasys2
sync_fifo_fg__parameterized12ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_READ_DATA_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_READ_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_WRITE_DATA_WIDTH bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2&
$fifo_generator_v10_0__parameterized72Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

Ã
synthesizing module '%s'638*oasys2,
*fifo_generator_v10_0_synth__parameterized32`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 

L
%s*synth2=
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 

K
%s*synth2<
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 

L
%s*synth2=
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 

_
%s*synth2P
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 

P
%s*synth2A
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 

`
%s*synth2Q
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 

—
synthesizing module '%s'638*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized32X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 

H
%s*synth29
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 

M
%s*synth2>
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_RD_FREQ bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_WR_FREQ bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 

·
synthesizing module '%s'638*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized12d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 

X
%s*synth2I
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 

Y
%s*synth2J
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_VALID_LOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 

∆
synthesizing module '%s'638*oasys20
.fifo_generator_v10_0_input_blk__parameterized32V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 

·
%done synthesizing module '%s' (%s#%s)256*oasys20
.fifo_generator_v10_0_input_blk__parameterized32
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/input_blk.vhd2
2668@Z8-256
¡
synthesizing module '%s'638*oasys2-
+fifo_generator_v10_0_memory__parameterized12T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_RST bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SRST bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_RD_DEPTH bound to: 128 - type: integer 

F
%s*synth27
5	Parameter C_WR_DEPTH bound to: 128 - type: integer 

O
%s*synth2@
>	Parameter C_SMALLER_DATA_WIDTH bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

¥
synthesizing module '%s'638*oasys2"
 blk_mem_gen_v8_0__parameterized12R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

¿
synthesizing module '%s'638*oasys2(
&blk_mem_gen_v8_0_synth__parameterized02X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

J
%s*synth2;
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

U
%s*synth2F
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

√
synthesizing module '%s'638*oasys22
0blk_mem_gen_v8_0_blk_mem_gen_top__parameterized02Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

E
%s*synth26
4	Parameter C_ALGORITHM bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

K
%s*synth2<
:	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 

R
%s*synth2C
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 

À
synthesizing module '%s'638*oasys26
4blk_mem_gen_v8_0_blk_mem_input_block__parameterized02U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENA bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRA_WIDTH_CORE bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_HAS_ENB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

L
%s*synth2=
;	Parameter C_ADDRB_WIDTH_CORE bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys26
4blk_mem_gen_v8_0_blk_mem_input_block__parameterized02
1352
4502U
Q/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_input_block.vhd2
3788@Z8-256
’
synthesizing module '%s'638*oasys2;
9blk_mem_gen_v8_0_blk_mem_gen_generic_cstr__parameterized02Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 

í@
%s*synth2Ç@
ˇ?	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

í@
%s*synth2Ç@
ˇ?	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000100001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
)
%s*synth2
... (message truncated)

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_INITA_VAL bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter C_INITB_VAL bound to: 00000000000000000 - type: string 

F
%s*synth27
5	Parameter C_HAS_REGCEB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

—
synthesizing module '%s'638*oasys29
7blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized02X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex6 - type: string 

N
%s*synth2?
=	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 

K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 66 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

F
%s*synth27
5	Parameter C_RST_TYPE bound to: SYNC - type: string 

D
%s*synth25
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

z
%s*synth2k
i	Parameter C_INITA_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 

D
%s*synth25
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

z
%s*synth2k
i	Parameter C_INITB_VAL bound to: 66'b000000000000000000000000000000000000000000000000000000000000000000 

H
%s*synth29
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

€
synthesizing module '%s'638*oasys2>
<blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6__parameterized02]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-638
K
%s*synth2<
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 

O
%s*synth2@
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 

G
%s*synth28
6	Parameter C_USER_WIDTH bound to: 66 - type: integer 

H
%s*synth29
7	Parameter C_USER_DEPTH bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_START_WIDTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_START_DEPTH bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 

H
%s*synth29
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_USED_WIDTH bound to: 66 - type: integer 

J
%s*synth2;
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 

Z
%s*synth2K
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 

L
%s*synth2=
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 

G
%s*synth28
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WA bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RA bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 

D
%s*synth25
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 

D
%s*synth25
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 

Å
%s*synth2r
p	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

P
%s*synth2A
?	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_WB bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 

D
%s*synth25
3	Parameter C_RATIO_RB bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 

D
%s*synth25
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 

E
%s*synth26
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 

F
%s*synth27
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 

ù
null assignment ignored3449*oasys2]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
85928@Z8-3919
A
%s*synth22
0	Parameter DOA_REG bound to: 1 - type: integer 

A
%s*synth22
0	Parameter DOB_REG bound to: 1 - type: integer 

B
%s*synth23
1	Parameter EN_ECC_READ bound to: 0 - type: bool 

C
%s*synth24
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 

∏
%s*synth2®
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∏
%s*synth2®
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

∑
%s*synth2ß
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 

W
%s*synth2H
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 

E
%s*synth26
4	Parameter INIT_FILE bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 

K
%s*synth2<
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 

C
%s*synth24
2	Parameter RAM_MODE bound to: SDP - type: string 

^
%s*synth2O
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 

G
%s*synth28
6	Parameter READ_WIDTH_A bound to: 72 - type: integer 

F
%s*synth27
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 

N
%s*synth2?
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

X
%s*synth2I
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 

X
%s*synth2I
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 

N
%s*synth2?
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 

N
%s*synth2?
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 

G
%s*synth28
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 

H
%s*synth29
7	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 

√
,binding component instance '%s' to cell '%s'113*oasys2
ram2

RAMB36E12]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
86538@Z8-113
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2>
<blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6__parameterized02
1352
4502]
Y/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd2
3708@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized02
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd2
3788@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2;
9blk_mem_gen_v8_0_blk_mem_gen_generic_cstr__parameterized02
1352
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd2
4278@Z8-256
Õ
synthesizing module '%s'638*oasys27
5blk_mem_gen_v8_0_blk_mem_output_block__parameterized02V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-638
D
%s*synth25
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_WRITE_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_A bound to: 66 - type: integer 

I
%s*synth2:
8	Parameter C_READ_WIDTH_B bound to: 66 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_A_CORE bound to: 66 - type: integer 

N
%s*synth2?
=	Parameter C_READ_WIDTH_B_CORE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 

U
%s*synth2F
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

Ë
%done synthesizing module '%s' (%s#%s)256*oasys27
5blk_mem_gen_v8_0_blk_mem_output_block__parameterized02
1352
4502V
R/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_output_block.vhd2
2018@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys22
0blk_mem_gen_v8_0_blk_mem_gen_top__parameterized02
1352
4502Q
M/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_top.vhd2
4168@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2(
&blk_mem_gen_v8_0_synth__parameterized02
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd2
2978@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2"
 blk_mem_gen_v8_0__parameterized12
1352
4502R
N/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd2
2368@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2-
+fifo_generator_v10_0_memory__parameterized12
1352
4502T
P/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/memory.vhd2
2028@Z8-256
»
synthesizing module '%s'638*oasys21
/fifo_generator_v10_0_output_blk__parameterized32W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-638
H
%s*synth29
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 

F
%s*synth27
5	Parameter C_DIN_WIDTH bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_DOUT_WIDTH bound to: 66 - type: integer 

O
%s*synth2@
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 66 - type: integer 

L
%s*synth2=
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_HAS_VALID bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 

O
%s*synth2@
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter C_USE_ECC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 

„
%done synthesizing module '%s' (%s#%s)256*oasys21
/fifo_generator_v10_0_output_blk__parameterized32
1352
4502W
S/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/common/output_blk.vhd2
2568@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2=
;fifo_generator_v10_0_fifo_generator_ramfifo__parameterized12
1352
4502d
`/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/ramfifo/fifo_generator_ramfifo.vhd2
2948@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys29
7fifo_generator_v10_0_fifo_generator_top__parameterized32
1352
4502X
T/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_top.vhd2
2578@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2,
*fifo_generator_v10_0_synth__parameterized32
1352
4502`
\/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0_synth.vhd2
6528@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2&
$fifo_generator_v10_0__parameterized72
1352
4502Z
V/opt/Xilinx/Vivado/2013.1/data/ip/xilinx/fifo_generator_v10_0/fifo_generator_v10_0.vhd2
6348@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
sync_fifo_fg__parameterized12
1352
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd2
2418@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2,
*axi_datamover_sfifo_autord__parameterized12
1352
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd2
1578@Z8-256
ã
synthesizing module '%s'638*oasys2(
&axi_datamover_stbs_set__parameterized02¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-638
H
%s*synth29
7	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 

¶
%done synthesizing module '%s' (%s#%s)256*oasys2(
&axi_datamover_stbs_set__parameterized02
1352
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_stbs_set.vhd2
1198@Z8-256
˚
synthesizing module '%s'638*oasys2
axi_datamover_skid_buf2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
1348@Z8-638
H
%s*synth29
7	Parameter C_WDATA_WIDTH bound to: 72 - type: integer 

¡
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_datamover_skid_buf2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
2218@Z8-3888
¡
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_datamover_skid_buf2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
2188@Z8-3888
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_skid_buf2
1362
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid_buf.vhd2
1348@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_indet_btt2
1372
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_indet_btt.vhd2
2618@Z8-256
ç
synthesizing module '%s'638*oasys2)
'axi_datamover_addr_cntl__parameterized02£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-638
K
%s*synth2<
:	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 

C
%s*synth24
2	Parameter C_ADDR_ID bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

Ÿ
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_posted_to_axi_2_reg2
sig_posted_to_axi_reg2)
'axi_datamover_addr_cntl__parameterized02£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
4438@Z8-3888
®
%done synthesizing module '%s' (%s#%s)256*oasys2)
'axi_datamover_addr_cntl__parameterized02
1372
4502£
û/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_addr_cntl.vhd2
2928@Z8-256
Å
synthesizing module '%s'638*oasys2
axi_datamover_wrdata_cntl2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2
4248@Z8-638
N
%s*synth2?
=	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 

J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

P
%s*synth2A
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

É
synthesizing module '%s'638*oasys2$
"axi_datamover_fifo__parameterized82û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
srl_fifo_f__parameterized82î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

˘
synthesizing module '%s'638*oasys2 
srl_fifo_rbu_f__parameterized82ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-638
C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

Ò
synthesizing module '%s'638*oasys2
dynshreg_f__parameterized82î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-638
A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

C
%s*synth24
2	Parameter C_DWIDTH bound to: 36 - type: integer 

G
%s*synth28
6	Parameter C_FAMILY bound to: kintex7 - type: string 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

A
%s*synth22
0	Parameter INIT bound to: 16'b0000000000000000 

å
%done synthesizing module '%s' (%s#%s)256*oasys2
dynshreg_f__parameterized82
1372
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd2
1588@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2 
srl_fifo_rbu_f__parameterized82
1372
4502ò
ì/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd2
1948@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
srl_fifo_f__parameterized82
1372
4502î
è/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd2
1658@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2$
"axi_datamover_fifo__parameterized82
1372
4502û
ô/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_fifo.vhd2
1698@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_wrdata_cntl2
1382
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd2
4248@Z8-256
Å
synthesizing module '%s'638*oasys2
axi_datamover_skid2mm_buf2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
1458@Z8-638
H
%s*synth29
7	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 

H
%s*synth29
7	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 

˚
synthesizing module '%s'638*oasys2
axi_datamover_wr_demux2¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd2
1428@Z8-638
J
%s*synth2;
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 

ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_wr_demux2
1392
4502¢
ù/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_wr_demux.vhd2
1428@Z8-256
«
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_s_ready_dup_reg2
sig_s_ready_out_reg2
axi_datamover_skid2mm_buf2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
2158@Z8-3888
«
.merging register '%s' into '%s' in module '%s'3438*oasys2
sig_m_valid_dup_reg2
sig_m_valid_out_reg2
axi_datamover_skid2mm_buf2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
2128@Z8-3888
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_skid2mm_buf2
1402
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd2
1458@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover_s2mm_full_wrap2
1412
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd2
3968@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
axi_datamover2
1422
4502ô
î/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_datamover_v5_0/hdl/src/vhdl/axi_datamover.vhd2
5698@Z8-256
¯
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd2
32448@Z8-2943
ı
%done synthesizing module '%s' (%s#%s)256*oasys2

axi_vdma2
1432
4502è
ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/axi_vdma_v6_0/hdl/src/vhdl/axi_vdma.vhd2
5868@Z8-256
˙
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_axi_vdma_1_02
1442
4502á
Ç/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/synth/design_1_axi_vdma_1_0.vhd2
1338@Z8-256
å
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
162
s_axis_s2mm_tdata2
322
design_1_axi_vdma_1_02\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
7508@Z8-689
¸
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

axi_vdma_12
design_1_axi_vdma_1_02
692
662\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
6898@Z8-350
Ë
synthesizing module '%s'638*oasys2
design_1_mig_1_02ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
748@Z8-638
D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

F
%s*synth27
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter DQ_PER_DM bound to: 8 - type: integer 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 

F
%s*synth27
5	Parameter MEM_DENSITY bound to: 1Gb - type: string 

I
%s*synth2:
8	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 

J
%s*synth2;
9	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

I
%s*synth2:
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 

G
%s*synth28
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 

H
%s*synth29
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

G
%s*synth28
6	Parameter SIMULATION bound to: FALSE - type: string 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

S
%s*synth2D
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 

I
%s*synth2:
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

E
%s*synth26
4	Parameter CAL_WIDTH bound to: HALF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

L
%s*synth2=
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_MEM_SIZE bound to: 1073741824 - type: string 

M
%s*synth2>
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

W
%s*synth2H
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

P
%s*synth2A
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 

E
%s*synth26
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

E
%s*synth26
4	Parameter TEMP_MON_EN bound to: ON - type: string 

L
%s*synth2=
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 

L
%s*synth2=
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 

ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_iodelay_ctrl2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v2
808@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

S
%s*synth2D
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 

O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

I
%s*synth2:
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 

E
%s*synth26
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 

G
%s*synth28
6	Parameter RST_SYNC_NUM bound to: 15 - type: integer 

Å
synthesizing module '%s'638*oasys2
BUFG2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2
1452
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_iodelay_ctrl2
1462
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v2
808@Z8-256
É
synthesizing module '%s'638*oasys2
mig_7series_v1_9_clk_ibuf2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v2
688@Z8-638
O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

M
%s*synth2>
<	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 

ñ
synthesizing module '%s'638*oasys2
IBUFGDS__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

±
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFGDS__parameterized02
1462
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111728@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_clk_ibuf2
1472
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v2
688@Z8-256
Å
synthesizing module '%s'638*oasys2
mig_7series_v1_9_tempmon2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

P
%s*synth2A
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 

L
%s*synth2=
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 

L
%s*synth2=
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 

É
synthesizing module '%s'638*oasys2
XADC2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390168@Z8-638
I
%s*synth2:
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 

R
%s*synth2C
A	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 

D
%s*synth25
3	Parameter INIT_40 bound to: 16'b1000000000000000 

D
%s*synth25
3	Parameter INIT_41 bound to: 16'b0011111100001111 

D
%s*synth25
3	Parameter INIT_42 bound to: 16'b0000010000000000 

D
%s*synth25
3	Parameter INIT_43 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_44 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_45 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_46 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_47 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_48 bound to: 16'b0000000100000000 

D
%s*synth25
3	Parameter INIT_49 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4A bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4B bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4C bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4D bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4E bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_4F bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_50 bound to: 16'b1011010111101101 

D
%s*synth25
3	Parameter INIT_51 bound to: 16'b0101011111100100 

D
%s*synth25
3	Parameter INIT_52 bound to: 16'b1010000101000111 

D
%s*synth25
3	Parameter INIT_53 bound to: 16'b1100101000110011 

D
%s*synth25
3	Parameter INIT_54 bound to: 16'b1010100100111010 

D
%s*synth25
3	Parameter INIT_55 bound to: 16'b0101001011000110 

D
%s*synth25
3	Parameter INIT_56 bound to: 16'b1001010101010101 

D
%s*synth25
3	Parameter INIT_57 bound to: 16'b1010111001001110 

D
%s*synth25
3	Parameter INIT_58 bound to: 16'b0101100110011001 

D
%s*synth25
3	Parameter INIT_59 bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5A bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5B bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5C bound to: 16'b0101000100010001 

D
%s*synth25
3	Parameter INIT_5D bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5E bound to: 16'b0000000000000000 

D
%s*synth25
3	Parameter INIT_5F bound to: 16'b0000000000000000 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
XADC2
1482
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
390168@Z8-256
è
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
2718@Z8-2943
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_tempmon2
1492
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v2
698@Z8-256
è
synthesizing module '%s'638*oasys2!
mig_7series_v1_9_infrastructure2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v2
788@Z8-638
G
%s*synth28
6	Parameter SIMULATION bound to: FALSE - type: string 

?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

I
%s*synth2:
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 

L
%s*synth2=
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 

G
%s*synth28
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 

H
%s*synth29
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 

E
%s*synth26
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 

G
%s*synth28
6	Parameter RST_SYNC_NUM bound to: 25 - type: integer 

K
%s*synth2<
:	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 

O
%s*synth2@
>	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 

H
%s*synth29
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 

F
%s*synth27
5	Parameter VCO_PERIOD bound to: 625 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT1_PERIOD bound to: 1250 - type: integer 

L
%s*synth2=
;	Parameter CLKOUT2_PERIOD bound to: 20000 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT3_PERIOD bound to: 5000 - type: integer 

K
%s*synth2<
:	Parameter CLKOUT4_PERIOD bound to: 2500 - type: integer 

N
%s*synth2?
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 

P
%s*synth2A
?	Parameter CLKOUT3_PERIOD_NS bound to: 5.000000 - type: float 

P
%s*synth2A
?	Parameter CLKOUT4_PERIOD_NS bound to: 2.500000 - type: float 

M
%s*synth2>
<	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 

N
%s*synth2?
=	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 

T
%s*synth2E
C	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 

U
%s*synth2F
D	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 

N
%s*synth2?
=	Parameter MMCM_MULT_F_MID bound to: 4.000000 - type: float 

V
%s*synth2G
E	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 

J
%s*synth2;
9	Parameter MMCM_MULT_F bound to: 4.000000 - type: float 

L
%s*synth2=
;	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 

Q
%s*synth2B
@	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 

à
synthesizing module '%s'638*oasys2
	PLLE2_ADV2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
278078@Z8-638
J
%s*synth2;
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 

L
%s*synth2=
;	Parameter COMPENSATION bound to: INTERNAL - type: string 

I
%s*synth2:
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 

G
%s*synth28
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 

H
%s*synth29
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 

H
%s*synth29
7	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 

H
%s*synth29
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 

N
%s*synth2?
=	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 

L
%s*synth2=
;	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 

N
%s*synth2?
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2
1502
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
278078@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFH2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
6938@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFH2
1512
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
6938@Z8-256
â
synthesizing module '%s'638*oasys2

MMCME2_ADV2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
166088@Z8-638
E
%s*synth26
4	Parameter BANDWIDTH bound to: HIGH - type: string 

Q
%s*synth2B
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter COMPENSATION bound to: BUF_IN - type: string 

B
%s*synth23
1	Parameter SS_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 

I
%s*synth2:
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 

H
%s*synth29
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 

G
%s*synth28
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 

N
%s*synth2?
=	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 

M
%s*synth2>
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 

L
%s*synth2=
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 

O
%s*synth2@
>	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 

Q
%s*synth2B
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 

L
%s*synth2=
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER1 bound to: 0.000000 - type: float 

J
%s*synth2;
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 

§
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2
1522
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
166088@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2!
mig_7series_v1_9_infrastructure2
1532
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v2
788@Z8-256
è
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_memc_ui_top_axi2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
728@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

E
%s*synth26
4	Parameter TEMP_MON_EN bound to: ON - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

E
%s*synth26
4	Parameter CAL_WIDTH bound to: HALF - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

W
%s*synth2H
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 

R
%s*synth2C
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter INTERFACE bound to: AXI4 - type: string 

G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2
mig_7series_v1_9_mem_intfc2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

G
%s*synth28
6	Parameter PHASE_DETECT bound to: OFF - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

E
%s*synth26
4	Parameter CAL_WIDTH bound to: HALF - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

C
%s*synth24
2	Parameter nDQS_COL0 bound to: 8 - type: integer 

C
%s*synth24
2	Parameter nDQS_COL1 bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nDQS_COL2 bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nDQS_COL3 bound to: 0 - type: integer 

Ã
%s*synth2º
π	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 

F
%s*synth27
5	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 

F
%s*synth27
5	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 

F
%s*synth27
5	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

E
%s*synth26
4	Parameter TEMP_MON_EN bound to: ON - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 

D
%s*synth25
3	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 

?
%s*synth20
.	Parameter CWL_T bound to: 8 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

˘
synthesizing module '%s'638*oasys2
mig_7series_v1_9_mc2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_mc.v2
738@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

H
%s*synth29
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DATA_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_WIDTH bound to: 8 - type: integer 

U
%s*synth2F
D	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

H
%s*synth29
7	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

A
%s*synth22
0	Parameter tCKE bound to: 5000 - type: integer 

B
%s*synth23
1	Parameter tFAW bound to: 30000 - type: integer 

B
%s*synth23
1	Parameter tRAS bound to: 35000 - type: integer 

B
%s*synth23
1	Parameter tRCD bound to: 13125 - type: integer 

E
%s*synth26
4	Parameter tREFI bound to: 7800000 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

A
%s*synth22
0	Parameter tRP bound to: 13125 - type: integer 

A
%s*synth22
0	Parameter tRRD bound to: 6000 - type: integer 

A
%s*synth22
0	Parameter tRTP bound to: 7500 - type: integer 

A
%s*synth22
0	Parameter tWTR bound to: 7500 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

F
%s*synth27
5	Parameter tZQI bound to: 128000000 - type: integer 

E
%s*synth26
4	Parameter tPRDI bound to: 1000000 - type: integer 

G
%s*synth28
6	Parameter USER_REFRESH bound to: OFF - type: string 

D
%s*synth25
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 

M
%s*synth2>
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter nCKE bound to: 4 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nFAW bound to: 24 - type: integer 

?
%s*synth20
.	Parameter nRFC bound to: 88 - type: integer 

A
%s*synth22
0	Parameter nWR_CK bound to: 12 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

A
%s*synth22
0	Parameter nRRD_CK bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter nRRD bound to: 5 - type: integer 

A
%s*synth22
0	Parameter nWTR_CK bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nWTR bound to: 6 - type: integer 

A
%s*synth22
0	Parameter nRTP_CK bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

?
%s*synth20
.	Parameter CL_M bound to: 11 - type: integer 

G
%s*synth28
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 

@
%s*synth21
/	Parameter nCKESR bound to: 5 - type: integer 

B
%s*synth23
1	Parameter tXSDLL bound to: 512 - type: integer 

N
%s*synth2?
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

U
%s*synth2F
D	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 

K
%s*synth2<
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter CODE_WIDTH bound to: 72 - type: integer 

á
synthesizing module '%s'638*oasys2
mig_7series_v1_9_rank_mach2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v2
718@Z8-638
C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

N
%s*synth2?
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

@
%s*synth21
/	Parameter nCKESR bound to: 5 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 

?
%s*synth20
.	Parameter nFAW bound to: 24 - type: integer 

G
%s*synth28
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nRRD bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter nWTR bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

K
%s*synth2<
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 

â
synthesizing module '%s'638*oasys2
mig_7series_v1_9_rank_cntrl2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
798@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

G
%s*synth28
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

?
%s*synth20
.	Parameter nFAW bound to: 24 - type: integer 

G
%s*synth28
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nRRD bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter nWTR bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

C
%s*synth24
2	Parameter nADD_RRD bound to: -3 - type: integer 

C
%s*synth24
2	Parameter nRRD_CLKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter nFAW_CLKS bound to: 6 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

F
%s*synth27
5	Parameter CASWR2CASRD bound to: 18 - type: integer 

J
%s*synth2;
9	Parameter CASWR2CASRD_CLKS bound to: 5 - type: integer 

G
%s*synth28
6	Parameter WTR_CNT_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter CASRD2CASWR bound to: 11 - type: integer 

J
%s*synth2;
9	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 

G
%s*synth28
6	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 

ñ
synthesizing module '%s'638*oasys2
SRLC32E__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-638
Q
%s*synth2B
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 

±
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC32E__parameterized02
1532
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
380148@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_rank_cntrl2
1542
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v2
798@Z8-256
ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_rank_common2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
728@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

N
%s*synth2?
=	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

@
%s*synth21
/	Parameter nCKESR bound to: 5 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

O
%s*synth2@
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter REFRESH_TIMER_DIV bound to: 38 - type: integer 

K
%s*synth2<
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 

I
%s*synth2:
8	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 

E
%s*synth26
4	Parameter nCKESR_CLKS bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter CKESR_TIMER_WIDTH bound to: 2 - type: integer 

î
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_round_robin_arb2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

?
%s*synth20
.	Parameter WIDTH bound to: 3 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 4 - type: integer 

≈
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2
62
52±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1458@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_last_master_ns_reg2
62
42±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1438@Z8-3936
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_round_robin_arb2
1552
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-256
§
synthesizing module '%s'638*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized02±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

?
%s*synth20
.	Parameter WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

ø
%done synthesizing module '%s' (%s#%s)256*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized02
1552
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_rank_common2
1562
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_common.v2
728@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_rank_mach2
1572
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v2
718@Z8-256
á
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_mach2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
728@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

F
%s*synth27
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

?
%s*synth20
.	Parameter nRFC bound to: 88 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

B
%s*synth23
1	Parameter nXSDLL bound to: 512 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

J
%s*synth2;
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

H
%s*synth29
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 

H
%s*synth29
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 

R
%s*synth2C
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nWTP bound to: 24 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

â
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_cntrl2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_compare2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v2
748@Z8-638
D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

Œ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
col_addr_template_reg2
162
142Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v2
2518@Z8-3936
®
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_compare2
1582
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v2
748@Z8-256
ä
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_state2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_state2
1592
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ä
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_queue2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 0 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_queue2
1602
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
§
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_cntrl2
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ô
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_state__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 1 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_state__parameterized02
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_queue__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_queue__parameterized02
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized02
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ô
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_state__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_state__parameterized12
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_queue__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 2 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_queue__parameterized12
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized12
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ô
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_state__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

<
%s*synth2-
+	Parameter ID bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter nRAS_CLKS bound to: 7 - type: integer 

>
%s*synth2/
-	Parameter nRP bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nRTP bound to: 6 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

C
%s*synth24
2	Parameter nWTP_CLKS bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RAS_TIMER_WIDTH bound to: 3 - type: integer 

F
%s*synth27
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRCD_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRCD_CLKS_M2 bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter TWO bound to: 2 - type: integer 

C
%s*synth24
2	Parameter nRTP_CLKS bound to: 3 - type: integer 

F
%s*synth27
5	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 

B
%s*synth23
1	Parameter OP_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter nRP_CLKS bound to: 3 - type: integer 

E
%s*synth26
4	Parameter nRP_CLKS_M2 bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_state__parameterized22
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_state.v2
1418@Z8-256
ö
synthesizing module '%s'638*oasys2-
+mig_7series_v1_9_bank_queue__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

<
%s*synth2-
+	Parameter ID bound to: 3 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_queue__parameterized22
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v2
1748@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2-
+mig_7series_v1_9_bank_cntrl__parameterized22
1612
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v2
708@Z8-256
ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_bank_common2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
738@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

F
%s*synth27
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 

F
%s*synth27
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter nOP_WAIT bound to: 0 - type: integer 

?
%s*synth20
.	Parameter nRFC bound to: 88 - type: integer 

B
%s*synth23
1	Parameter nXSDLL bound to: 512 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

@
%s*synth21
/	Parameter tZQCS bound to: 64 - type: integer 

>
%s*synth2/
-	Parameter ZERO bound to: 0 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 1 - type: integer 

9
%s*synth2*
(	Parameter BM_CNT_ZERO bound to: 2'b00 

8
%s*synth2)
'	Parameter BM_CNT_ONE bound to: 2'b01 

D
%s*synth25
3	Parameter nRFC_CLKS bound to: 22 - type: integer 

E
%s*synth26
4	Parameter nZQCS_CLKS bound to: 16 - type: integer 

G
%s*synth28
6	Parameter nXSDLL_CLKS bound to: 128 - type: integer 

L
%s*synth2=
;	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter THREE bound to: 3 - type: integer 

¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_common2
1622
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_common.v2
738@Z8-256
É
synthesizing module '%s'638*oasys2
mig_7series_v1_9_arb_mux2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

I
%s*synth2:
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

ã
synthesizing module '%s'638*oasys2
mig_7series_v1_9_arb_row_col2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v2
838@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

?
%s*synth20
.	Parameter nRAS bound to: 28 - type: integer 

?
%s*synth20
.	Parameter nRCD bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nWR bound to: 12 - type: integer 

F
%s*synth27
5	Parameter RNK2RNK_DLY bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 

§
synthesizing module '%s'638*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized12±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

?
%s*synth20
.	Parameter WIDTH bound to: 4 - type: integer 

=
%s*synth2.
,	Parameter ONE bound to: 8 - type: integer 

≈
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2
82
72±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1458@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_last_master_ns_reg2
82
62±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1438@Z8-3936
ø
%done synthesizing module '%s' (%s#%s)256*oasys22
0mig_7series_v1_9_round_robin_arb__parameterized12
1622
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v2
1218@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_arb_row_col2
1632
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v2
838@Z8-256
â
synthesizing module '%s'638*oasys2
mig_7series_v1_9_arb_select2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_select.v2
758@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

K
%s*synth2<
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

I
%s*synth2:
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

R
%s*synth2C
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nBANK_MACHS bound to: 4 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

H
%s*synth29
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

H
%s*synth29
7	Parameter ROW_VECT_INDX bound to: 55 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

A
%s*synth22
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

H
%s*synth29
7	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 

0
%s*synth2!
	Parameter ONE bound to: 1'b1 

§
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_arb_select2
1642
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_select.v2
758@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_arb_mux2
1652
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v2
698@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_bank_mach2
1662
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v2
728@Z8-256
 
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

bank_mach02
mig_7series_v1_9_bank_mach2
742
732§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_mc.v2
6678@Z8-350
Ö
synthesizing module '%s'638*oasys2
mig_7series_v1_9_col_mach2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
888@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

O
%s*synth2@
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

M
%s*synth2>
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

L
%s*synth2=
;	Parameter MC_ERR_ADDR_WIDTH bound to: 31 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

D
%s*synth25
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

L
%s*synth2=
;	Parameter MC_ERR_LINE_WIDTH bound to: 30 - type: integer 

D
%s*synth25
3	Parameter FIFO_WIDTH bound to: 8 - type: integer 

F
%s*synth27
5	Parameter FULL_RAM_CNT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REMAINDER bound to: 2 - type: integer 

A
%s*synth22
0	Parameter RAM_CNT bound to: 2 - type: integer 

D
%s*synth25
3	Parameter RAM_WIDTH bound to: 12 - type: integer 

Ö
synthesizing module '%s'638*oasys2
RAM32M2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
307448@Z8-638
s
%s*synth2d
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 

†
%done synthesizing module '%s' (%s#%s)256*oasys2
RAM32M2
1672
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
307448@Z8-256
—
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
read_fifo.fifo_out_data_r_reg2
122
82™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
3968@Z8-3936
†
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_col_mach2
1682
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_col_mach.v2
888@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_mc2
1692
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/controller/mig_7series_v1_9_mc.v2
738@Z8-256
Ñ
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_phy_top2¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.v2
718@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CL bound to: 11 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

I
%s*synth2:
8	Parameter IODELAY_HP_MODE bound to: ON - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

N
%s*synth2?
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 

L
%s*synth2=
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter RD_PATH_REG bound to: 0 - type: integer 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

K
%s*synth2<
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

A
%s*synth22
0	Parameter WRLVL_W bound to: ON - type: string 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B1 bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

7
%s*synth2(
&	Parameter CTL_BANK bound to: 3'b001 

A
%s*synth22
0	Parameter CTL_BYTE_LANE bound to: 8'b00100100 

í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_mc_phy_wrapper2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v2
718@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

N
%s*synth2?
=	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 

M
%s*synth2>
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

B
%s*synth23
1	Parameter CK_WIDTH bound to: 1 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

B
%s*synth23
1	Parameter DM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter ODT_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

E
%s*synth26
4	Parameter USE_CS_PORT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter USE_DM_PORT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

À
%s*synth2ª
∏	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 

¯
%s*synth2Ë
Â	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100010001000100010000000100001001000100001000000100000111000100000110000100001011000100001010000100000101000100000100000100000011000100000010000100000001000100000000 

Y
%s*synth2J
H	Parameter BANK_MAP bound to: 36'b000100011010000100010101000100010100 

@
%s*synth21
/	Parameter CAS_MAP bound to: 12'b000100101010 

D
%s*synth25
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 

ñ
%s*synth2Ü
É	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 

ñ
%s*synth2Ü
É	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

Æ
%s*synth2û
õ	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101011 

C
%s*synth24
2	Parameter PARITY_MAP bound to: 12'b000000000000 

@
%s*synth21
/	Parameter RAS_MAP bound to: 12'b000100100101 

?
%s*synth20
.	Parameter WE_MAP bound to: 12'b000100100100 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

ò
%s*synth2à
Ö	Parameter DATA0_MAP bound to: 96'b001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ò
%s*synth2à
Ö	Parameter DATA1_MAP bound to: 96'b001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011 

ò
%s*synth2à
Ö	Parameter DATA2_MAP bound to: 96'b001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111 

ò
%s*synth2à
Ö	Parameter DATA3_MAP bound to: 96'b001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001 

ò
%s*synth2à
Ö	Parameter DATA4_MAP bound to: 96'b000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010 

ò
%s*synth2à
Ö	Parameter DATA5_MAP bound to: 96'b000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110 

ò
%s*synth2à
Ö	Parameter DATA6_MAP bound to: 96'b000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110 

ò
%s*synth2à
Ö	Parameter DATA7_MAP bound to: 96'b000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110 

ò
%s*synth2à
Ö	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ò
%s*synth2à
Ö	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

ô
%s*synth2â
Ü	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

•
%s*synth2ï
í	Parameter MASK0_MAP bound to: 108'b000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

•
%s*synth2ï
í	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

D
%s*synth25
3	Parameter DQ_PER_DQS bound to: 8 - type: integer 

G
%s*synth28
6	Parameter PHASE_PER_CLK bound to: 8 - type: integer 

C
%s*synth24
2	Parameter PHASE_DIV bound to: 1 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

˛
%s*synth2Ó
Î	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111001000000110111000000110011000000110010000000110101000000110100000000111000000000110110000000100011000000100111000000100010000000101001000000100100000000100101000000101000000000100110000000010011000000010010000000011000000000011001000000010101000000010100000000010111000000010110000000000101000000000011000000000000000000001001000000000111000000000110000000000100000000000010001000111000001000110110001000110100001000110011001000110101001000110111001000110010001000111001001000100101001000100100001000101001001000100110001000100011001000100010001000101000001000100111001000011001001000011000001000010100001000010101001000010111001000010010001000010110001000010011001000000000001000001001001000000110001000000011001000000100001000000101001000000010001000000111 

ï
%s*synth2Ö
Ç	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001000000100001000000010001000000000001001000110001001000100001001000010001001000000001 

â
%s*synth2z
x	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 

T
%s*synth2E
C	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 

‘
%s*synth2ƒ
¡	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000010000000000010000000000010000000000010000000000000000000000000000000000000000000000000000000000010000000000010000000000010000000000010 

s
%s*synth2d
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

s
%s*synth2d
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 

s
%s*synth2d
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

Y
%s*synth2J
H	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 

X
%s*synth2I
G	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 

Z
%s*synth2K
I	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 

Y
%s*synth2J
H	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: B - type: string 

R
%s*synth2C
A	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: B - type: string 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

F
%s*synth27
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 

H
%s*synth29
7	Parameter INT_DELAY bound to: 0.519200 - type: float 

O
%s*synth2@
>	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 

M
%s*synth2>
<	Parameter MC_OCLK_DELAY bound to: 14.540400 - type: float 

S
%s*synth2D
B	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 

W
%s*synth2H
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 

H
%s*synth29
7	Parameter PHY_COUNT_EN bound to: TRUE - type: string 

É
synthesizing module '%s'638*oasys2
OBUF2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
176978@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

@
%s*synth21
/	Parameter DRIVE bound to: 12 - type: integer 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUF2
1702
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
176978@Z8-256
Ñ
synthesizing module '%s'638*oasys2
OBUFT2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
178358@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

@
%s*synth21
/	Parameter DRIVE bound to: 12 - type: integer 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFT2
1712
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
178358@Z8-256
ä
synthesizing module '%s'638*oasys2
IOBUF_DCIEN2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
131588@Z8-638
I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

K
%s*synth2<
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 

@
%s*synth21
/	Parameter DRIVE bound to: 12 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUF_DCIEN2
1722
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
131588@Z8-256
å
synthesizing module '%s'638*oasys2
IOBUFDS_DCIEN2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
129888@Z8-638
F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

D
%s*synth25
3	Parameter DQS_BIAS bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

K
%s*synth2<
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2
IOBUFDS_DCIEN2
1732
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
129888@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_ddr_of_pre_fifo2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-638
>
%s*synth2/
-	Parameter TCQ bound to: 25 - type: integer 

?
%s*synth20
.	Parameter DEPTH bound to: 8 - type: integer 

@
%s*synth21
/	Parameter WIDTH bound to: 44 - type: integer 

B
%s*synth23
1	Parameter PTR_BITS bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_ddr_of_pre_fifo2
1742
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-256
ﬁ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
phy_ctl_pre_fifo2"
 mig_7series_v1_9_ddr_of_pre_fifo2
82
72≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v2
13028@Z8-350
Ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_mc_phy2•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v2
708@Z8-638
=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

J
%s*synth2;
9	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

@
%s*synth21
/	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 

P
%s*synth2A
?	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 

G
%s*synth28
6	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 

Q
%s*synth2B
@	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

K
%s*synth2<
:	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 

I
%s*synth2:
8	Parameter PHY_COUNT_EN bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 

H
%s*synth29
7	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 

k
%s*synth2\
Z	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

s
%s*synth2d
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

M
%s*synth2>
<	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 

V
%s*synth2G
E	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter PHY_0_IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

D
%s*synth25
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 

>
%s*synth2/
-	Parameter PHY_0_DATA_CTL bound to: 4'b1111 

J
%s*synth2;
9	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

O
%s*synth2@
>	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 29 - type: integer 

T
%s*synth2E
C	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

]
%s*synth2N
L	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

[
%s*synth2L
J	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

k
%s*synth2\
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

s
%s*synth2d
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 

M
%s*synth2>
<	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 

V
%s*synth2G
E	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter PHY_1_IODELAY_GRP bound to: IODELAY_MIG - type: string 

>
%s*synth2/
-	Parameter PHY_1_DATA_CTL bound to: 4'b0000 

J
%s*synth2;
9	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

O
%s*synth2@
>	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 29 - type: integer 

T
%s*synth2E
C	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

]
%s*synth2N
L	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

[
%s*synth2L
J	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

k
%s*synth2\
Z	Parameter PHY_2_BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

s
%s*synth2d
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

M
%s*synth2>
<	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 

V
%s*synth2G
E	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter PHY_2_IODELAY_GRP bound to: IODELAY_MIG - type: string 

>
%s*synth2/
-	Parameter PHY_2_DATA_CTL bound to: 4'b1111 

J
%s*synth2;
9	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 

K
%s*synth2<
:	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 

O
%s*synth2@
>	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 

O
%s*synth2@
>	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

]
%s*synth2N
L	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

]
%s*synth2N
L	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

P
%s*synth2A
?	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 29 - type: integer 

P
%s*synth2A
?	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 29 - type: integer 

T
%s*synth2E
C	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

[
%s*synth2L
J	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

[
%s*synth2L
J	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

\
%s*synth2M
K	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

\
%s*synth2M
K	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

W
%s*synth2H
F	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

O
%s*synth2@
>	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 

@
%s*synth21
/	Parameter TCK bound to: 1250 - type: integer 

B
%s*synth23
1	Parameter N_LANES bound to: 11 - type: integer 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

R
%s*synth2C
A	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

U
%s*synth2F
D	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 

<
%s*synth2-
+	Parameter RCLK_NEG_EDGE bound to: 3'b000 

<
%s*synth2-
+	Parameter RCLK_POS_EDGE bound to: 3'b111 

é
%s*synth2
}	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

é
%s*synth2
}	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

é
%s*synth2
}	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

R
%s*synth2C
A	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 

R
%s*synth2C
A	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 

]
%s*synth2N
L	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

D
%s*synth25
3	Parameter DDR_TCK bound to: 1250 - type: integer 

Q
%s*synth2B
@	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

E
%s*synth26
4	Parameter PO_S3_TAPS bound to: 64 - type: integer 

F
%s*synth27
5	Parameter PI_S2_TAPS bound to: 128 - type: integer 

F
%s*synth27
5	Parameter PO_S2_TAPS bound to: 128 - type: integer 

V
%s*synth2G
E	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 

X
%s*synth2I
G	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 

V
%s*synth2G
E	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 

]
%s*synth2N
L	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 

_
%s*synth2P
N	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 

Y
%s*synth2J
H	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 

N
%s*synth2?
=	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 

V
%s*synth2G
E	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 

>
%s*synth2/
-	Parameter PO_CIRC_BUF_EARLY bound to: 1'b0 

R
%s*synth2C
A	Parameter PO_CIRC_BUF_OFFSET bound to: 30.250000 - type: float 

L
%s*synth2=
;	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 

N
%s*synth2?
=	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 

R
%s*synth2C
A	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 

S
%s*synth2D
B	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 

T
%s*synth2E
C	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 

J
%s*synth2;
9	Parameter PO_DELAY bound to: 1866.187500 - type: float 

M
%s*synth2>
<	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 

K
%s*synth2<
:	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 

I
%s*synth2:
8	Parameter PO_DELAY_INT bound to: 1866 - type: integer 

J
%s*synth2;
9	Parameter PI_OFFSET bound to: -78.000000 - type: float 

S
%s*synth2D
B	Parameter PI_STG2_DELAY_CAND bound to: 547.000000 - type: float 

N
%s*synth2?
=	Parameter PI_STG2_DELAY bound to: 547.000000 - type: float 

M
%s*synth2>
<	Parameter DEFAULT_RCLK_DELAY bound to: 56 - type: integer 

C
%s*synth24
2	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 

P
%s*synth2A
?	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 

P
%s*synth2A
?	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 

P
%s*synth2A
?	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 56 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 

R
%s*synth2C
A	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 

^
%s*synth2O
M	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

b
%s*synth2S
Q	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

^
%s*synth2O
M	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

M
%s*synth2>
<	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 

ä
synthesizing module '%s'638*oasys2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-638
P
%s*synth2A
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

D
%s*synth25
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 

:
%s*synth2+
)	Parameter BYTE_LANES bound to: 4'b1111 

:
%s*synth2+
)	Parameter DATA_CTL_N bound to: 4'b1111 

e
%s*synth2V
T	Parameter BITLANES bound to: 48'b001111111110001111111110001111111110001011111111 

m
%s*synth2^
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000010000000000010000000000010000000000010 

G
%s*synth28
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 

F
%s*synth27
5	Parameter LAST_BANK bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 

P
%s*synth2A
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 

=
%s*synth2.
,	Parameter PC_DATA_CTL_N bound to: 4'b1111 

G
%s*synth28
6	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

H
%s*synth29
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 

H
%s*synth29
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 

F
%s*synth27
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 

L
%s*synth2=
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 

W
%s*synth2H
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

W
%s*synth2H
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 0 - type: integer 

F
%s*synth27
5	Parameter N_BYTE_LANES bound to: 4 - type: integer 

F
%s*synth27
5	Parameter N_DATA_LANES bound to: 4 - type: integer 

F
%s*synth27
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

7
%s*synth2(
&	Parameter DATA_CTL_A bound to: 1'b0 

7
%s*synth2(
&	Parameter DATA_CTL_B bound to: 1'b0 

7
%s*synth2(
&	Parameter DATA_CTL_C bound to: 1'b0 

7
%s*synth2(
&	Parameter DATA_CTL_D bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_A bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_B bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_C bound to: 1'b0 

:
%s*synth2+
)	Parameter PRESENT_CTL_D bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_A bound to: 1'b1 

;
%s*synth2,
*	Parameter PRESENT_DATA_B bound to: 1'b1 

;
%s*synth2,
*	Parameter PRESENT_DATA_C bound to: 1'b1 

;
%s*synth2,
*	Parameter PRESENT_DATA_D bound to: 1'b1 

I
%s*synth2:
8	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 

E
%s*synth26
4	Parameter IO_A_START bound to: 41 - type: integer 

C
%s*synth24
2	Parameter IO_A_END bound to: 40 - type: integer 

E
%s*synth26
4	Parameter IO_B_START bound to: 43 - type: integer 

C
%s*synth24
2	Parameter IO_B_END bound to: 42 - type: integer 

E
%s*synth26
4	Parameter IO_C_START bound to: 45 - type: integer 

C
%s*synth24
2	Parameter IO_C_END bound to: 44 - type: integer 

E
%s*synth26
4	Parameter IO_D_START bound to: 47 - type: integer 

C
%s*synth24
2	Parameter IO_D_END bound to: 46 - type: integer 

G
%s*synth28
6	Parameter IO_A_X_START bound to: 41 - type: integer 

E
%s*synth26
4	Parameter IO_A_X_END bound to: 40 - type: integer 

G
%s*synth28
6	Parameter IO_B_X_START bound to: 43 - type: integer 

E
%s*synth26
4	Parameter IO_B_X_END bound to: 42 - type: integer 

G
%s*synth28
6	Parameter IO_C_X_START bound to: 45 - type: integer 

E
%s*synth26
4	Parameter IO_C_X_END bound to: 44 - type: integer 

G
%s*synth28
6	Parameter IO_D_X_START bound to: 47 - type: integer 

E
%s*synth26
4	Parameter IO_D_X_END bound to: 46 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

Ç
synthesizing module '%s'638*oasys2
BUFIO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2
1752
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7178@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_byte_lane2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: A - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001011111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_ddr_if_post_fifo2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v2
688@Z8-638
>
%s*synth2/
-	Parameter TCQ bound to: 25 - type: integer 

?
%s*synth20
.	Parameter DEPTH bound to: 4 - type: integer 

@
%s*synth21
/	Parameter WIDTH bound to: 80 - type: integer 

B
%s*synth23
1	Parameter PTR_BITS bound to: 2 - type: integer 

ˇ
-case statement is not full and has no default155*oasys2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v2
1088@Z8-155
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_ddr_if_post_fifo2
1762
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v2
688@Z8-256
ú
synthesizing module '%s'638*oasys22
0mig_7series_v1_9_ddr_of_pre_fifo__parameterized02™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-638
>
%s*synth2/
-	Parameter TCQ bound to: 25 - type: integer 

?
%s*synth20
.	Parameter DEPTH bound to: 9 - type: integer 

@
%s*synth21
/	Parameter WIDTH bound to: 80 - type: integer 

B
%s*synth23
1	Parameter PTR_BITS bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 

∑
%done synthesizing module '%s' (%s#%s)256*oasys22
0mig_7series_v1_9_ddr_of_pre_fifo__parameterized02
1762
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v2
768@Z8-256
å
synthesizing module '%s'638*oasys2
PHASER_IN_PHY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
274988@Z8-638
F
%s*synth27
5	Parameter BURST_MODE bound to: TRUE - type: string 

J
%s*synth2;
9	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 

H
%s*synth29
7	Parameter FREQ_REF_DIV bound to: NONE - type: string 

Q
%s*synth2B
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 

F
%s*synth27
5	Parameter WR_CYCLES bound to: FALSE - type: string 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 

D
%s*synth25
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 

E
%s*synth26
4	Parameter FINE_DELAY bound to: 33 - type: integer 

H
%s*synth29
7	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 

O
%s*synth2@
>	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 

Q
%s*synth2B
@	Parameter PHASEREFCLK_PERIOD bound to: 1.250000 - type: float 

L
%s*synth2=
;	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2
PHASER_IN_PHY2
1772
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
274988@Z8-256
ç
synthesizing module '%s'638*oasys2
PHASER_OUT_PHY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-638
J
%s*synth2;
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 

F
%s*synth27
5	Parameter DATA_CTL_N bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 

1
%s*synth2"
 	Parameter PO bound to: 3'b111 

D
%s*synth25
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 

F
%s*synth27
5	Parameter COARSE_DELAY bound to: 0 - type: integer 

E
%s*synth26
4	Parameter FINE_DELAY bound to: 60 - type: integer 

E
%s*synth26
4	Parameter OCLK_DELAY bound to: 29 - type: integer 

O
%s*synth2@
>	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 

Q
%s*synth2B
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 

L
%s*synth2=
;	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 

®
%done synthesizing module '%s' (%s#%s)256*oasys2
PHASER_OUT_PHY2
1782
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IN_FIFO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
128648@Z8-638
R
%s*synth2C
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

M
%s*synth2>
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 

°
%done synthesizing module '%s' (%s#%s)256*oasys2	
IN_FIFO2
1792
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
128648@Z8-256
á
synthesizing module '%s'638*oasys2

OUT_FIFO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-638
R
%s*synth2C
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

K
%s*synth2<
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2

OUT_FIFO2
1802
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_ddr_byte_group_io2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b001011111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

à
synthesizing module '%s'638*oasys2
	ISERDESE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
153608@Z8-638
D
%s*synth25
3	Parameter DATA_RATE bound to: DDR - type: string 

N
%s*synth2?
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 

Q
%s*synth2B
@	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

C
%s*synth24
2	Parameter IOBDELAY bound to: IFD - type: string 

E
%s*synth26
4	Parameter OFB_USED bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

4
%s*synth2%
#	Parameter INIT_Q1 bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_Q2 bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_Q3 bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_Q4 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q1 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q2 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q3 bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_Q4 bound to: 1'b0 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

@
%s*synth21
/	Parameter NUM_CE bound to: 2 - type: integer 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
	ISERDESE22
1812
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
153608@Z8-256
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
á
synthesizing module '%s'638*oasys2

IDELAYE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127328@Z8-638
I
%s*synth2:
8	Parameter CINVCTRL_SEL bound to: FALSE - type: string 

H
%s*synth29
7	Parameter DELAY_SRC bound to: IDATAIN - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 

E
%s*synth26
4	Parameter PIPE_SEL bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter SIGNAL_PATTERN bound to: DATA - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

¢
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYE22
1822
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127328@Z8-256
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
¿
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	iserdesdq2
	ISERDESE22
282
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
2038@Z8-350
à
synthesizing module '%s'638*oasys2
	OSERDESE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-638
G
%s*synth28
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 

G
%s*synth28
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

E
%s*synth26
4	Parameter TBYTE_CTL bound to: TRUE - type: string 

E
%s*synth26
4	Parameter TBYTE_SRC bound to: TRUE - type: string 

4
%s*synth2%
#	Parameter INIT_OQ bound to: 1'b1 

4
%s*synth2%
#	Parameter INIT_TQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_OQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_TQ bound to: 1'b1 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
	OSERDESE22
1832
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-256
«
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_slave_ts2
	OSERDESE22
272
252¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3218@Z8-350
ò
synthesizing module '%s'638*oasys2
OSERDESE2__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-638
G
%s*synth28
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 

G
%s*synth28
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

E
%s*synth26
4	Parameter TBYTE_CTL bound to: TRUE - type: string 

F
%s*synth27
5	Parameter TBYTE_SRC bound to: FALSE - type: string 

4
%s*synth2%
#	Parameter INIT_OQ bound to: 1'b1 

4
%s*synth2%
#	Parameter INIT_TQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_OQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_TQ bound to: 1'b1 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 

≥
%done synthesizing module '%s' (%s#%s)256*oasys2
OSERDESE2__parameterized02
1832
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-256
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
√
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
oserdes_dq_i2
	OSERDESE22
272
242¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
3698@Z8-350
Ø
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-3502
100Z17-14
É
synthesizing module '%s'638*oasys2
ODDR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2
1842
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_ddr_byte_group_io2
1852
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_byte_lane2
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized02®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: B - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized02¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized02
1862
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized02
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized12®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: C - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 2 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized12
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized22®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: D - type: string 

G
%s*synth28
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b001111111110 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 3 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized22
1862
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ä
synthesizing module '%s'638*oasys2
PHY_CONTROL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-638
F
%s*synth27
5	Parameter BURST_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_A_N bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_B_N bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_C_N bound to: TRUE - type: string 

H
%s*synth29
7	Parameter DATA_CTL_D_N bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 

H
%s*synth29
7	Parameter MULTI_REGION bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SYNC_MODE bound to: FALSE - type: string 

E
%s*synth26
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 

C
%s*synth24
2	Parameter AO_TOGGLE bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CLK_RATIO bound to: 4 - type: integer 

D
%s*synth25
3	Parameter CMD_OFFSET bound to: 9 - type: integer 

E
%s*synth26
4	Parameter CO_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DI_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DO_DURATION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 

M
%s*synth2>
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL2
1872
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-256
â
synthesizing module '%s'638*oasys2

PHASER_REF2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277078@Z8-638
§
%done synthesizing module '%s' (%s#%s)256*oasys2

PHASER_REF2
1882
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277078@Z8-256
Ï
default block is never used226*oasys2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
14938@Z8-226
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
B_rst_primitives_reg2
A_rst_primitives_reg2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7258@Z8-3888
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
C_rst_primitives_reg2
A_rst_primitives_reg2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7268@Z8-3888
”
.merging register '%s' into '%s' in module '%s'3438*oasys2
D_rst_primitives_reg2
A_rst_primitives_reg2!
mig_7series_v1_9_ddr_phy_4lanes2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7278@Z8-3888
•
%done synthesizing module '%s' (%s#%s)256*oasys2!
mig_7series_v1_9_ddr_phy_4lanes2
1892
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-256
ö
synthesizing module '%s'638*oasys21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-638
P
%s*synth2A
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

D
%s*synth25
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 

:
%s*synth2+
)	Parameter BYTE_LANES bound to: 4'b0111 

:
%s*synth2+
)	Parameter DATA_CTL_N bound to: 4'b0000 

e
%s*synth2V
T	Parameter BITLANES bound to: 48'b000000000000110010110000010001110011111111111111 

m
%s*synth2^
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 

G
%s*synth28
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 

F
%s*synth27
5	Parameter LAST_BANK bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter A_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 

Z
%s*synth2K
I	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

J
%s*synth2;
9	Parameter B_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter C_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 

I
%s*synth2:
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

J
%s*synth2;
9	Parameter D_PI_FINE_DELAY bound to: 56 - type: integer 

P
%s*synth2A
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter A_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter B_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter C_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 

K
%s*synth2<
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 

J
%s*synth2;
9	Parameter D_PO_OCLK_DELAY bound to: 29 - type: integer 

N
%s*synth2?
=	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

P
%s*synth2A
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

V
%s*synth2G
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

V
%s*synth2G
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

Q
%s*synth2B
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 

=
%s*synth2.
,	Parameter PC_DATA_CTL_N bound to: 4'b0000 

G
%s*synth28
6	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 

H
%s*synth29
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 

L
%s*synth2=
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 

J
%s*synth2;
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 

H
%s*synth29
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 

F
%s*synth27
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 

L
%s*synth2=
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 

K
%s*synth2<
:	Parameter PC_MULTI_REGION bound to: TRUE - type: string 

W
%s*synth2H
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 

Q
%s*synth2B
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 

W
%s*synth2H
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

W
%s*synth2H
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

F
%s*synth27
5	Parameter N_BYTE_LANES bound to: 3 - type: integer 

F
%s*synth27
5	Parameter N_DATA_LANES bound to: 0 - type: integer 

F
%s*synth27
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

7
%s*synth2(
&	Parameter DATA_CTL_A bound to: 1'b1 

7
%s*synth2(
&	Parameter DATA_CTL_B bound to: 1'b1 

7
%s*synth2(
&	Parameter DATA_CTL_C bound to: 1'b1 

7
%s*synth2(
&	Parameter DATA_CTL_D bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_A bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_B bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_C bound to: 1'b1 

:
%s*synth2+
)	Parameter PRESENT_CTL_D bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_A bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_B bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_C bound to: 1'b0 

;
%s*synth2,
*	Parameter PRESENT_DATA_D bound to: 1'b0 

J
%s*synth2;
9	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 

J
%s*synth2;
9	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 

E
%s*synth26
4	Parameter IO_A_START bound to: 41 - type: integer 

C
%s*synth24
2	Parameter IO_A_END bound to: 40 - type: integer 

E
%s*synth26
4	Parameter IO_B_START bound to: 43 - type: integer 

C
%s*synth24
2	Parameter IO_B_END bound to: 42 - type: integer 

E
%s*synth26
4	Parameter IO_C_START bound to: 45 - type: integer 

C
%s*synth24
2	Parameter IO_C_END bound to: 44 - type: integer 

E
%s*synth26
4	Parameter IO_D_START bound to: 47 - type: integer 

C
%s*synth24
2	Parameter IO_D_END bound to: 46 - type: integer 

G
%s*synth28
6	Parameter IO_A_X_START bound to: 41 - type: integer 

E
%s*synth26
4	Parameter IO_A_X_END bound to: 40 - type: integer 

G
%s*synth28
6	Parameter IO_B_X_START bound to: 43 - type: integer 

E
%s*synth26
4	Parameter IO_B_X_END bound to: 42 - type: integer 

G
%s*synth28
6	Parameter IO_C_X_START bound to: 45 - type: integer 

E
%s*synth26
4	Parameter IO_C_X_END bound to: 44 - type: integer 

G
%s*synth28
6	Parameter IO_D_X_START bound to: 47 - type: integer 

E
%s*synth26
4	Parameter IO_D_X_END bound to: 46 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized32®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: A - type: string 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 56 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 0 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

ù
synthesizing module '%s'638*oasys2 
PHASER_OUT_PHY__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-638
J
%s*synth2;
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 

G
%s*synth28
6	Parameter DATA_CTL_N bound to: FALSE - type: string 

K
%s*synth2<
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter OCLKDELAY_INV bound to: TRUE - type: string 

Q
%s*synth2B
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 

1
%s*synth2"
 	Parameter PO bound to: 3'b111 

D
%s*synth25
3	Parameter CLKOUT_DIV bound to: 4 - type: integer 

F
%s*synth27
5	Parameter COARSE_DELAY bound to: 0 - type: integer 

E
%s*synth26
4	Parameter FINE_DELAY bound to: 60 - type: integer 

E
%s*synth26
4	Parameter OCLK_DELAY bound to: 29 - type: integer 

O
%s*synth2@
>	Parameter MEMREFCLK_PERIOD bound to: 1.250000 - type: float 

Q
%s*synth2B
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 

L
%s*synth2=
;	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 

∏
%done synthesizing module '%s' (%s#%s)256*oasys2 
PHASER_OUT_PHY__parameterized02
1892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
276338@Z8-256
ó
synthesizing module '%s'638*oasys2
OUT_FIFO__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-638
R
%s*synth2C
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

K
%s*synth2<
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 

≤
%done synthesizing module '%s' (%s#%s)256*oasys2
OUT_FIFO__parameterized02
1892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217758@Z8-256
†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized12¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

ò
synthesizing module '%s'638*oasys2
OSERDESE2__parameterized12;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-638
G
%s*synth28
6	Parameter DATA_RATE_OQ bound to: SDR - type: string 

G
%s*synth28
6	Parameter DATA_RATE_TQ bound to: SDR - type: string 

I
%s*synth2:
8	Parameter SERDES_MODE bound to: MASTER - type: string 

F
%s*synth27
5	Parameter TBYTE_CTL bound to: FALSE - type: string 

F
%s*synth27
5	Parameter TBYTE_SRC bound to: FALSE - type: string 

4
%s*synth2%
#	Parameter INIT_OQ bound to: 1'b0 

4
%s*synth2%
#	Parameter INIT_TQ bound to: 1'b1 

5
%s*synth2&
$	Parameter SRVAL_OQ bound to: 1'b0 

5
%s*synth2&
$	Parameter SRVAL_TQ bound to: 1'b1 

D
%s*synth25
3	Parameter DATA_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 

≥
%done synthesizing module '%s' (%s#%s)256*oasys2
OSERDESE2__parameterized12
1892
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
217048@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized12
1892
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized32
1892
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized42®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: B - type: string 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b010001110011 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 56 - type: integer 

X
%s*synth2I
G	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 1 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized22¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b010001110011 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized22
1892
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
Ö
synthesizing module '%s'638*oasys2
OBUFDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
177118@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

@
%s*synth21
/	Parameter SLEW bound to: SLOW - type: string 

†
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFDS2
1902
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
177118@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized42
1902
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized52®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-638
=
%s*synth2.
,	Parameter ABCD bound to: C - type: string 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

A
%s*synth22
0	Parameter BITLANES bound to: 12'b110010110000 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

Ö
%s*synth2v
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 

I
%s*synth2:
8	Parameter RCLK_SELECT_LANE bound to: B - type: string 

F
%s*synth27
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 

N
%s*synth2?
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 

P
%s*synth2A
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

O
%s*synth2@
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 

O
%s*synth2@
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 

P
%s*synth2A
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 

K
%s*synth2<
:	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 

H
%s*synth29
7	Parameter PI_FINE_DELAY bound to: 56 - type: integer 

T
%s*synth2E
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

K
%s*synth2<
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 

N
%s*synth2?
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 

G
%s*synth28
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 

H
%s*synth29
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 

M
%s*synth2>
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 

H
%s*synth29
7	Parameter PO_OCLK_DELAY bound to: 29 - type: integer 

L
%s*synth2=
;	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 

T
%s*synth2E
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 

N
%s*synth2?
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 

S
%s*synth2D
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

E
%s*synth26
4	Parameter TCK bound to: 1250.000000 - type: float 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 

K
%s*synth2<
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 

I
%s*synth2:
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 

O
%s*synth2@
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

F
%s*synth27
5	Parameter PHASER_INDEX bound to: 2 - type: integer 

W
%s*synth2H
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 

W
%s*synth2H
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 

N
%s*synth2?
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 

ì
%s*synth2É
Ä	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

S
%s*synth2D
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 

R
%s*synth2C
A	Parameter L_MEM_REF_PERIOD_NS bound to: 1.250000 - type: float 

T
%s*synth2E
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 1.250000 - type: float 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

K
%s*synth2<
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 

=
%s*synth2.
,	Parameter PO_DCD_SETTING bound to: 3'b111 

H
%s*synth29
7	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 

†
synthesizing module '%s'638*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized32¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-638
A
%s*synth22
0	Parameter BITLANES bound to: 12'b110010110000 

I
%s*synth2:
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 

H
%s*synth29
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 

L
%s*synth2=
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 

ê
%s*synth2Ä
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

T
%s*synth2E
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 

O
%s*synth2@
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 

N
%s*synth2?
=	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 

D
%s*synth25
3	Parameter BUS_WIDTH bound to: 12 - type: integer 

E
%s*synth26
4	Parameter SYNTHESIS bound to: TRUE - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 

O
%s*synth2@
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 

Y
%s*synth2J
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 

V
%s*synth2G
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 

?
%s*synth20
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 

\
%s*synth2M
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 

H
%s*synth29
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 

N
%s*synth2?
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 

P
%s*synth2A
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 

T
%s*synth2E
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 

@
%s*synth21
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 

R
%s*synth2C
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 

î
%s*synth2Ñ
Å	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 

?
%s*synth20
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 

X
%s*synth2I
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 

P
%s*synth2A
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 

T
%s*synth2E
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 

@
%s*synth21
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 

S
%s*synth2D
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 

S
%s*synth2D
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 

T
%s*synth2E
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 

P
%s*synth2A
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 

M
%s*synth2>
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 

ª
%done synthesizing module '%s' (%s#%s)256*oasys24
2mig_7series_v1_9_ddr_byte_group_io__parameterized32
1902
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v2
698@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_byte_lane__parameterized52
1902
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v2
708@Z8-256
ö
synthesizing module '%s'638*oasys2
PHY_CONTROL__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-638
F
%s*synth27
5	Parameter BURST_MODE bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_A_N bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_B_N bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_C_N bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter DATA_CTL_D_N bound to: FALSE - type: string 

M
%s*synth2>
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 

H
%s*synth29
7	Parameter MULTI_REGION bound to: TRUE - type: string 

M
%s*synth2>
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 

F
%s*synth27
5	Parameter SYNC_MODE bound to: FALSE - type: string 

E
%s*synth26
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 

C
%s*synth24
2	Parameter AO_TOGGLE bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CLK_RATIO bound to: 4 - type: integer 

D
%s*synth25
3	Parameter CMD_OFFSET bound to: 9 - type: integer 

E
%s*synth26
4	Parameter CO_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DI_DURATION bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DO_DURATION bound to: 1 - type: integer 

G
%s*synth28
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 

M
%s*synth2>
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 

J
%s*synth2;
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 

G
%s*synth28
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 

G
%s*synth28
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL__parameterized02
1902
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
277218@Z8-256
Ï
default block is never used226*oasys2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
14938@Z8-226
„
.merging register '%s' into '%s' in module '%s'3438*oasys2
B_rst_primitives_reg2
A_rst_primitives_reg21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7258@Z8-3888
„
.merging register '%s' into '%s' in module '%s'3438*oasys2
C_rst_primitives_reg2
A_rst_primitives_reg21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
7268@Z8-3888
µ
%done synthesizing module '%s' (%s#%s)256*oasys21
/mig_7series_v1_9_ddr_phy_4lanes__parameterized02
1902
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v2
728@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_mc_phy2
1912
4502•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v2
708@Z8-256
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_mc_phy_wrapper2
1922
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v2
718@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_calib_top2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v2
828@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

F
%s*synth27
5	Parameter BANK_TYPE bound to: HP_IO - type: string 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

Ã
%s*synth2º
π	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000010000000010000000000100011001000100010000100100000 

A
%s*synth22
0	Parameter CTL_BYTE_LANE bound to: 8'b00100100 

7
%s*synth2(
&	Parameter CTL_BANK bound to: 3'b001 

A
%s*synth22
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

I
%s*synth2:
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 

M
%s*synth2>
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

@
%s*synth21
/	Parameter TEST_AL bound to: 0 - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

K
%s*synth2<
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

A
%s*synth22
0	Parameter OCAL_EN bound to: ON - type: string 

O
%s*synth2@
>	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 

I
%s*synth2:
8	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 

Ü
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_prbs_gen2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
928@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter PRBS_WIDTH bound to: 64 - type: integer 

O
%s*synth2@
>	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 

R
%s*synth2C
A	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 

°
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_prbs_gen2
1932
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v2
928@Z8-256
Ü
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
898@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

F
%s*synth27
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 

D
%s*synth25
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter CA_MIRROR bound to: OFF - type: string 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

F
%s*synth27
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

B
%s*synth23
1	Parameter CS_WIDTH bound to: 1 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

C
%s*synth24
2	Parameter CKE_WIDTH bound to: 1 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

G
%s*synth28
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 

J
%s*synth2;
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 

F
%s*synth27
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 

;
%s*synth2,
*	Parameter CALIB_BA_ADD bound to: 3'b000 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

C
%s*synth24
2	Parameter BURST_MODE bound to: 8 - type: string 

E
%s*synth26
4	Parameter BURST_TYPE bound to: SEQ - type: string 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

C
%s*synth24
2	Parameter tRFC bound to: 110000 - type: integer 

F
%s*synth27
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 

A
%s*synth22
0	Parameter RTT_NOM bound to: 40 - type: string 

A
%s*synth22
0	Parameter RTT_WR bound to: OFF - type: string 

?
%s*synth20
.	Parameter WRLVL bound to: ON - type: string 

K
%s*synth2<
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 

@
%s*synth21
/	Parameter nSLOTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

@
%s*synth21
/	Parameter TEST_AL bound to: 0 - type: string 

H
%s*synth29
7	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 

B
%s*synth23
1	Parameter ADDR_INC bound to: 8 - type: integer 

B
%s*synth23
1	Parameter RTT_NOM2 bound to: 40 - type: string 

B
%s*synth23
1	Parameter RTT_NOM3 bound to: 40 - type: string 

E
%s*synth26
4	Parameter RTT_NOM_int bound to: 40 - type: string 

8
%s*synth2)
'	Parameter BURST4_FLAG bound to: 1'b0 

K
%s*synth2<
:	Parameter CLK_MEM_PERIOD bound to: 1250 - type: integer 

R
%s*synth2C
A	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 

P
%s*synth2A
?	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 

P
%s*synth2A
?	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 

P
%s*synth2A
?	Parameter PWRON_RESET_DELAY_CNT bound to: 40 - type: integer 

O
%s*synth2@
>	Parameter PWRON_CKE_DELAY_CNT bound to: 140 - type: integer 

U
%s*synth2F
D	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 

L
%s*synth2=
;	Parameter DDR2_INIT_PRE_CNT bound to: 79 - type: integer 

I
%s*synth2:
8	Parameter TXPR_DELAY_CNT bound to: 34 - type: integer 

S
%s*synth2D
B	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 

B
%s*synth23
1	Parameter TWR_CYC bound to: 12 - type: integer 

>
%s*synth2/
-	Parameter CNTNEXT_CMD bound to: 7'b1111111 

:
%s*synth2+
)	Parameter INIT_CNT_MR2 bound to: 2'b00 

:
%s*synth2+
)	Parameter INIT_CNT_MR3 bound to: 2'b01 

:
%s*synth2+
)	Parameter INIT_CNT_MR1 bound to: 2'b10 

:
%s*synth2+
)	Parameter INIT_CNT_MR0 bound to: 2'b11 

>
%s*synth2/
-	Parameter INIT_CNT_MR_DONE bound to: 2'b11 

;
%s*synth2,
*	Parameter REG_RC0 bound to: 8'b00000000 

;
%s*synth2,
*	Parameter REG_RC1 bound to: 8'b00110001 

;
%s*synth2,
*	Parameter REG_RC2 bound to: 8'b00000010 

;
%s*synth2,
*	Parameter REG_RC3 bound to: 8'b00000011 

;
%s*synth2,
*	Parameter REG_RC4 bound to: 8'b00000100 

;
%s*synth2,
*	Parameter REG_RC5 bound to: 8'b00000101 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

Q
%s*synth2B
@	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 

K
%s*synth2<
:	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 

;
%s*synth2,
*	Parameter INIT_IDLE bound to: 6'b000000 

D
%s*synth25
3	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 

>
%s*synth2/
-	Parameter INIT_LOAD_MR bound to: 6'b000010 

C
%s*synth24
2	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 

;
%s*synth2,
*	Parameter INIT_ZQCL bound to: 6'b000100 

G
%s*synth28
6	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 

B
%s*synth23
1	Parameter INIT_WRLVL_START bound to: 6'b000110 

A
%s*synth22
0	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 

D
%s*synth25
3	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 

I
%s*synth2:
8	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 

E
%s*synth26
4	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 

J
%s*synth2;
9	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 

@
%s*synth21
/	Parameter INIT_RDLVL_ACT bound to: 6'b001100 

E
%s*synth26
4	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 

G
%s*synth28
6	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 

L
%s*synth2=
;	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 

F
%s*synth27
5	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 

F
%s*synth27
5	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 

K
%s*synth2<
:	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 

H
%s*synth29
7	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 

@
%s*synth21
/	Parameter INIT_PRECHARGE bound to: 6'b010100 

E
%s*synth26
4	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 

;
%s*synth2,
*	Parameter INIT_DONE bound to: 6'b010110 

E
%s*synth26
4	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 

J
%s*synth2;
9	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 

>
%s*synth2/
-	Parameter INIT_REFRESH bound to: 6'b011001 

C
%s*synth24
2	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 

@
%s*synth21
/	Parameter INIT_REG_WRITE bound to: 6'b011011 

E
%s*synth26
4	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 

F
%s*synth27
5	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 

K
%s*synth2<
:	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 

@
%s*synth21
/	Parameter INIT_WRCAL_ACT bound to: 6'b011111 

E
%s*synth26
4	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 

B
%s*synth23
1	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 

G
%s*synth28
6	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 

A
%s*synth22
0	Parameter INIT_WRCAL_READ bound to: 6'b100011 

F
%s*synth27
5	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 

G
%s*synth28
6	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 

I
%s*synth2:
8	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 

?
%s*synth20
.	Parameter INIT_MPR_RDEN bound to: 6'b100111 

?
%s*synth20
.	Parameter INIT_MPR_WAIT bound to: 6'b101000 

?
%s*synth20
.	Parameter INIT_MPR_READ bound to: 6'b101001 

J
%s*synth2;
9	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 

B
%s*synth23
1	Parameter INIT_MPR_DISABLE bound to: 6'b101011 

G
%s*synth28
6	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 

D
%s*synth25
3	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 

I
%s*synth2:
8	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 

F
%s*synth27
5	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 

K
%s*synth2<
:	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 

E
%s*synth26
4	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 

J
%s*synth2;
9	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 

H
%s*synth29
7	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 

°
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
16648@Z8-3536
ù
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
16648@Z8-3536
¸
-case statement is not full and has no default155*oasys2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
43018@Z8-155
Í
default block is never used226*oasys2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
43358@Z8-226
 
.merging register '%s' into '%s' in module '%s'3438*oasys2
tg_timer_go_reg2
init_wrcal_done_reg2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
13448@Z8-3888
ﬁ
.merging register '%s' into '%s' in module '%s'3438*oasys2
calib_cas_slot_reg[1:0]2!
single_rank.chip_cnt_r_reg[1:0]2
mig_7series_v1_9_ddr_phy_init2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
32738@Z8-3888
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-38882
100Z17-14
»
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
rdlvl_start_dly0_r_reg2
162
152ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
9978@Z8-3936
«
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
wrcal_start_dly_r_reg2
162
152ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
9998@Z8-3936
Ã
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
oclkdelay_start_dly_r_reg2
162
152ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
10018@Z8-3936
è
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
6838@Z8-2943
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
10228@Z8-2943
°
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_phy_init2
1942
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
898@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_phy_wrcal2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v2
778@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

E
%s*synth26
4	Parameter PRE_REV3ES bound to: OFF - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

F
%s*synth27
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 

C
%s*synth24
2	Parameter NUM_READS bound to: 2 - type: integer 

H
%s*synth29
7	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 

D
%s*synth25
3	Parameter COARSE_CNT bound to: 3 - type: integer 

C
%s*synth24
2	Parameter FINE_CNT bound to: 22 - type: integer 

8
%s*synth2)
'	Parameter CAL2_IDLE bound to: 3'b000 

=
%s*synth2.
,	Parameter CAL2_READ_WAIT bound to: 3'b001 

<
%s*synth2-
+	Parameter CAL2_NEXT_DQS bound to: 3'b010 

>
%s*synth2/
-	Parameter CAL2_WRLVL_WAIT bound to: 3'b011 

?
%s*synth20
.	Parameter CAL2_IFIFO_RESET bound to: 3'b100 

?
%s*synth20
.	Parameter CAL2_DQ_IDEL_DEC bound to: 3'b101 

8
%s*synth2)
'	Parameter CAL2_DONE bound to: 3'b110 

7
%s*synth2(
&	Parameter CAL2_ERR bound to: 3'b111 

£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_phy_wrcal2
1952
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v2
778@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_phy_wrlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
908@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

8
%s*synth2)
'	Parameter WL_IDLE bound to: 5'b00000 

8
%s*synth2)
'	Parameter WL_INIT bound to: 5'b00001 

A
%s*synth22
0	Parameter WL_INIT_FINE_INC bound to: 5'b00010 

G
%s*synth28
6	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 

F
%s*synth27
5	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 

A
%s*synth22
0	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 

F
%s*synth27
5	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 

<
%s*synth2-
+	Parameter WL_FINE_INC bound to: 5'b00111 

8
%s*synth2)
'	Parameter WL_WAIT bound to: 5'b01000 

>
%s*synth2/
-	Parameter WL_EDGE_CHECK bound to: 5'b01001 

=
%s*synth2.
,	Parameter WL_DQS_CHECK bound to: 5'b01010 

;
%s*synth2,
*	Parameter WL_DQS_CNT bound to: 5'b01011 

A
%s*synth22
0	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 

A
%s*synth22
0	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 

<
%s*synth2-
+	Parameter WL_FINE_DEC bound to: 5'b01110 

A
%s*synth22
0	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 

=
%s*synth2.
,	Parameter WL_CORSE_INC bound to: 5'b10000 

B
%s*synth23
1	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 

C
%s*synth24
2	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 

C
%s*synth24
2	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 

=
%s*synth2.
,	Parameter WL_CORSE_DEC bound to: 5'b10100 

B
%s*synth23
1	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 

C
%s*synth24
2	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 

A
%s*synth22
0	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 

C
%s*synth24
2	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 

G
%s*synth28
6	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 

B
%s*synth23
1	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 

F
%s*synth27
5	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 

E
%s*synth26
4	Parameter COARSE_TAPS bound to: 7 - type: integer 

H
%s*synth29
7	Parameter FAST_CAL_FINE bound to: 45 - type: integer 

I
%s*synth2:
8	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 

E
%s*synth26
4	Parameter REDO_COARSE bound to: 2 - type: integer 

¸
-case statement is not full and has no default155*oasys2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
7978@Z8-155
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
4278@Z8-2943
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
6588@Z8-2943
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_phy_wrlvl2
1962
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
908@Z8-256
†
synthesizing module '%s'638*oasys2,
*mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
688@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

H
%s*synth29
7	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 

F
%s*synth27
5	Parameter FREQ_REF_DIV bound to: 1 - type: integer 

H
%s*synth29
7	Parameter PHASER_TAP_RES bound to: 9 - type: integer 

H
%s*synth29
7	Parameter CALC_TAP_CNT bound to: 350 - type: integer 

A
%s*synth22
0	Parameter TAP_CNT bound to: 0 - type: integer 

B
%s*synth23
1	Parameter TAP_DEC bound to: 29 - type: integer 

ú
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
1378@Z8-2943
ú
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
1478@Z8-2943
ª
%done synthesizing module '%s' (%s#%s)256*oasys2,
*mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay2
1972
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v2
688@Z8-256
ò
synthesizing module '%s'638*oasys2(
&mig_7series_v1_9_ddr_phy_oclkdelay_cal2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

@
%s*synth21
/	Parameter tCK bound to: 1250 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

A
%s*synth22
0	Parameter OCAL_EN bound to: ON - type: string 

A
%s*synth22
0	Parameter TAP_CNT bound to: 0 - type: integer 

C
%s*synth24
2	Parameter WAIT_CNT bound to: 15 - type: integer 

D
%s*synth25
3	Parameter MINUS_32 bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter OCAL_IDLE bound to: 5'b00000 

B
%s*synth23
1	Parameter OCAL_NEW_DQS_WAIT bound to: 5'b00001 

>
%s*synth2/
-	Parameter OCAL_STG3_SEL bound to: 5'b00010 

C
%s*synth24
2	Parameter OCAL_STG3_SEL_WAIT bound to: 5'b00011 

B
%s*synth23
1	Parameter OCAL_STG3_EN_WAIT bound to: 5'b00100 

>
%s*synth2/
-	Parameter OCAL_STG3_DEC bound to: 5'b00101 

?
%s*synth20
.	Parameter OCAL_STG3_WAIT bound to: 5'b00110 

?
%s*synth20
.	Parameter OCAL_STG3_CALC bound to: 5'b00111 

>
%s*synth2/
-	Parameter OCAL_STG3_INC bound to: 5'b01000 

C
%s*synth24
2	Parameter OCAL_STG3_INC_WAIT bound to: 5'b01001 

>
%s*synth2/
-	Parameter OCAL_STG2_SEL bound to: 5'b01010 

?
%s*synth20
.	Parameter OCAL_STG2_WAIT bound to: 5'b01011 

>
%s*synth2/
-	Parameter OCAL_STG2_INC bound to: 5'b01100 

>
%s*synth2/
-	Parameter OCAL_STG2_DEC bound to: 5'b01101 

C
%s*synth24
2	Parameter OCAL_STG2_DEC_WAIT bound to: 5'b01110 

>
%s*synth2/
-	Parameter OCAL_NEXT_DQS bound to: 5'b01111 

B
%s*synth23
1	Parameter OCAL_NEW_DQS_READ bound to: 5'b10000 

C
%s*synth24
2	Parameter OCAL_INC_DONE_WAIT bound to: 5'b10001 

C
%s*synth24
2	Parameter OCAL_STG3_DEC_WAIT bound to: 5'b10010 

C
%s*synth24
2	Parameter OCAL_DEC_DONE_WAIT bound to: 5'b10011 

:
%s*synth2+
)	Parameter OCAL_DONE bound to: 5'b10100 

Ñ
-case statement is not full and has no default155*oasys2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
8848@Z8-155
ò
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
6168@Z8-2943
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
&mig_7series_v1_9_ddr_phy_oclkdelay_cal2
1982
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v2
698@Z8-256
ò
synthesizing module '%s'638*oasys2(
&mig_7series_v1_9_ddr_phy_dqs_found_cal2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
798@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

>
%s*synth2/
-	Parameter nCL bound to: 11 - type: integer 

;
%s*synth2,
*	Parameter AL bound to: 0 - type: string 

>
%s*synth2/
-	Parameter nCWL bound to: 8 - type: integer 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

C
%s*synth24
2	Parameter REG_CTRL bound to: OFF - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

M
%s*synth2>
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 

E
%s*synth26
4	Parameter N_CTL_LANES bound to: 3 - type: integer 

G
%s*synth28
6	Parameter HIGHEST_LANE bound to: 12 - type: integer 

F
%s*synth27
5	Parameter HIGHEST_BANK bound to: 3 - type: integer 

=
%s*synth2.
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B1 bound to: 4'b0111 

=
%s*synth2.
,	Parameter BYTE_LANES_B2 bound to: 4'b1111 

=
%s*synth2.
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 

=
%s*synth2.
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B0 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B1 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B2 bound to: 4'b1111 

;
%s*synth2,
*	Parameter DATA_CTL_B3 bound to: 4'b0000 

;
%s*synth2,
*	Parameter DATA_CTL_B4 bound to: 4'b0000 

=
%s*synth2.
,	Parameter nAL bound to: 0 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter LATENCY_FACTOR bound to: 13 - type: integer 

C
%s*synth24
2	Parameter NUM_READS bound to: 7 - type: integer 

M
%s*synth2>
<	Parameter DATA_PRESENT bound to: 20'b00000000111100001111 

=
%s*synth2.
,	Parameter FINE_ADJ_IDLE bound to: 4'b0000 

<
%s*synth2-
+	Parameter RST_POSTWAIT bound to: 4'b0001 

=
%s*synth2.
,	Parameter RST_POSTWAIT1 bound to: 4'b0010 

8
%s*synth2)
'	Parameter RST_WAIT bound to: 4'b0011 

=
%s*synth2.
,	Parameter FINE_ADJ_INIT bound to: 4'b0100 

8
%s*synth2)
'	Parameter FINE_INC bound to: 4'b0101 

=
%s*synth2.
,	Parameter FINE_INC_WAIT bound to: 4'b0110 

@
%s*synth21
/	Parameter FINE_INC_PREWAIT bound to: 4'b0111 

>
%s*synth2/
-	Parameter DETECT_PREWAIT bound to: 4'b1000 

?
%s*synth20
.	Parameter DETECT_DQSFOUND bound to: 4'b1001 

:
%s*synth2+
)	Parameter PRECH_WAIT bound to: 4'b1010 

8
%s*synth2)
'	Parameter FINE_DEC bound to: 4'b1011 

=
%s*synth2.
,	Parameter FINE_DEC_WAIT bound to: 4'b1100 

@
%s*synth21
/	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 

:
%s*synth2+
)	Parameter FINAL_WAIT bound to: 4'b1110 

=
%s*synth2.
,	Parameter FINE_ADJ_DONE bound to: 4'b1111 

ò
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
3788@Z8-2943
ò
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
4938@Z8-2943
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
&mig_7series_v1_9_ddr_phy_dqs_found_cal2
1992
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v2
798@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_phy_rdlvl2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
818@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

G
%s*synth28
6	Parameter CLK_PERIOD bound to: 5000 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

E
%s*synth26
4	Parameter DEBUG_PORT bound to: OFF - type: string 

E
%s*synth26
4	Parameter DRAM_TYPE bound to: DDR3 - type: string 

A
%s*synth22
0	Parameter OCAL_EN bound to: ON - type: string 

G
%s*synth28
6	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 

E
%s*synth26
4	Parameter CAL_PAT_LEN bound to: 8 - type: integer 

F
%s*synth27
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 

H
%s*synth29
7	Parameter SR_VALID_DELAY bound to: 8 - type: integer 

H
%s*synth29
7	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 

P
%s*synth2A
?	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 

P
%s*synth2A
?	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 

;
%s*synth2,
*	Parameter CAL1_IDLE bound to: 6'b000000 

C
%s*synth24
2	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 

G
%s*synth28
6	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 

A
%s*synth22
0	Parameter CAL1_PAT_DETECT bound to: 6'b000011 

F
%s*synth27
5	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 

K
%s*synth2<
:	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 

F
%s*synth27
5	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 

K
%s*synth2<
:	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 

B
%s*synth23
1	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 

C
%s*synth24
2	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 

H
%s*synth29
7	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 

@
%s*synth21
/	Parameter CAL1_CALC_IDEL bound to: 6'b001011 

C
%s*synth24
2	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 

H
%s*synth29
7	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 

?
%s*synth20
.	Parameter CAL1_NEXT_DQS bound to: 6'b001110 

;
%s*synth2,
*	Parameter CAL1_DONE bound to: 6'b001111 

J
%s*synth2;
9	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 

E
%s*synth26
4	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 

A
%s*synth22
0	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 

F
%s*synth27
5	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 

F
%s*synth27
5	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 

K
%s*synth2<
:	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 

H
%s*synth29
7	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 

@
%s*synth21
/	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 

E
%s*synth26
4	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 

A
%s*synth22
0	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 

F
%s*synth27
5	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 

@
%s*synth21
/	Parameter CAL1_REGL_LOAD bound to: 6'b011011 

@
%s*synth21
/	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 

G
%s*synth28
6	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 

A
%s*synth22
0	Parameter CAL1_VALID_WAIT bound to: 6'b011110 

E
%s*synth26
4	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 

F
%s*synth27
5	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 

˝
-case statement is not full and has no default155*oasys2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
26988@Z8-155
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
7408@Z8-2943
ê
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
9948@Z8-2943
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_phy_rdlvl2
2002
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v2
818@Z8-256
í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_phy_prbs_rdlvl2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
798@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

C
%s*synth24
2	Parameter DQ_WIDTH bound to: 64 - type: integer 

G
%s*synth28
6	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 

C
%s*synth24
2	Parameter DQS_WIDTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 

D
%s*synth25
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 

;
%s*synth2,
*	Parameter PRBS_IDLE bound to: 6'b000000 

C
%s*synth24
2	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 

B
%s*synth23
1	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 

>
%s*synth2/
-	Parameter PRBS_DEC_DQS bound to: 6'b000011 

C
%s*synth24
2	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 

>
%s*synth2/
-	Parameter PRBS_INC_DQS bound to: 6'b000101 

C
%s*synth24
2	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 

@
%s*synth21
/	Parameter PRBS_CALC_TAPS bound to: 6'b000111 

@
%s*synth21
/	Parameter PRBS_TAP_CHECK bound to: 6'b001000 

?
%s*synth20
.	Parameter PRBS_NEXT_DQS bound to: 6'b001001 

F
%s*synth27
5	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001010 

;
%s*synth2,
*	Parameter PRBS_DONE bound to: 6'b001011 

H
%s*synth29
7	Parameter NUM_SAMPLES_CNT bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter NUM_SAMPLES_CNT1 bound to: 12'b111111111111 

I
%s*synth2:
8	Parameter NUM_SAMPLES_CNT2 bound to: 12'b111111111111 

Å
-case statement is not full and has no default155*oasys2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
6618@Z8-155
ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
3778@Z8-2943
ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
3818@Z8-2943
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_phy_prbs_rdlvl2
2012
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v2
798@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_ddr_phy_tempmon2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v2
698@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

H
%s*synth29
7	Parameter BAND1_TEMP_MIN bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter BAND2_TEMP_MIN bound to: 12 - type: integer 

I
%s*synth2:
8	Parameter BAND3_TEMP_MIN bound to: 46 - type: integer 

I
%s*synth2:
8	Parameter BAND4_TEMP_MIN bound to: 82 - type: integer 

C
%s*synth24
2	Parameter TEMP_HYST bound to: 5 - type: integer 

F
%s*synth27
5	Parameter HYST_OFFSET bound to: 40 - type: integer 

I
%s*synth2:
8	Parameter BAND1_OFFSET bound to: 2218 - type: integer 

I
%s*synth2:
8	Parameter BAND2_OFFSET bound to: 2316 - type: integer 

I
%s*synth2:
8	Parameter BAND3_OFFSET bound to: 2592 - type: integer 

I
%s*synth2:
8	Parameter BAND4_OFFSET bound to: 2885 - type: integer 

M
%s*synth2>
<	Parameter BAND0_DEC_OFFSET bound to: 2178 - type: integer 

M
%s*synth2>
<	Parameter BAND1_INC_OFFSET bound to: 2258 - type: integer 

M
%s*synth2>
<	Parameter BAND1_DEC_OFFSET bound to: 2276 - type: integer 

M
%s*synth2>
<	Parameter BAND2_INC_OFFSET bound to: 2356 - type: integer 

M
%s*synth2>
<	Parameter BAND2_DEC_OFFSET bound to: 2552 - type: integer 

M
%s*synth2>
<	Parameter BAND3_INC_OFFSET bound to: 2632 - type: integer 

M
%s*synth2>
<	Parameter BAND3_DEC_OFFSET bound to: 2845 - type: integer 

M
%s*synth2>
<	Parameter BAND4_INC_OFFSET bound to: 2925 - type: integer 

2
%s*synth2#
!	Parameter INIT bound to: 2'b00 

2
%s*synth2#
!	Parameter IDLE bound to: 2'b01 

4
%s*synth2%
#	Parameter UPDATE bound to: 2'b10 

2
%s*synth2#
!	Parameter WAIT bound to: 2'b11 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_ddr_phy_tempmon2
2022
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v2
698@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_calib_top2
2032
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v2
828@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_phy_top2
2042
4502¶
°/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.v2
718@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_mem_intfc2
2052
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v2
708@Z8-256
˘
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_top2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_top.v2
718@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

=
%s*synth2.
,	Parameter CWL bound to: 8 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

B
%s*synth23
1	Parameter REG_CTRL bound to: ON - type: string 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

?
%s*synth20
.	Parameter CWL_M bound to: 9 - type: integer 

˘
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_cmd2†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v2
708@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 28 - type: integer 

D
%s*synth25
3	Parameter BANK_WIDTH bound to: 3 - type: integer 

D
%s*synth25
3	Parameter COL_WIDTH bound to: 10 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

D
%s*synth25
3	Parameter RANK_WIDTH bound to: 1 - type: integer 

D
%s*synth25
3	Parameter ROW_WIDTH bound to: 14 - type: integer 

?
%s*synth20
.	Parameter RANKS bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 

î
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_cmd2
2062
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v2
708@Z8-256
Ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_wr_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
1318@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

I
%s*synth2:
8	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

C
%s*synth24
2	Parameter ECC_TEST bound to: OFF - type: string 

=
%s*synth2.
,	Parameter CWL bound to: 9 - type: integer 

F
%s*synth27
5	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 

H
%s*synth29
7	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 

G
%s*synth28
6	Parameter FULL_RAM_CNT bound to: 96 - type: integer 

C
%s*synth24
2	Parameter REMAINDER bound to: 0 - type: integer 

B
%s*synth23
1	Parameter RAM_CNT bound to: 96 - type: integer 

E
%s*synth26
4	Parameter RAM_WIDTH bound to: 576 - type: integer 

¯
-case statement is not full and has no default155*oasys2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
3428@Z8-155
¯
-case statement is not full and has no default155*oasys2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
3808@Z8-155
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_wr_data2
2072
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v2
1318@Z8-256
Ç
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ui_rd_data2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v2
1408@Z8-638
?
%s*synth20
.	Parameter TCQ bound to: 100 - type: integer 

J
%s*synth2;
9	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 

M
%s*synth2>
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 

>
%s*synth2/
-	Parameter ECC bound to: OFF - type: string 

E
%s*synth26
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 

D
%s*synth25
3	Parameter ORDERING bound to: NORM - type: string 

H
%s*synth29
7	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 

G
%s*synth28
6	Parameter FULL_RAM_CNT bound to: 85 - type: integer 

C
%s*synth24
2	Parameter REMAINDER bound to: 2 - type: integer 

B
%s*synth23
1	Parameter RAM_CNT bound to: 86 - type: integer 

E
%s*synth26
4	Parameter RAM_WIDTH bound to: 516 - type: integer 

¯
-case statement is not full and has no default155*oasys2§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v2
3928@Z8-155
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_rd_data2
2082
4502§
ü/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v2
1408@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ui_top2
2092
4502†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_top.v2
718@Z8-256
·
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
42
app_ecc_multiple_err2
82
mig_7series_v1_9_ui_top2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
8568@Z8-689
˙
synthesizing module '%s'638*oasys2
mig_7series_v1_9_axi_mc2°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc.v2
908@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

J
%s*synth2;
9	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 

M
%s*synth2>
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

K
%s*synth2<
:	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

W
%s*synth2H
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 

P
%s*synth2A
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

@
%s*synth21
/	Parameter C_ECC bound to: OFF - type: string 

B
%s*synth23
1	Parameter P_AXSIZE bound to: 6 - type: integer 

L
%s*synth2=
;	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 

G
%s*synth28
6	Parameter P_USE_UPSIZER bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 

Q
%s*synth2B
@	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

ö
synthesizing module '%s'638*oasys2)
'mig_7series_v1_9_ddr_axi_register_slice2±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 16 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 145 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 149 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 131 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 135 - type: integer 

ú
synthesizing module '%s'638*oasys2*
(mig_7series_v1_9_ddr_axic_register_slice2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

∑
%done synthesizing module '%s' (%s#%s)256*oasys2*
(mig_7series_v1_9_ddr_axic_register_slice2
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized02≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 149 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized02
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized12≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized12
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized22≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 135 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized22
2102
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2)
'mig_7series_v1_9_ddr_axi_register_slice2
2112
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_ddr_axi_upsizer2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_upsizer.v2
718@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

N
%s*synth2?
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 

M
%s*synth2>
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 2 - type: integer 

B
%s*synth23
1	Parameter P_BYPASS bound to: 0 - type: integer 

C
%s*synth24
2	Parameter P_LIGHTWT bound to: 7 - type: integer 

C
%s*synth24
2	Parameter P_FWD_REV bound to: 1 - type: integer 

™
synthesizing module '%s'638*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized02±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 16 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 145 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 149 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 128 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 131 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 135 - type: integer 

¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized32≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized32
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized42≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 149 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized42
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized52≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized52
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized62≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 135 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized62
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized02
2112
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
™
synthesizing module '%s'638*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized12±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 64 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 577 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 581 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 515 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 519 - type: integer 

¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized72≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

G
%s*synth28
6	Parameter C_DATA_WIDTH bound to: 66 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized72
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized82≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 581 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized82
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
¨
synthesizing module '%s'638*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized92≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 519 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 

Ü
-case statement is not full and has no default155*oasys2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
1838@Z8-155
ö
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
1638@Z8-2943
«
%done synthesizing module '%s' (%s#%s)256*oasys2:
8mig_7series_v1_9_ddr_axic_register_slice__parameterized92
2112
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized12
2112
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_a_upsizer2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 

Ñ
synthesizing module '%s'638*oasys2
MUXCY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170528@Z8-638
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY2
2122
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
170528@Z8-256
î
synthesizing module '%s'638*oasys2&
$mig_7series_v1_9_ddr_carry_latch_and2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_and.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2	
AND2B1L2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
378@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2	
AND2B1L2
2132
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
378@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2&
$mig_7series_v1_9_ddr_carry_latch_and2
2142
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_and.v2
618@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_carry_and2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_and.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_carry_and2
2152
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_and.v2
618@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_ddr_command_fifo2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_command_fifo.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

P
%s*synth2A
?	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 

T
%s*synth2E
C	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

G
%s*synth28
6	Parameter C_FIFO_WIDTH bound to: 47 - type: integer 

í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_carry_latch_or2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_or.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

É
synthesizing module '%s'638*oasys2
OR2L2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
212398@Z8-638
û
%done synthesizing module '%s' (%s#%s)256*oasys2
OR2L2
2162
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
212398@Z8-256
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_carry_latch_or2
2172
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_or.v2
618@Z8-256
Ç
synthesizing module '%s'638*oasys2
FDRE2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
29378@Z8-638
1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

ù
%done synthesizing module '%s' (%s#%s)256*oasys2
FDRE2
2182
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
29378@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_ddr_command_fifo2
2192
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_command_fifo.v2
618@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_a_upsizer2
2202
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_w_upsizer2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_w_upsizer.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

†
synthesizing module '%s'638*oasys2,
*mig_7series_v1_9_ddr_comparator_sel_static2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

9
%s*synth2*
(	Parameter C_VALUE bound to: 6'b000000 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_FIX_DATA_WIDTH bound to: 6 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys2,
*mig_7series_v1_9_ddr_comparator_sel_static2
2212
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-256
Ü
synthesizing module '%s'638*oasys2
mig_7series_v1_9_ddr_carry_or2ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_or.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

°
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_ddr_carry_or2
2222
4502ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_or.v2
618@Z8-256
Ö
synthesizing module '%s'638*oasys2
LUT6_22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 

†
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT6_22
2232
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-256
ï
synthesizing module '%s'638*oasys2
LUT6_2__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 

∞
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT6_2__parameterized02
2232
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160718@Z8-256
É
synthesizing module '%s'638*oasys2
LUT42;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
159668@Z8-638
A
%s*synth22
0	Parameter INIT bound to: 16'b1100110011001010 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT42
2242
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
159668@Z8-256
É
synthesizing module '%s'638*oasys2
LUT62;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 

û
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT62
2252
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-256
Ç
synthesizing module '%s'638*oasys2
FDSE2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30498@Z8-638
1
%s*synth2"
 	Parameter INIT bound to: 1'b1 

ù
%done synthesizing module '%s' (%s#%s)256*oasys2
FDSE2
2262
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
30498@Z8-256
∞
synthesizing module '%s'638*oasys2<
:mig_7series_v1_9_ddr_comparator_sel_static__parameterized02¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

;
%s*synth2,
*	Parameter C_VALUE bound to: 8'b00000000 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 8 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 

ú
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
1408@Z8-2943
À
%done synthesizing module '%s' (%s#%s)256*oasys2<
:mig_7series_v1_9_ddr_comparator_sel_static__parameterized02
2262
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v2
608@Z8-256
í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_ddr_comparator_sel2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel.v2
608@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

F
%s*synth27
5	Parameter C_DATA_WIDTH bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 

C
%s*synth24
2	Parameter C_NUM_LUT bound to: 6 - type: integer 

J
%s*synth2;
9	Parameter C_FIX_DATA_WIDTH bound to: 6 - type: integer 

ï
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel.v2
1398@Z8-2943
≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_ddr_comparator_sel2
2272
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel.v2
608@Z8-256
ì
synthesizing module '%s'638*oasys2
LUT6__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-638
q
%s*synth2b
`	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 

Æ
%done synthesizing module '%s' (%s#%s)256*oasys2
LUT6__parameterized02
2272
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
160558@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_w_upsizer2
2282
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_w_upsizer.v2
638@Z8-256
ò
synthesizing module '%s'638*oasys20
.mig_7series_v1_9_ddr_a_upsizer__parameterized02®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

B
%s*synth23
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 

B
%s*synth23
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 

Q
%s*synth2B
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 

9
%s*synth2*
(	Parameter C_FIX_BURST bound to: 2'b00 

:
%s*synth2+
)	Parameter C_INCR_BURST bound to: 2'b01 

:
%s*synth2+
)	Parameter C_WRAP_BURST bound to: 2'b10 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 

K
%s*synth2<
:	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 

J
%s*synth2;
9	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 

J
%s*synth2;
9	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 

≥
%done synthesizing module '%s' (%s#%s)256*oasys20
.mig_7series_v1_9_ddr_a_upsizer__parameterized02
2282
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v2
628@Z8-256
à
synthesizing module '%s'638*oasys2 
mig_7series_v1_9_ddr_r_upsizer2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_r_upsizer.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

N
%s*synth2?
=	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 

N
%s*synth2?
=	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 

J
%s*synth2;
9	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 

A
%s*synth22
0	Parameter C_RATIO bound to: 4 - type: integer 

E
%s*synth26
4	Parameter C_RATIO_LOG bound to: 2 - type: integer 

F
%s*synth27
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 

£
%done synthesizing module '%s' (%s#%s)256*oasys2 
mig_7series_v1_9_ddr_r_upsizer2
2292
4502®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_r_upsizer.v2
618@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_ddr_axi_upsizer2
2302
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_upsizer.v2
718@Z8-256
™
synthesizing module '%s'638*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized22±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 

U
%s*synth2F
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 

L
%s*synth2=
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 

I
%s*synth2:
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 

H
%s*synth29
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_AWID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AW_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_WSTRB_LEN bound to: 64 - type: integer 

H
%s*synth29
7	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 

G
%s*synth28
6	Parameter C_WDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_WID_RIGHT bound to: 577 - type: integer 

C
%s*synth24
2	Parameter C_WID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_W_SIZE bound to: 581 - type: integer 

G
%s*synth28
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 

E
%s*synth26
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 

C
%s*synth24
2	Parameter C_BID_LEN bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_B_SIZE bound to: 6 - type: integer 

H
%s*synth29
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 

F
%s*synth27
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 

J
%s*synth2;
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 

F
%s*synth27
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 

G
%s*synth28
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 

I
%s*synth2:
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 

F
%s*synth27
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 

J
%s*synth2;
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 

G
%s*synth28
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 

I
%s*synth2:
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 

F
%s*synth27
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 

H
%s*synth29
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 

E
%s*synth26
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 

I
%s*synth2:
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 

G
%s*synth28
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 

G
%s*synth28
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 

D
%s*synth25
3	Parameter C_ARID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_AR_SIZE bound to: 66 - type: integer 

G
%s*synth28
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 

G
%s*synth28
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 

E
%s*synth26
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 

G
%s*synth28
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 

E
%s*synth26
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 

G
%s*synth28
6	Parameter C_RDATA_LEN bound to: 512 - type: integer 

G
%s*synth28
6	Parameter C_RID_RIGHT bound to: 515 - type: integer 

C
%s*synth24
2	Parameter C_RID_LEN bound to: 4 - type: integer 

D
%s*synth25
3	Parameter C_R_SIZE bound to: 519 - type: integer 

≠
synthesizing module '%s'638*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized102≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 581 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

»
%done synthesizing module '%s' (%s#%s)256*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized102
2302
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≠
synthesizing module '%s'638*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized112≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-638
G
%s*synth28
6	Parameter C_FAMILY bound to: virtex7 - type: string 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 519 - type: integer 

F
%s*synth27
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 

»
%done synthesizing module '%s' (%s#%s)256*oasys2;
9mig_7series_v1_9_ddr_axic_register_slice__parameterized112
2302
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v2
618@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys29
7mig_7series_v1_9_ddr_axi_register_slice__parameterized22
2302
4502±
¨/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v2
638@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_axi_mc_aw_channel2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_aw_channel.v2
578@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

@
%s*synth21
/	Parameter C_ECC bound to: OFF - type: string 

K
%s*synth2<
:	Parameter C_REG_SLICE_DEPTH bound to: 0 - type: integer 

:
%s*synth2+
)	Parameter P_CMD_WRITE bound to: 3'b000 

9
%s*synth2*
(	Parameter P_CMD_READ bound to: 3'b001 

@
%s*synth21
/	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 

=
%s*synth2.
,	Parameter P_AXBURST_FIXED bound to: 2'b00 

<
%s*synth2-
+	Parameter P_AXBURST_INCR bound to: 2'b01 

<
%s*synth2-
+	Parameter P_AXBURST_WRAP bound to: 2'b10 

ò
synthesizing module '%s'638*oasys2(
&mig_7series_v1_9_axi_mc_cmd_translator2∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_translator.v2
628@Z8-638
K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

=
%s*synth2.
,	Parameter P_AXBURST_FIXED bound to: 2'b00 

<
%s*synth2-
+	Parameter P_AXBURST_INCR bound to: 2'b01 

<
%s*synth2-
+	Parameter P_AXBURST_WRAP bound to: 2'b10 

X
%s*synth2I
G	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 

å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_axi_mc_incr_cmd2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_incr_cmd.v2
648@Z8-638
K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

G
%s*synth28
6	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_axi_mc_incr_cmd2
2312
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_incr_cmd.v2
648@Z8-256
å
synthesizing module '%s'638*oasys2"
 mig_7series_v1_9_axi_mc_wrap_cmd2™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wrap_cmd.v2
978@Z8-638
K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

G
%s*synth28
6	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 

ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_axi_mc_wrap_cmd2
2322
4502™
•/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wrap_cmd.v2
978@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
&mig_7series_v1_9_axi_mc_cmd_translator2
2332
4502∞
´/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_translator.v2
628@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_axi_mc_wr_cmd_fsm2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
768@Z8-638
H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 

5
%s*synth2&
$	Parameter SM_IDLE bound to: 2'b00 

7
%s*synth2(
&	Parameter SM_CMD_EN bound to: 2'b01 

=
%s*synth2.
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 

:
%s*synth2+
)	Parameter SM_DONE_WAIT bound to: 2'b11 

Ó
default block is never used226*oasys2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
1738@Z8-226
î
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
2118@Z8-2943
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_axi_mc_wr_cmd_fsm2
2342
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v2
768@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_axi_mc_aw_channel2
2352
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_aw_channel.v2
578@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_axi_mc_w_channel2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_w_channel.v2
648@Z8-638
H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

E
%s*synth26
4	Parameter P_D_WIDTH bound to: 576 - type: integer 

C
%s*synth24
2	Parameter P_D_DEPTH bound to: 8 - type: integer 

D
%s*synth25
3	Parameter P_D_AWIDTH bound to: 3 - type: integer 

5
%s*synth2&
$	Parameter SM_IDLE bound to: 2'b00 

;
%s*synth2,
*	Parameter SM_FIRST_DATA bound to: 2'b01 

<
%s*synth2-
+	Parameter SM_SECOND_DATA bound to: 2'b10 

5
%s*synth2&
$	Parameter SM_WAIT bound to: 2'b11 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_axi_mc_simple_fifo2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
C
%s*synth24
2	Parameter C_WIDTH bound to: 576 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 3 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 8 - type: integer 

6
%s*synth2'
%	Parameter C_EMPTY bound to: 3'b111 

:
%s*synth2+
)	Parameter C_EMPTY_PRE bound to: 3'b000 

5
%s*synth2&
$	Parameter C_FULL bound to: 3'b110 

9
%s*synth2*
(	Parameter C_FULL_PRE bound to: 3'b101 

≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_axi_mc_simple_fifo2
2362
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_axi_mc_w_channel2
2372
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_w_channel.v2
648@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_axi_mc_b_channel2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_b_channel.v2
838@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

A
%s*synth22
0	Parameter P_WIDTH bound to: 4 - type: integer 

A
%s*synth22
0	Parameter P_DEPTH bound to: 4 - type: integer 

B
%s*synth23
1	Parameter P_AWIDTH bound to: 2 - type: integer 

4
%s*synth2%
#	Parameter P_OKAY bound to: 2'b00 

6
%s*synth2'
%	Parameter P_EXOKAY bound to: 2'b01 

6
%s*synth2'
%	Parameter P_SLVERR bound to: 2'b10 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

¢
synthesizing module '%s'638*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized02≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 2 - type: integer 

A
%s*synth22
0	Parameter C_DEPTH bound to: 4 - type: integer 

5
%s*synth2&
$	Parameter C_EMPTY bound to: 2'b11 

9
%s*synth2*
(	Parameter C_EMPTY_PRE bound to: 2'b00 

4
%s*synth2%
#	Parameter C_FULL bound to: 2'b10 

8
%s*synth2)
'	Parameter C_FULL_PRE bound to: 2'b01 

Ω
%done synthesizing module '%s' (%s#%s)256*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized02
2372
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_axi_mc_b_channel2
2382
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_b_channel.v2
838@Z8-256
ê
synthesizing module '%s'638*oasys2$
"mig_7series_v1_9_axi_mc_ar_channel2¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_ar_channel.v2
578@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 

B
%s*synth23
1	Parameter C_AXSIZE bound to: 6 - type: integer 

:
%s*synth2+
)	Parameter P_CMD_WRITE bound to: 3'b000 

9
%s*synth2*
(	Parameter P_CMD_READ bound to: 3'b001 

ä
synthesizing module '%s'638*oasys2!
mig_7series_v1_9_axi_mc_cmd_fsm2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
768@Z8-638
H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

F
%s*synth27
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 

5
%s*synth2&
$	Parameter SM_IDLE bound to: 2'b00 

7
%s*synth2(
&	Parameter SM_CMD_EN bound to: 2'b01 

=
%s*synth2.
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 

5
%s*synth2&
$	Parameter SM_DONE bound to: 2'b11 

Î
default block is never used226*oasys2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
1778@Z8-226
ë
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
2178@Z8-2943
ë
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
2218@Z8-2943
•
%done synthesizing module '%s' (%s#%s)256*oasys2!
mig_7series_v1_9_axi_mc_cmd_fsm2
2392
4502©
§/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v2
768@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
"mig_7series_v1_9_axi_mc_ar_channel2
2402
4502¨
ß/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_ar_channel.v2
578@Z8-256
é
synthesizing module '%s'638*oasys2#
!mig_7series_v1_9_axi_mc_r_channel2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
678@Z8-638
D
%s*synth25
3	Parameter C_ID_WIDTH bound to: 4 - type: integer 

H
%s*synth29
7	Parameter C_DATA_WIDTH bound to: 512 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

K
%s*synth2<
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 

J
%s*synth2;
9	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 

A
%s*synth22
0	Parameter P_WIDTH bound to: 7 - type: integer 

B
%s*synth23
1	Parameter P_DEPTH bound to: 32 - type: integer 

B
%s*synth23
1	Parameter P_AWIDTH bound to: 5 - type: integer 

E
%s*synth26
4	Parameter P_D_WIDTH bound to: 513 - type: integer 

D
%s*synth25
3	Parameter P_D_DEPTH bound to: 32 - type: integer 

D
%s*synth25
3	Parameter P_D_AWIDTH bound to: 5 - type: integer 

4
%s*synth2%
#	Parameter P_OKAY bound to: 2'b00 

6
%s*synth2'
%	Parameter P_EXOKAY bound to: 2'b01 

6
%s*synth2'
%	Parameter P_SLVERR bound to: 2'b10 

6
%s*synth2'
%	Parameter P_DECERR bound to: 2'b11 

2
%s*synth2#
!	Parameter ZERO bound to: 2'b10 

1
%s*synth2"
 	Parameter ONE bound to: 2'b11 

1
%s*synth2"
 	Parameter TWO bound to: 2'b01 

¢
synthesizing module '%s'638*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized12≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
C
%s*synth24
2	Parameter C_WIDTH bound to: 513 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 32 - type: integer 

8
%s*synth2)
'	Parameter C_EMPTY bound to: 5'b11111 

<
%s*synth2-
+	Parameter C_EMPTY_PRE bound to: 5'b00000 

7
%s*synth2(
&	Parameter C_FULL bound to: 5'b11110 

;
%s*synth2,
*	Parameter C_FULL_PRE bound to: 5'b11010 

Ω
%done synthesizing module '%s' (%s#%s)256*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized12
2402
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
¢
synthesizing module '%s'638*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized22≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-638
A
%s*synth22
0	Parameter C_WIDTH bound to: 7 - type: integer 

B
%s*synth23
1	Parameter C_AWIDTH bound to: 5 - type: integer 

B
%s*synth23
1	Parameter C_DEPTH bound to: 32 - type: integer 

8
%s*synth2)
'	Parameter C_EMPTY bound to: 5'b11111 

<
%s*synth2-
+	Parameter C_EMPTY_PRE bound to: 5'b00000 

7
%s*synth2(
&	Parameter C_FULL bound to: 5'b11110 

;
%s*synth2,
*	Parameter C_FULL_PRE bound to: 5'b11010 

Ω
%done synthesizing module '%s' (%s#%s)256*oasys25
3mig_7series_v1_9_axi_mc_simple_fifo__parameterized22
2402
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v2
708@Z8-256
≠
Nreplacing case/wildcard equality operator %s with logical equality operator %s589*oasys2
===2
==2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
2018@Z8-589
ˇ
-case statement is not full and has no default155*oasys2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
3478@Z8-155
ì
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
3318@Z8-2943
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
!mig_7series_v1_9_axi_mc_r_channel2
2412
4502´
¶/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v2
678@Z8-256
í
synthesizing module '%s'638*oasys2%
#mig_7series_v1_9_axi_mc_cmd_arbiter2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_arbiter.v2
618@Z8-638
J
%s*synth2;
9	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 

H
%s*synth29
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 

Q
%s*synth2B
@	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 

P
%s*synth2A
?	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 

W
%s*synth2H
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 

≠
%done synthesizing module '%s' (%s#%s)256*oasys2%
#mig_7series_v1_9_axi_mc_cmd_arbiter2
2422
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_arbiter.v2
618@Z8-256
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
mig_7series_v1_9_axi_mc2
2432
4502°
ú/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/axi/mig_7series_v1_9_axi_mc.v2
908@Z8-256
‰
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
42
mc_app_ecc_multiple_err2
82
mig_7series_v1_9_axi_mc2≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
9558@Z8-689
™
%done synthesizing module '%s' (%s#%s)256*oasys2"
 mig_7series_v1_9_memc_ui_top_axi2
2442
4502≠
®/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v2
728@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mig_1_02
2452
4502ñ
ë/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/design_1_mig_1_0.v2
748@Z8-256
’
synthesizing module '%s'638*oasys2
design_1_mkA4LS_1_02Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-638
æ
synthesizing module '%s'638*oasys2
mkA4LS2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
4488@Z8-638
:
%s*synth2+
)	Parameter hasDebugLogic bound to: 1'b0 

ª
synthesizing module '%s'638*oasys2
FIFO22u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 35 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22
2462
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized02u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 36 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized02
2462
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
Ó
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9678@Z8-3536
Ó
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9938@Z8-3536
Ô
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
10278@Z8-3536
›
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9138@Z8-2943
›
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9138@Z8-2943
›
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
9138@Z8-2943
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
mkA4LS2
2472
4502v
r/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v2
4488@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkA4LS_1_02
2482
4502Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v2
558@Z8-256
’
synthesizing module '%s'638*oasys2
design_1_mkA4LS_2_12Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v2
558@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkA4LS_2_12
2492
4502Ä
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v2
558@Z8-256
‹
synthesizing module '%s'638*oasys2
design_1_mkL2HCrt_1_02Ö
Ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-638
ƒ
synthesizing module '%s'638*oasys2

mkL2HCrt2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9688@Z8-638
‹
synthesizing module '%s'638*oasys2
mkHCrtCompleter2Axi2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized12u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 34 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized12
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized22u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
?
%s*synth20
.	Parameter width bound to: 2 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized22
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized32u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 32 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized32
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized42u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 40 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized42
2492
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
≈
synthesizing module '%s'638*oasys2
	SizedFIFO2{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-638
B
%s*synth23
1	Parameter p1width bound to: 40 - type: integer 

B
%s*synth23
1	Parameter p2depth bound to: 16 - type: integer 

F
%s*synth27
5	Parameter p3cntr_width bound to: 4 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

C
%s*synth24
2	Parameter p2depth2 bound to: 14 - type: integer 

Œ
-case statement is not full and has no default155*oasys2{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
1438@Z8-155
Œ
-case statement is not full and has no default155*oasys2{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
2008@Z8-155
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2
2502
4502{
w/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v2
588@Z8-256
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13438@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
13698@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14048@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14308@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14658@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
14918@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
15218@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16238@Z8-3536
Ä
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
16768@Z8-3536
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11808@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12178@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12158@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
11928@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12028@Z8-2943
Ô
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
12258@Z8-2943
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-29432
100Z17-14
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
mkHCrtCompleter2Axi2
2512
4502Ü
Å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v2
4548@Z8-256
¿
synthesizing module '%s'638*oasys2
mkGMAC2x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-638
¡
synthesizing module '%s'638*oasys2	
SyncBit2y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-638
1
%s*synth2"
 	Parameter init bound to: 1'b0 

‹
%done synthesizing module '%s' (%s#%s)256*oasys2	
SyncBit2
2522
4502y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v2
428@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IODELAY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-638
B
%s*synth23
1	Parameter DELAY_SRC bound to: I - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter IDELAY_TYPE bound to: FIXED - type: string 

K
%s*synth2<
:	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter ODELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

°
%done synthesizing module '%s' (%s#%s)256*oasys2	
IODELAY2
2532
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149598@Z8-256
«
synthesizing module '%s'638*oasys2

SyncResetA2|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 7 - type: integer 

‚
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2
2542
4502|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-638
I
%s*synth2:
8	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFR2
2552
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8568@Z8-256
¡
synthesizing module '%s'638*oasys2	
mkCRC322y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-638
‹
%done synthesizing module '%s' (%s#%s)256*oasys2	
mkCRC322
2562
4502y
u/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v2
558@Z8-256
√
synthesizing module '%s'638*oasys2

SyncFIFO2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncFIFO2
2572
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
◊
synthesizing module '%s'638*oasys2
SyncResetA__parameterized02|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized02
2572
4502|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
ì
synthesizing module '%s'638*oasys2
ODDR__parameterized02;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

Æ
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR__parameterized02
2572
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
209978@Z8-256
Õ
synthesizing module '%s'638*oasys2
ResetInverter2
{/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-638
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetInverter2
2582
4502
{/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v2
308@Z8-256
”
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized02z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

@
%s*synth21
/	Parameter depth bound to: 16 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 4 - type: integer 

Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized02
2582
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v2
478@Z8-256
Ò
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
15758@Z8-3536
€
%done synthesizing module '%s' (%s#%s)256*oasys2
mkGMAC2
2592
4502x
t/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v2
3858@Z8-256
ƒ
synthesizing module '%s'638*oasys2

mkL2Proc2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-638
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized52u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized52
2592
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
FIFO2__parameterized62u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 48 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized62
2592
4502u
q/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v2
518@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2Proc2
2602
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
1128@Z8-256
ä
synthesizing module '%s'638*oasys2
IBUFDS_GTE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-638
E
%s*synth26
4	Parameter CLKCM_CFG bound to: TRUE - type: string 

G
%s*synth28
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter CLKSWING_CFG bound to: 2'b11 

•
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22
2612
4502;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109368@Z8-256
◊
synthesizing module '%s'638*oasys2
SyncResetA__parameterized12|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 0 - type: integer 

Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized12
2612
4502|
x/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v2
438@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2

mkL2HCrt2
2622
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v2
9688@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_mkL2HCrt_1_02
2632
4502Ö
Ä/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v2
558@Z8-256
Ò
synthesizing module '%s'638*oasys2
design_1_v_axi4s_vid_out_1_02ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/synth/design_1_v_axi4s_vid_out_1_0.v2
568@Z8-638
†
synthesizing module '%s'638*oasys2(
&v_axi4s_vid_out_v3_0_axi4s_vid_out_top2∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v2
578@Z8-638
S
%s*synth2D
B	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 

M
%s*synth2>
<	Parameter VID_OUT_DATA_WIDTH bound to: 16 - type: integer 

U
%s*synth2F
D	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

H
%s*synth29
7	Parameter FILL_GUARDBAND bound to: 3 - type: integer 

J
%s*synth2;
9	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 

î
synthesizing module '%s'638*oasys2"
 v_axi4s_vid_out_v3_0_out_coupler2≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v2
678@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

H
%s*synth29
7	Parameter FILL_GUARDBAND bound to: 3 - type: integer 

§
synthesizing module '%s'638*oasys2*
(v_axi4s_vid_out_v3_0_bridge_async_fifo_22∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2
668@Z8-638
D
%s*synth25
3	Parameter RAM_WIDTH bound to: 19 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

ø
%done synthesizing module '%s' (%s#%s)256*oasys2*
(v_axi4s_vid_out_v3_0_bridge_async_fifo_22
2642
4502∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v2
668@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2"
 v_axi4s_vid_out_v3_0_out_coupler2
2652
4502≤
≠/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v2
678@Z8-256
é
synthesizing module '%s'638*oasys2
v_axi4s_vid_out_v3_0_out_sync2Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v2
988@Z8-638
H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

J
%s*synth2;
9	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 

©
%done synthesizing module '%s' (%s#%s)256*oasys2
v_axi4s_vid_out_v3_0_out_sync2
2662
4502Ø
™/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v2
988@Z8-256
†
synthesizing module '%s'638*oasys2(
&v_axi4s_vid_out_v3_0_vid_out_formatter2∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v2
638@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

ª
%done synthesizing module '%s' (%s#%s)256*oasys2(
&v_axi4s_vid_out_v3_0_vid_out_formatter2
2672
4502∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v2
638@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2(
&v_axi4s_vid_out_v3_0_axi4s_vid_out_top2
2682
4502∏
≥/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v2
578@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_v_axi4s_vid_out_1_02
2692
4502ì
é/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/synth/design_1_v_axi4s_vid_out_1_0.v2
568@Z8-256
Ó
synthesizing module '%s'638*oasys2
design_1_v_vid_in_axi4s_1_02ë
å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/synth/design_1_v_vid_in_axi4s_1_0.v2
568@Z8-638
ö
synthesizing module '%s'638*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_axi4s_top2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v2
578@Z8-638
S
%s*synth2D
B	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 

O
%s*synth2@
>	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 

L
%s*synth2=
;	Parameter VID_IN_DATA_WIDTH bound to: 16 - type: integer 

U
%s*synth2F
D	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 

F
%s*synth27
5	Parameter PADDING_BITS bound to: 0 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

ö
synthesizing module '%s'638*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_formatter2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v2
628@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

µ
%done synthesizing module '%s' (%s#%s)256*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_formatter2
2702
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_formatter.v2
628@Z8-256
é
synthesizing module '%s'638*oasys2 
v_vid_in_axi4s_v3_0_in_coupler2Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v2
698@Z8-638
E
%s*synth26
4	Parameter DATA_WIDTH bound to: 16 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

K
%s*synth2<
:	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 

¶
synthesizing module '%s'638*oasys2,
*v_vid_in_axi4s_v3_0_in_bridge_async_fifo_22∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v2
668@Z8-638
D
%s*synth25
3	Parameter RAM_WIDTH bound to: 19 - type: integer 

H
%s*synth29
7	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 

¡
%done synthesizing module '%s' (%s#%s)256*oasys2,
*v_vid_in_axi4s_v3_0_in_bridge_async_fifo_22
2712
4502∫
µ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2.v2
668@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2 
v_vid_in_axi4s_v3_0_in_coupler2
2722
4502Æ
©/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_in_coupler.v2
698@Z8-256
á
,zero replication count - replication ignored693*oasys2¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v2
1168@Z8-693
µ
%done synthesizing module '%s' (%s#%s)256*oasys2&
$v_vid_in_axi4s_v3_0_vid_in_axi4s_top2
2732
4502¥
Ø/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/v_vid_in_axi4s_v3_0/hdl/verilog/v_vid_in_axi4s_v3_0_vid_in_axi4s_top.v2
578@Z8-256
â
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_v_vid_in_axi4s_1_02
2742
4502ë
å/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/synth/design_1_v_vid_in_axi4s_1_0.v2
568@Z8-256
‚
synthesizing module '%s'638*oasys2
design_1_xlconstant_1_02â
Ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v2
568@Z8-638
≈
synthesizing module '%s'638*oasys2

xlconstant2z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/work/xlconstant.v2
238@Z8-638
C
%s*synth24
2	Parameter CONST_VAL bound to: 0 - type: integer 

E
%s*synth26
4	Parameter CONST_WIDTH bound to: 6 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2

xlconstant2
2752
4502z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/work/xlconstant.v2
238@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys2
design_1_xlconstant_1_02
2762
4502â
Ñ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v2
568@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2

design_12
2772
4502\
X/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/hdl/design_1.v2
48@Z8-256
Ä
-case statement is not full and has no default155*oasys2-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
2628@Z8-155
è
%done synthesizing module '%s' (%s#%s)256*oasys2	
fpgaTop2
2782
4502-
)/home/shep/projects/hotline/rtl/fpgaTop.v2
58@Z8-256
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[7]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[6]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[5]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[4]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[3]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[2]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpix_n2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_p2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_n2
0Z8-3917
`
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2

i2c_rstb2
1Z8-3917
7
%s*synth2(
&DF_module type graph has attr IBUFGDS

:
%s*synth2+
)DF_module type graph has attr IDELAYCTRL

8
%s*synth2)
'DF_module type graph has attr design_1

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

4
%s*synth2%
#DF_module type graph has attr xVIA

3
%s*synth2$
"DF_module type graph has attr GND

3
%s*synth2$
"DF_module type graph has attr VCC

M
%s*synth2>
<DF_module type graph has attr design_1_axi_interconnect_1_0

3
%s*synth2$
"DF_module type graph has attr GND

H
%s*synth29
7DF_module type graph has attr m00_couplers_imp_1HQUX1D

G
%s*synth28
6DF_module type graph has attr m01_couplers_imp_CW3EGV

H
%s*synth29
7DF_module type graph has attr m02_couplers_imp_1IQC0SC

G
%s*synth28
6DF_module type graph has attr s00_couplers_imp_A5QIOZ

?
%s*synth20
.DF_module type graph has attr design_1_xbar_0

N
%s*synth2?
=DF_module type graph has attr axi_crossbar_v2_0_axi_crossbar

O
%s*synth2@
>DF_module type graph has attr axi_crossbar_v2_0_crossbar_sasd

S
%s*synth2D
BDF_module type graph has attr axi_crossbar_v2_0_addr_arbiter_sasd

N
%s*synth2?
=DF_module type graph has attr axi_crossbar_v2_0_addr_decoder

Y
%s*synth2J
HDF_module type graph has attr generic_baseblocks_v2_0_comparator_static

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

i
%s*synth2Z
XDF_module type graph has attr generic_baseblocks_v2_0_comparator_static__parameterized0

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

i
%s*synth2Z
XDF_module type graph has attr generic_baseblocks_v2_0_comparator_static__parameterized1

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

J
%s*synth2;
9DF_module type graph has attr axi_crossbar_v2_0_splitter

Z
%s*synth2K
IDF_module type graph has attr axi_crossbar_v2_0_splitter__parameterized0

O
%s*synth2@
>DF_module type graph has attr generic_baseblocks_v2_0_mux_enc

O
%s*synth2@
>DF_module type graph has attr generic_baseblocks_v2_0_mux_enc

O
%s*synth2@
>DF_module type graph has attr generic_baseblocks_v2_0_mux_enc

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized0

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized0

O
%s*synth2@
>DF_module type graph has attr generic_baseblocks_v2_0_mux_enc

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized1

[
%s*synth2L
JDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice

O
%s*synth2@
>DF_module type graph has attr generic_baseblocks_v2_0_mux_enc

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized2

N
%s*synth2?
=DF_module type graph has attr axi_crossbar_v2_0_decerr_slave

E
%s*synth26
4-------> Message [Synth 8-3331] suppressed 41 times

M
%s*synth2>
<DF_module type graph has attr design_1_axi_interconnect_2_1

3
%s*synth2$
"DF_module type graph has attr GND

H
%s*synth29
7DF_module type graph has attr m00_couplers_imp_1GO73FE

G
%s*synth28
6DF_module type graph has attr s00_couplers_imp_OOUNSO

3
%s*synth2$
"DF_module type graph has attr GND

B
%s*synth23
1DF_module type graph has attr design_1_auto_us_0

M
%s*synth2>
<DF_module type graph has attr axi_dwidth_converter_v2_0_top

U
%s*synth2F
DDF_module type graph has attr axi_dwidth_converter_v2_0_axi_upsizer

Z
%s*synth2K
IDF_module type graph has attr axi_register_slice_v2_0_axi_register_slice

R
%s*synth2C
ADF_module type graph has attr axi_infrastructure_v1_0_axi2vector

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized0

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized1

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized2

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized3

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized4

R
%s*synth2C
ADF_module type graph has attr axi_infrastructure_v1_0_vector2axi

S
%s*synth2D
BDF_module type graph has attr axi_dwidth_converter_v2_0_a_upsizer

T
%s*synth2E
CDF_module type graph has attr generic_baseblocks_v2_0_command_fifo

S
%s*synth2D
BDF_module type graph has attr axi_dwidth_converter_v2_0_r_upsizer

j
%s*synth2[
YDF_module type graph has attr axi_register_slice_v2_0_axi_register_slice__parameterized0

b
%s*synth2S
QDF_module type graph has attr axi_infrastructure_v1_0_axi2vector__parameterized0

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized0

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized5

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized2

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized0

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized6

b
%s*synth2S
QDF_module type graph has attr axi_infrastructure_v1_0_vector2axi__parameterized0

H
%s*synth29
7DF_module type graph has attr s01_couplers_imp_1EUCYPY

3
%s*synth2$
"DF_module type graph has attr GND

B
%s*synth23
1DF_module type graph has attr design_1_auto_us_1

]
%s*synth2N
LDF_module type graph has attr axi_dwidth_converter_v2_0_top__parameterized0

e
%s*synth2V
TDF_module type graph has attr axi_dwidth_converter_v2_0_axi_upsizer__parameterized0

j
%s*synth2[
YDF_module type graph has attr axi_register_slice_v2_0_axi_register_slice__parameterized1

R
%s*synth2C
ADF_module type graph has attr axi_infrastructure_v1_0_axi2vector

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized3

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized1

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized2

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized0

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized4

R
%s*synth2C
ADF_module type graph has attr axi_infrastructure_v1_0_vector2axi

c
%s*synth2T
RDF_module type graph has attr axi_dwidth_converter_v2_0_a_upsizer__parameterized0

T
%s*synth2E
CDF_module type graph has attr generic_baseblocks_v2_0_command_fifo

S
%s*synth2D
BDF_module type graph has attr axi_dwidth_converter_v2_0_w_upsizer

?
%s*synth20
.DF_module type graph has attr design_1_xbar_1

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_axi_crossbar__parameterized0

J
%s*synth2;
9DF_module type graph has attr axi_crossbar_v2_0_crossbar

N
%s*synth2?
=DF_module type graph has attr axi_crossbar_v2_0_addr_arbiter

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized6

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized7

N
%s*synth2?
=DF_module type graph has attr axi_crossbar_v2_0_addr_arbiter

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized6

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized7

Z
%s*synth2K
IDF_module type graph has attr axi_crossbar_v2_0_splitter__parameterized0

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_decerr_slave__parameterized0

î
3inferred FSM for state register '%s' in module '%s'802*oasys2
gen_axi.write_cs_reg20
.axi_crossbar_v2_0_decerr_slave__parameterized0Z8-802
O
%s*synth2@
>DF_module type graph has attr axi_crossbar_v2_0_si_transactor

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized0

i
%s*synth2Z
XDF_module type graph has attr generic_baseblocks_v2_0_comparator_static__parameterized2

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized3

P
%s*synth2A
?DF_module type graph has attr axi_data_fifo_v2_0_axic_srl_fifo

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

_
%s*synth2P
NDF_module type graph has attr axi_crossbar_v2_0_si_transactor__parameterized0

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized0

i
%s*synth2Z
XDF_module type graph has attr generic_baseblocks_v2_0_comparator_static__parameterized2

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized4

`
%s*synth2Q
ODF_module type graph has attr axi_data_fifo_v2_0_axic_srl_fifo__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

Z
%s*synth2K
IDF_module type graph has attr axi_crossbar_v2_0_splitter__parameterized0

N
%s*synth2?
=DF_module type graph has attr axi_crossbar_v2_0_wdata_router

T
%s*synth2E
CDF_module type graph has attr axi_data_fifo_v2_0_axic_reg_srl_fifo

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

_
%s*synth2P
NDF_module type graph has attr axi_crossbar_v2_0_si_transactor__parameterized1

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized0

i
%s*synth2Z
XDF_module type graph has attr generic_baseblocks_v2_0_comparator_static__parameterized2

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized3

`
%s*synth2Q
ODF_module type graph has attr axi_data_fifo_v2_0_axic_srl_fifo__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

_
%s*synth2P
NDF_module type graph has attr axi_crossbar_v2_0_si_transactor__parameterized2

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized0

i
%s*synth2Z
XDF_module type graph has attr generic_baseblocks_v2_0_comparator_static__parameterized2

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

Q
%s*synth2B
@DF_module type graph has attr generic_baseblocks_v2_0_carry_and

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized4

P
%s*synth2A
?DF_module type graph has attr axi_data_fifo_v2_0_axic_srl_fifo

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

Z
%s*synth2K
IDF_module type graph has attr axi_crossbar_v2_0_splitter__parameterized0

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_wdata_router__parameterized0

d
%s*synth2U
SDF_module type graph has attr axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized1

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized1

K
%s*synth2<
:DF_module type graph has attr axi_crossbar_v2_0_wdata_mux

d
%s*synth2U
SDF_module type graph has attr axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized1

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized5

`
%s*synth2Q
ODF_module type graph has attr axi_data_fifo_v2_0_axic_srl_fifo__parameterized1

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

j
%s*synth2[
YDF_module type graph has attr axi_register_slice_v2_0_axi_register_slice__parameterized2

b
%s*synth2S
QDF_module type graph has attr axi_infrastructure_v1_0_axi2vector__parameterized1

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized7

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized5

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized8

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized7

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized6

b
%s*synth2S
QDF_module type graph has attr axi_infrastructure_v1_0_vector2axi__parameterized1

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized1

^
%s*synth2O
MDF_module type graph has attr axi_crossbar_v2_0_addr_decoder__parameterized1

[
%s*synth2L
JDF_module type graph has attr axi_crossbar_v2_0_wdata_mux__parameterized0

d
%s*synth2U
SDF_module type graph has attr axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

_
%s*synth2P
NDF_module type graph has attr generic_baseblocks_v2_0_mux_enc__parameterized5

`
%s*synth2Q
ODF_module type graph has attr axi_data_fifo_v2_0_axic_srl_fifo__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

L
%s*synth2=
;DF_module type graph has attr axi_data_fifo_v2_0_ndeep_srl

7
%s*synth2(
&DF_module type graph has attr SRLC32E

j
%s*synth2[
YDF_module type graph has attr axi_register_slice_v2_0_axi_register_slice__parameterized2

b
%s*synth2S
QDF_module type graph has attr axi_infrastructure_v1_0_axi2vector__parameterized1

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized7

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized5

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized8

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized7

k
%s*synth2\
ZDF_module type graph has attr axi_register_slice_v2_0_axic_register_slice__parameterized6

b
%s*synth2S
QDF_module type graph has attr axi_infrastructure_v1_0_vector2axi__parameterized1

E
%s*synth26
4DF_module type graph has attr design_1_axi_vdma_1_0

8
%s*synth2)
'DF_module type graph has attr axi_vdma

C
%s*synth24
2DF_module type graph has attr axi_vdma_rst_module

>
%s*synth2/
-DF_module type graph has attr axi_vdma_reset

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized1

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized1

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

>
%s*synth2/
-DF_module type graph has attr axi_vdma_reset

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized1

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized1

<
%s*synth2-
+DF_module type graph has attr axi_vdma_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized0

?
%s*synth20
.DF_module type graph has attr axi_vdma_reg_if

@
%s*synth21
/DF_module type graph has attr axi_vdma_lite_if

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

?
%s*synth20
.DF_module type graph has attr axi_vdma_intrpt

=
%s*synth2.
,DF_module type graph has attr axi_datamover

L
%s*synth2=
;DF_module type graph has attr axi_datamover_mm2s_full_wrap

C
%s*synth24
2DF_module type graph has attr axi_datamover_reset

H
%s*synth29
7DF_module type graph has attr axi_datamover_cmd_status

B
%s*synth23
1DF_module type graph has attr axi_datamover_fifo

:
%s*synth2+
)DF_module type graph has attr srl_fifo_f

>
%s*synth2/
-DF_module type graph has attr srl_fifo_rbu_f

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

:
%s*synth2+
)DF_module type graph has attr dynshreg_f

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized0

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized0

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized0

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized0

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

L
%s*synth2=
;DF_module type graph has attr axi_datamover_rd_status_cntl

A
%s*synth22
0DF_module type graph has attr axi_datamover_pcc

G
%s*synth28
6DF_module type graph has attr axi_datamover_strb_gen2

W
%s*synth2H
FDF_module type graph has attr axi_datamover_strb_gen2__parameterized0

G
%s*synth28
6DF_module type graph has attr axi_datamover_addr_cntl

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized1

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized1

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized1

U
%s*synth2F
DDF_module type graph has attr cntr_incr_decr_addn_f__parameterized0

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized1

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

I
%s*synth2:
8DF_module type graph has attr axi_datamover_rddata_cntl

C
%s*synth24
2DF_module type graph has attr axi_datamover_rdmux

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized2

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized2

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized2

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized2

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

C
%s*synth24
2DF_module type graph has attr axi_datamover_rd_sf

J
%s*synth2;
9DF_module type graph has attr axi_datamover_sfifo_autord

<
%s*synth2-
+DF_module type graph has attr sync_fifo_fg

T
%s*synth2E
CDF_module type graph has attr fifo_generator_v10_0__parameterized3

Z
%s*synth2K
IDF_module type graph has attr fifo_generator_v10_0_synth__parameterized1

g
%s*synth2X
VDF_module type graph has attr fifo_generator_v10_0_fifo_generator_top__parameterized1

[
%s*synth2L
JDF_module type graph has attr fifo_generator_v10_0_fifo_generator_ramfifo

V
%s*synth2G
EDF_module type graph has attr fifo_generator_v10_0_reset_blk_ramfifo

^
%s*synth2O
MDF_module type graph has attr fifo_generator_v10_0_input_blk__parameterized1

_
%s*synth2P
NDF_module type graph has attr fifo_generator_v10_0_output_blk__parameterized1

K
%s*synth2<
:DF_module type graph has attr fifo_generator_v10_0_memory

@
%s*synth21
/DF_module type graph has attr blk_mem_gen_v8_0

F
%s*synth27
5DF_module type graph has attr blk_mem_gen_v8_0_synth

P
%s*synth2A
?DF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_top

T
%s*synth2E
CDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_input_block

U
%s*synth2F
DDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_output_block

Y
%s*synth2J
HDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_generic_cstr

W
%s*synth2H
FDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_prim_width

\
%s*synth2M
KDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6

M
%s*synth2>
<DF_module type graph has attr fifo_generator_v10_0_rd_logic

P
%s*synth2A
?DF_module type graph has attr fifo_generator_v10_0_rd_bin_cntr

W
%s*synth2H
FDF_module type graph has attr fifo_generator_v10_0_rd_status_flags_ss

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

Y
%s*synth2J
HDF_module type graph has attr fifo_generator_v10_0_rd_handshaking_flags

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_rd_fwft

J
%s*synth2;
9DF_module type graph has attr fifo_generator_v10_0_dc_ss

N
%s*synth2?
=DF_module type graph has attr fifo_generator_v10_0_updn_cntr

M
%s*synth2>
<DF_module type graph has attr fifo_generator_v10_0_wr_logic

P
%s*synth2A
?DF_module type graph has attr fifo_generator_v10_0_wr_bin_cntr

W
%s*synth2H
FDF_module type graph has attr fifo_generator_v10_0_wr_status_flags_ss

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

Y
%s*synth2J
HDF_module type graph has attr fifo_generator_v10_0_wr_handshaking_flags

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized0

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized0

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized0

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized0

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

L
%s*synth2=
;DF_module type graph has attr axi_datamover_s2mm_full_wrap

C
%s*synth24
2DF_module type graph has attr axi_datamover_reset

X
%s*synth2I
GDF_module type graph has attr axi_datamover_cmd_status__parameterized0

B
%s*synth23
1DF_module type graph has attr axi_datamover_fifo

:
%s*synth2+
)DF_module type graph has attr srl_fifo_f

>
%s*synth2/
-DF_module type graph has attr srl_fifo_rbu_f

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

:
%s*synth2+
)DF_module type graph has attr dynshreg_f

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized3

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized3

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized3

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized3

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

L
%s*synth2=
;DF_module type graph has attr axi_datamover_wr_status_cntl

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized4

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized4

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized4

U
%s*synth2F
DDF_module type graph has attr cntr_incr_decr_addn_f__parameterized1

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized4

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized5

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized5

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized5

U
%s*synth2F
DDF_module type graph has attr cntr_incr_decr_addn_f__parameterized1

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized5

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

W
%s*synth2H
FDF_module type graph has attr axi_datamover_addr_cntl__parameterized0

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized1

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized1

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized1

U
%s*synth2F
DDF_module type graph has attr cntr_incr_decr_addn_f__parameterized0

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized1

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

I
%s*synth2:
8DF_module type graph has attr axi_datamover_wrdata_cntl

G
%s*synth28
6DF_module type graph has attr axi_datamover_strb_gen2

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized8

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized8

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized8

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized8

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

I
%s*synth2:
8DF_module type graph has attr axi_datamover_skid2mm_buf

F
%s*synth27
5DF_module type graph has attr axi_datamover_wr_demux

D
%s*synth25
3DF_module type graph has attr axi_datamover_ibttcc

J
%s*synth2;
9DF_module type graph has attr axi_datamover_s2mm_realign

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized6

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized6

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized6

E
%s*synth26
4DF_module type graph has attr cntr_incr_decr_addn_f

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized6

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

7
%s*synth2(
&DF_module type graph has attr SRLC16E

J
%s*synth2;
9DF_module type graph has attr axi_datamover_s2mm_scatter

L
%s*synth2=
;DF_module type graph has attr axi_datamover_mssai_skid_buf

I
%s*synth2:
8DF_module type graph has attr axi_datamover_ms_strb_set

W
%s*synth2H
FDF_module type graph has attr axi_datamover_strb_gen2__parameterized1

R
%s*synth2C
ADF_module type graph has attr axi_datamover_fifo__parameterized7

J
%s*synth2;
9DF_module type graph has attr srl_fifo_f__parameterized7

N
%s*synth2?
=DF_module type graph has attr srl_fifo_rbu_f__parameterized7

U
%s*synth2F
DDF_module type graph has attr cntr_incr_decr_addn_f__parameterized2

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

7
%s*synth2(
&DF_module type graph has attr MUXCY_L

5
%s*synth2&
$DF_module type graph has attr XORCY

3
%s*synth2$
"DF_module type graph has attr FDS

J
%s*synth2;
9DF_module type graph has attr dynshreg_f__parameterized7

G
%s*synth28
6DF_module type graph has attr axi_datamover_indet_btt

Z
%s*synth2K
IDF_module type graph has attr axi_datamover_sfifo_autord__parameterized0

L
%s*synth2=
;DF_module type graph has attr sync_fifo_fg__parameterized0

T
%s*synth2E
CDF_module type graph has attr fifo_generator_v10_0__parameterized5

Z
%s*synth2K
IDF_module type graph has attr fifo_generator_v10_0_synth__parameterized2

g
%s*synth2X
VDF_module type graph has attr fifo_generator_v10_0_fifo_generator_top__parameterized2

k
%s*synth2\
ZDF_module type graph has attr fifo_generator_v10_0_fifo_generator_ramfifo__parameterized0

V
%s*synth2G
EDF_module type graph has attr fifo_generator_v10_0_reset_blk_ramfifo

^
%s*synth2O
MDF_module type graph has attr fifo_generator_v10_0_input_blk__parameterized2

_
%s*synth2P
NDF_module type graph has attr fifo_generator_v10_0_output_blk__parameterized2

[
%s*synth2L
JDF_module type graph has attr fifo_generator_v10_0_memory__parameterized0

I
%s*synth2:
8DF_module type graph has attr fifo_generator_v10_0_dmem

]
%s*synth2N
LDF_module type graph has attr fifo_generator_v10_0_rd_logic__parameterized0

`
%s*synth2Q
ODF_module type graph has attr fifo_generator_v10_0_rd_bin_cntr__parameterized0

g
%s*synth2X
VDF_module type graph has attr fifo_generator_v10_0_rd_status_flags_ss__parameterized0

\
%s*synth2M
KDF_module type graph has attr fifo_generator_v10_0_compare__parameterized0

\
%s*synth2M
KDF_module type graph has attr fifo_generator_v10_0_compare__parameterized0

\
%s*synth2M
KDF_module type graph has attr fifo_generator_v10_0_compare__parameterized0

i
%s*synth2Z
XDF_module type graph has attr fifo_generator_v10_0_rd_handshaking_flags__parameterized0

Z
%s*synth2K
IDF_module type graph has attr fifo_generator_v10_0_dc_ss__parameterized0

^
%s*synth2O
MDF_module type graph has attr fifo_generator_v10_0_updn_cntr__parameterized0

]
%s*synth2N
LDF_module type graph has attr fifo_generator_v10_0_wr_logic__parameterized0

`
%s*synth2Q
ODF_module type graph has attr fifo_generator_v10_0_wr_bin_cntr__parameterized0

g
%s*synth2X
VDF_module type graph has attr fifo_generator_v10_0_wr_status_flags_ss__parameterized0

\
%s*synth2M
KDF_module type graph has attr fifo_generator_v10_0_compare__parameterized0

\
%s*synth2M
KDF_module type graph has attr fifo_generator_v10_0_compare__parameterized0

Y
%s*synth2J
HDF_module type graph has attr fifo_generator_v10_0_wr_handshaking_flags

Z
%s*synth2K
IDF_module type graph has attr axi_datamover_sfifo_autord__parameterized1

L
%s*synth2=
;DF_module type graph has attr sync_fifo_fg__parameterized1

T
%s*synth2E
CDF_module type graph has attr fifo_generator_v10_0__parameterized7

Z
%s*synth2K
IDF_module type graph has attr fifo_generator_v10_0_synth__parameterized3

g
%s*synth2X
VDF_module type graph has attr fifo_generator_v10_0_fifo_generator_top__parameterized3

k
%s*synth2\
ZDF_module type graph has attr fifo_generator_v10_0_fifo_generator_ramfifo__parameterized1

V
%s*synth2G
EDF_module type graph has attr fifo_generator_v10_0_reset_blk_ramfifo

^
%s*synth2O
MDF_module type graph has attr fifo_generator_v10_0_input_blk__parameterized3

_
%s*synth2P
NDF_module type graph has attr fifo_generator_v10_0_output_blk__parameterized3

[
%s*synth2L
JDF_module type graph has attr fifo_generator_v10_0_memory__parameterized1

P
%s*synth2A
?DF_module type graph has attr blk_mem_gen_v8_0__parameterized1

V
%s*synth2G
EDF_module type graph has attr blk_mem_gen_v8_0_synth__parameterized0

`
%s*synth2Q
ODF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_top__parameterized0

d
%s*synth2U
SDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_input_block__parameterized0

e
%s*synth2V
TDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_output_block__parameterized0

i
%s*synth2Z
XDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_generic_cstr__parameterized0

g
%s*synth2X
VDF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized0

l
%s*synth2]
[DF_module type graph has attr blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6__parameterized0

M
%s*synth2>
<DF_module type graph has attr fifo_generator_v10_0_rd_logic

P
%s*synth2A
?DF_module type graph has attr fifo_generator_v10_0_rd_bin_cntr

W
%s*synth2H
FDF_module type graph has attr fifo_generator_v10_0_rd_status_flags_ss

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

Y
%s*synth2J
HDF_module type graph has attr fifo_generator_v10_0_rd_handshaking_flags

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_rd_fwft

J
%s*synth2;
9DF_module type graph has attr fifo_generator_v10_0_dc_ss

N
%s*synth2?
=DF_module type graph has attr fifo_generator_v10_0_updn_cntr

M
%s*synth2>
<DF_module type graph has attr fifo_generator_v10_0_wr_logic

P
%s*synth2A
?DF_module type graph has attr fifo_generator_v10_0_wr_bin_cntr

W
%s*synth2H
FDF_module type graph has attr fifo_generator_v10_0_wr_status_flags_ss

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_compare

Y
%s*synth2J
HDF_module type graph has attr fifo_generator_v10_0_wr_handshaking_flags

F
%s*synth27
5DF_module type graph has attr axi_datamover_stbs_set

V
%s*synth2G
EDF_module type graph has attr axi_datamover_stbs_set__parameterized0

F
%s*synth27
5DF_module type graph has attr axi_datamover_skid_buf

C
%s*synth24
2DF_module type graph has attr axi_vdma_reg_module

A
%s*synth22
0DF_module type graph has attr axi_vdma_register

@
%s*synth21
/DF_module type graph has attr axi_vdma_reg_mux

B
%s*synth23
1DF_module type graph has attr axi_vdma_regdirect

=
%s*synth2.
,DF_module type graph has attr axi_vdma_mngr

;
%s*synth2,
*DF_module type graph has attr axi_vdma_sm

B
%s*synth23
1DF_module type graph has attr axi_vdma_cmdsts_if

A
%s*synth22
0DF_module type graph has attr axi_vdma_sts_mngr

F
%s*synth27
5DF_module type graph has attr axi_vdma_vidreg_module

B
%s*synth23
1DF_module type graph has attr axi_vdma_vregister

E
%s*synth26
4DF_module type graph has attr axi_vdma_vaddrreg_mux

E
%s*synth26
4DF_module type graph has attr axi_vdma_genlock_mngr

D
%s*synth25
3DF_module type graph has attr axi_vdma_genlock_mux

B
%s*synth23
1DF_module type graph has attr axi_vdma_greycoder

B
%s*synth23
1DF_module type graph has attr axi_vdma_fsync_gen

@
%s*synth21
/DF_module type graph has attr axi_vdma_vid_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized3

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

@
%s*synth21
/DF_module type graph has attr axi_vdma_sof_gen

E
%s*synth26
4DF_module type graph has attr axi_vdma_mm2s_linebuf

A
%s*synth22
0DF_module type graph has attr axi_vdma_skid_buf

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized5

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized5

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized6

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized6

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized6

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized6

F
%s*synth27
5DF_module type graph has attr axi_vdma_afifo_builtin

D
%s*synth25
3DF_module type graph has attr fifo_generator_v10_0

J
%s*synth2;
9DF_module type graph has attr fifo_generator_v10_0_synth

W
%s*synth2H
FDF_module type graph has attr fifo_generator_v10_0_fifo_generator_top

L
%s*synth2=
;DF_module type graph has attr fifo_generator_v10_0_builtin

N
%s*synth2?
=DF_module type graph has attr fifo_generator_v10_0_input_blk

R
%s*synth2C
ADF_module type graph has attr fifo_generator_v10_0_reset_builtin

O
%s*synth2@
>DF_module type graph has attr fifo_generator_v10_0_output_blk

S
%s*synth2D
BDF_module type graph has attr fifo_generator_v10_0_builtin_top_v6

X
%s*synth2I
GDF_module type graph has attr fifo_generator_v10_0_builtin_extdepth_v6

T
%s*synth2E
CDF_module type graph has attr fifo_generator_v10_0_builtin_prim_v6

S
%s*synth2D
BDF_module type graph has attr axi_vdma_reg_module__parameterized0

Q
%s*synth2B
@DF_module type graph has attr axi_vdma_register__parameterized0

P
%s*synth2A
?DF_module type graph has attr axi_vdma_reg_mux__parameterized0

B
%s*synth23
1DF_module type graph has attr axi_vdma_regdirect

M
%s*synth2>
<DF_module type graph has attr axi_vdma_mngr__parameterized0

K
%s*synth2<
:DF_module type graph has attr axi_vdma_sm__parameterized0

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

R
%s*synth2C
ADF_module type graph has attr axi_vdma_cmdsts_if__parameterized0

A
%s*synth22
0DF_module type graph has attr axi_vdma_sts_mngr

F
%s*synth27
5DF_module type graph has attr axi_vdma_vidreg_module

B
%s*synth23
1DF_module type graph has attr axi_vdma_vregister

E
%s*synth26
4DF_module type graph has attr axi_vdma_vaddrreg_mux

E
%s*synth26
4DF_module type graph has attr axi_vdma_genlock_mngr

D
%s*synth25
3DF_module type graph has attr axi_vdma_genlock_mux

B
%s*synth23
1DF_module type graph has attr axi_vdma_greycoder

R
%s*synth2C
ADF_module type graph has attr axi_vdma_fsync_gen__parameterized0

@
%s*synth21
/DF_module type graph has attr axi_vdma_vid_cdc

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized3

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

@
%s*synth21
/DF_module type graph has attr axi_vdma_sof_gen

E
%s*synth26
4DF_module type graph has attr axi_vdma_s2mm_linebuf

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized5

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized5

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized4

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized5

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

V
%s*synth2G
EDF_module type graph has attr axi_vdma_afifo_builtin__parameterized0

T
%s*synth2E
CDF_module type graph has attr fifo_generator_v10_0__parameterized1

Z
%s*synth2K
IDF_module type graph has attr fifo_generator_v10_0_synth__parameterized0

g
%s*synth2X
VDF_module type graph has attr fifo_generator_v10_0_fifo_generator_top__parameterized0

\
%s*synth2M
KDF_module type graph has attr fifo_generator_v10_0_builtin__parameterized0

^
%s*synth2O
MDF_module type graph has attr fifo_generator_v10_0_input_blk__parameterized0

R
%s*synth2C
ADF_module type graph has attr fifo_generator_v10_0_reset_builtin

_
%s*synth2P
NDF_module type graph has attr fifo_generator_v10_0_output_blk__parameterized0

c
%s*synth2T
RDF_module type graph has attr fifo_generator_v10_0_builtin_top_v6__parameterized0

h
%s*synth2Y
WDF_module type graph has attr fifo_generator_v10_0_builtin_extdepth_v6__parameterized0

T
%s*synth2E
CDF_module type graph has attr fifo_generator_v10_0_builtin_prim_v6

A
%s*synth22
0DF_module type graph has attr axi_vdma_skid_buf

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized2

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized5

L
%s*synth2=
;DF_module type graph has attr axi_vdma_cdc__parameterized6

@
%s*synth21
/DF_module type graph has attr design_1_mig_1_0

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_iodelay_ctrl

4
%s*synth2%
#DF_module type graph has attr BUFG

:
%s*synth2+
)DF_module type graph has attr IDELAYCTRL

I
%s*synth2:
8DF_module type graph has attr mig_7series_v1_9_clk_ibuf

G
%s*synth28
6DF_module type graph has attr IBUFGDS__parameterized0

H
%s*synth29
7DF_module type graph has attr mig_7series_v1_9_tempmon

4
%s*synth2%
#DF_module type graph has attr XADC

O
%s*synth2@
>DF_module type graph has attr mig_7series_v1_9_infrastructure

9
%s*synth2*
(DF_module type graph has attr PLLE2_ADV

4
%s*synth2%
#DF_module type graph has attr BUFH

4
%s*synth2%
#DF_module type graph has attr BUFG

:
%s*synth2+
)DF_module type graph has attr MMCME2_ADV

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_memc_ui_top_axi

J
%s*synth2;
9DF_module type graph has attr mig_7series_v1_9_mem_intfc

C
%s*synth24
2DF_module type graph has attr mig_7series_v1_9_mc

J
%s*synth2;
9DF_module type graph has attr mig_7series_v1_9_rank_mach

L
%s*synth2=
;DF_module type graph has attr mig_7series_v1_9_rank_common

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_round_robin_arb

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_round_robin_arb__parameterized0

K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_rank_cntrl

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

J
%s*synth2;
9DF_module type graph has attr mig_7series_v1_9_bank_mach

L
%s*synth2=
;DF_module type graph has attr mig_7series_v1_9_bank_common

H
%s*synth29
7DF_module type graph has attr mig_7series_v1_9_arb_mux

L
%s*synth2=
;DF_module type graph has attr mig_7series_v1_9_arb_row_col

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_round_robin_arb__parameterized1

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_round_robin_arb__parameterized1

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_round_robin_arb__parameterized1

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_round_robin_arb__parameterized1

K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_arb_select

K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_bank_cntrl

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_bank_compare

K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_bank_state

K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_bank_queue

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_cntrl__parameterized0

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_bank_compare

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_state__parameterized0

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_queue__parameterized0

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_cntrl__parameterized1

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_bank_compare

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_state__parameterized1

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_queue__parameterized1

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_cntrl__parameterized2

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_bank_compare

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_state__parameterized2

[
%s*synth2L
JDF_module type graph has attr mig_7series_v1_9_bank_queue__parameterized2

I
%s*synth2:
8DF_module type graph has attr mig_7series_v1_9_col_mach

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

L
%s*synth2=
;DF_module type graph has attr mig_7series_v1_9_ddr_phy_top

S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_ddr_mc_phy_wrapper

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo

K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_ddr_mc_phy

O
%s*synth2@
>DF_module type graph has attr mig_7series_v1_9_ddr_phy_4lanes

5
%s*synth2&
$DF_module type graph has attr BUFIO

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_byte_lane

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

R
%s*synth2C
ADF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized0

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized0

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized1

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized0

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized2

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized0

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

;
%s*synth2,
*DF_module type graph has attr PHY_CONTROL

:
%s*synth2+
)DF_module type graph has attr PHASER_REF

_
%s*synth2P
NDF_module type graph has attr mig_7series_v1_9_ddr_phy_4lanes__parameterized0

5
%s*synth2&
$DF_module type graph has attr BUFIO

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized3

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

N
%s*synth2?
=DF_module type graph has attr PHASER_OUT_PHY__parameterized0

H
%s*synth29
7DF_module type graph has attr OUT_FIFO__parameterized0

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized4

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

N
%s*synth2?
=DF_module type graph has attr PHASER_OUT_PHY__parameterized0

H
%s*synth29
7DF_module type graph has attr OUT_FIFO__parameterized0

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

4
%s*synth2%
#DF_module type graph has attr ODDR

6
%s*synth2'
%DF_module type graph has attr OBUFDS

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized5

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

N
%s*synth2?
=DF_module type graph has attr PHASER_OUT_PHY__parameterized0

H
%s*synth29
7DF_module type graph has attr OUT_FIFO__parameterized0

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized3

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized1

K
%s*synth2<
:DF_module type graph has attr PHY_CONTROL__parameterized0

:
%s*synth2+
)DF_module type graph has attr PHASER_REF

O
%s*synth2@
>DF_module type graph has attr mig_7series_v1_9_ddr_phy_4lanes

5
%s*synth2&
$DF_module type graph has attr BUFIO

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_byte_lane

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

R
%s*synth2C
ADF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized0

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized0

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized1

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized0

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_byte_lane__parameterized2

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_if_post_fifo

`
%s*synth2Q
ODF_module type graph has attr mig_7series_v1_9_ddr_of_pre_fifo__parameterized0

=
%s*synth2.
,DF_module type graph has attr PHASER_IN_PHY

>
%s*synth2/
-DF_module type graph has attr PHASER_OUT_PHY

7
%s*synth2(
&DF_module type graph has attr IN_FIFO

8
%s*synth2)
'DF_module type graph has attr OUT_FIFO

b
%s*synth2S
QDF_module type graph has attr mig_7series_v1_9_ddr_byte_group_io__parameterized0

9
%s*synth2*
(DF_module type graph has attr OSERDESE2

4
%s*synth2%
#DF_module type graph has attr ODDR

4
%s*synth2%
#DF_module type graph has attr ODDR

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

9
%s*synth2*
(DF_module type graph has attr ISERDESE2

8
%s*synth2)
'DF_module type graph has attr IDELAYE2

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

I
%s*synth2:
8DF_module type graph has attr OSERDESE2__parameterized0

;
%s*synth2,
*DF_module type graph has attr PHY_CONTROL

:
%s*synth2+
)DF_module type graph has attr PHASER_REF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

4
%s*synth2%
#DF_module type graph has attr OBUF

5
%s*synth2&
$DF_module type graph has attr OBUFT

5
%s*synth2&
$DF_module type graph has attr OBUFT

5
%s*synth2&
$DF_module type graph has attr OBUFT

5
%s*synth2&
$DF_module type graph has attr OBUFT

5
%s*synth2&
$DF_module type graph has attr OBUFT

5
%s*synth2&
$DF_module type graph has attr OBUFT

5
%s*synth2&
$DF_module type graph has attr OBUFT

5
%s*synth2&
$DF_module type graph has attr OBUFT

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

;
%s*synth2,
*DF_module type graph has attr IOBUF_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

=
%s*synth2.
,DF_module type graph has attr IOBUFDS_DCIEN

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_calib_top

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_ddr_prbs_gen

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_ddr_phy_init

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_phy_wrcal

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_phy_wrlvl

◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
◊
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2®
£/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v2
5608@Z8-3537
Z
%s*synth2K
IDF_module type graph has attr mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay

V
%s*synth2G
EDF_module type graph has attr mig_7series_v1_9_ddr_phy_oclkdelay_cal

V
%s*synth2G
EDF_module type graph has attr mig_7series_v1_9_ddr_phy_dqs_found_cal

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_phy_rdlvl

S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_ddr_phy_prbs_rdlvl

Ö
3inferred FSM for state register '%s' in module '%s'802*oasys2
prbs_state_r_reg2%
#mig_7series_v1_9_ddr_phy_prbs_rdlvlZ8-802
P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_ddr_phy_tempmon

G
%s*synth28
6DF_module type graph has attr mig_7series_v1_9_ui_top

G
%s*synth28
6DF_module type graph has attr mig_7series_v1_9_ui_cmd

∫
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
app_addr_r2_reg2
282
272†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v2
1218@Z8-3936
∫
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
app_addr_r1_reg2
282
272†
õ/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v2
1208@Z8-3936
K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_ui_wr_data

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

K
%s*synth2<
:DF_module type graph has attr mig_7series_v1_9_ui_rd_data

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

6
%s*synth2'
%DF_module type graph has attr RAM32M

G
%s*synth28
6DF_module type graph has attr mig_7series_v1_9_axi_mc

W
%s*synth2H
FDF_module type graph has attr mig_7series_v1_9_ddr_axi_register_slice

X
%s*synth2I
GDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized0

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized1

X
%s*synth2I
GDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized2

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_ddr_axi_upsizer

g
%s*synth2X
VDF_module type graph has attr mig_7series_v1_9_ddr_axi_register_slice__parameterized0

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized3

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized4

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized5

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized3

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized6

g
%s*synth2X
VDF_module type graph has attr mig_7series_v1_9_ddr_axi_register_slice__parameterized1

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized7

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized8

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized5

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized7

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized9

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_a_upsizer

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_command_fifo

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_or

4
%s*synth2%
#DF_module type graph has attr OR2L

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_w_upsizer

Z
%s*synth2K
IDF_module type graph has attr mig_7series_v1_9_ddr_comparator_sel_static

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_ddr_carry_or

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

4
%s*synth2%
#DF_module type graph has attr LUT6

4
%s*synth2%
#DF_module type graph has attr FDSE

j
%s*synth2[
YDF_module type graph has attr mig_7series_v1_9_ddr_comparator_sel_static__parameterized0

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_ddr_comparator_sel

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr LUT4

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

D
%s*synth25
3DF_module type graph has attr LUT6__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

^
%s*synth2O
MDF_module type graph has attr mig_7series_v1_9_ddr_a_upsizer__parameterized0

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_ddr_command_fifo

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_or

4
%s*synth2%
#DF_module type graph has attr OR2L

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

G
%s*synth28
6DF_module type graph has attr SRLC32E__parameterized0

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

4
%s*synth2%
#DF_module type graph has attr FDRE

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_r_upsizer

Z
%s*synth2K
IDF_module type graph has attr mig_7series_v1_9_ddr_comparator_sel_static

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_ddr_carry_or

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

T
%s*synth2E
CDF_module type graph has attr mig_7series_v1_9_ddr_carry_latch_and

7
%s*synth2(
&DF_module type graph has attr AND2B1L

4
%s*synth2%
#DF_module type graph has attr LUT6

4
%s*synth2%
#DF_module type graph has attr FDSE

j
%s*synth2[
YDF_module type graph has attr mig_7series_v1_9_ddr_comparator_sel_static__parameterized0

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

M
%s*synth2>
<DF_module type graph has attr mig_7series_v1_9_ddr_carry_or

5
%s*synth2&
$DF_module type graph has attr MUXCY

S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_ddr_comparator_sel

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

N
%s*synth2?
=DF_module type graph has attr mig_7series_v1_9_ddr_carry_and

5
%s*synth2&
$DF_module type graph has attr MUXCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

6
%s*synth2'
%DF_module type graph has attr LUT6_2

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

F
%s*synth27
5DF_module type graph has attr LUT6_2__parameterized0

5
%s*synth2&
$DF_module type graph has attr MUXCY

5
%s*synth2&
$DF_module type graph has attr XORCY

4
%s*synth2%
#DF_module type graph has attr FDRE

g
%s*synth2X
VDF_module type graph has attr mig_7series_v1_9_ddr_axi_register_slice__parameterized2

X
%s*synth2I
GDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice

i
%s*synth2Z
XDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized10

h
%s*synth2Y
WDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized1

X
%s*synth2I
GDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice

i
%s*synth2Z
XDF_module type graph has attr mig_7series_v1_9_ddr_axic_register_slice__parameterized11

R
%s*synth2C
ADF_module type graph has attr mig_7series_v1_9_axi_mc_aw_channel

V
%s*synth2G
EDF_module type graph has attr mig_7series_v1_9_axi_mc_cmd_translator

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_axi_mc_incr_cmd

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_axi_mc_wrap_cmd

R
%s*synth2C
ADF_module type graph has attr mig_7series_v1_9_axi_mc_wr_cmd_fsm

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_axi_mc_w_channel

S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_axi_mc_simple_fifo

Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_axi_mc_b_channel

c
%s*synth2T
RDF_module type graph has attr mig_7series_v1_9_axi_mc_simple_fifo__parameterized0

R
%s*synth2C
ADF_module type graph has attr mig_7series_v1_9_axi_mc_ar_channel

V
%s*synth2G
EDF_module type graph has attr mig_7series_v1_9_axi_mc_cmd_translator

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_axi_mc_incr_cmd

P
%s*synth2A
?DF_module type graph has attr mig_7series_v1_9_axi_mc_wrap_cmd

O
%s*synth2@
>DF_module type graph has attr mig_7series_v1_9_axi_mc_cmd_fsm

z
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2!
mig_7series_v1_9_axi_mc_cmd_fsmZ8-802
Q
%s*synth2B
@DF_module type graph has attr mig_7series_v1_9_axi_mc_r_channel

c
%s*synth2T
RDF_module type graph has attr mig_7series_v1_9_axi_mc_simple_fifo__parameterized1

c
%s*synth2T
RDF_module type graph has attr mig_7series_v1_9_axi_mc_simple_fifo__parameterized2

|
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2#
!mig_7series_v1_9_axi_mc_r_channelZ8-802
S
%s*synth2D
BDF_module type graph has attr mig_7series_v1_9_axi_mc_cmd_arbiter

C
%s*synth24
2DF_module type graph has attr design_1_mkA4LS_1_0

6
%s*synth2'
%DF_module type graph has attr mkA4LS

5
%s*synth2&
$DF_module type graph has attr FIFO2

5
%s*synth2&
$DF_module type graph has attr FIFO2

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized0

C
%s*synth24
2DF_module type graph has attr design_1_mkA4LS_2_1

6
%s*synth2'
%DF_module type graph has attr mkA4LS

5
%s*synth2&
$DF_module type graph has attr FIFO2

5
%s*synth2&
$DF_module type graph has attr FIFO2

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized0

E
%s*synth26
4DF_module type graph has attr design_1_mkL2HCrt_1_0

8
%s*synth2)
'DF_module type graph has attr mkL2HCrt

C
%s*synth24
2DF_module type graph has attr mkHCrtCompleter2Axi

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized1

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized2

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized3

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized4

9
%s*synth2*
(DF_module type graph has attr SizedFIFO

6
%s*synth2'
%DF_module type graph has attr mkGMAC

7
%s*synth2(
&DF_module type graph has attr SyncBit

7
%s*synth2(
&DF_module type graph has attr SyncBit

5
%s*synth2&
$DF_module type graph has attr BUFIO

7
%s*synth2(
&DF_module type graph has attr IODELAY

7
%s*synth2(
&DF_module type graph has attr SyncBit

:
%s*synth2+
)DF_module type graph has attr SyncResetA

4
%s*synth2%
#DF_module type graph has attr BUFR

7
%s*synth2(
&DF_module type graph has attr mkCRC32

7
%s*synth2(
&DF_module type graph has attr SyncBit

8
%s*synth2)
'DF_module type graph has attr SyncFIFO

7
%s*synth2(
&DF_module type graph has attr SyncBit

J
%s*synth2;
9DF_module type graph has attr SyncResetA__parameterized0

7
%s*synth2(
&DF_module type graph has attr mkCRC32

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

=
%s*synth2.
,DF_module type graph has attr ResetInverter

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

=
%s*synth2.
,DF_module type graph has attr ResetInverter

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

=
%s*synth2.
,DF_module type graph has attr ResetInverter

D
%s*synth25
3DF_module type graph has attr ODDR__parameterized0

=
%s*synth2.
,DF_module type graph has attr ResetInverter

H
%s*synth29
7DF_module type graph has attr SyncFIFO__parameterized0

7
%s*synth2(
&DF_module type graph has attr SyncBit

J
%s*synth2;
9DF_module type graph has attr SyncResetA__parameterized0

7
%s*synth2(
&DF_module type graph has attr SyncBit

8
%s*synth2)
'DF_module type graph has attr mkL2Proc

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized6

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

å
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2

igSR_reg2
482
402z
v/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v2
5588@Z8-3936
E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized4

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized4

E
%s*synth26
4DF_module type graph has attr FIFO2__parameterized5

4
%s*synth2%
#DF_module type graph has attr BUFG

;
%s*synth2,
*DF_module type graph has attr IBUFDS_GTE2

J
%s*synth2;
9DF_module type graph has attr SyncResetA__parameterized1

L
%s*synth2=
;DF_module type graph has attr design_1_v_axi4s_vid_out_1_0

V
%s*synth2G
EDF_module type graph has attr v_axi4s_vid_out_v3_0_axi4s_vid_out_top

P
%s*synth2A
?DF_module type graph has attr v_axi4s_vid_out_v3_0_out_coupler

X
%s*synth2I
GDF_module type graph has attr v_axi4s_vid_out_v3_0_bridge_async_fifo_2

M
%s*synth2>
<DF_module type graph has attr v_axi4s_vid_out_v3_0_out_sync

V
%s*synth2G
EDF_module type graph has attr v_axi4s_vid_out_v3_0_vid_out_formatter

K
%s*synth2<
:DF_module type graph has attr design_1_v_vid_in_axi4s_1_0

T
%s*synth2E
CDF_module type graph has attr v_vid_in_axi4s_v3_0_vid_in_axi4s_top

T
%s*synth2E
CDF_module type graph has attr v_vid_in_axi4s_v3_0_vid_in_formatter

N
%s*synth2?
=DF_module type graph has attr v_vid_in_axi4s_v3_0_in_coupler

Z
%s*synth2K
IDF_module type graph has attr v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2

G
%s*synth28
6DF_module type graph has attr design_1_xlconstant_1_0

:
%s*synth2+
)DF_module type graph has attr xlconstant

∏
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
gen_axi.write_cs_reg2

sequential20
.axi_crossbar_v2_0_decerr_slave__parameterized0Z8-3354
¶
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
prbs_state_r_reg2	
one-hot2%
#mig_7series_v1_9_ddr_phy_prbs_rdlvlZ8-3354
F
%s*synth27
5-------> Message [Synth 8-3848] suppressed 142 times

û
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2

sequential2!
mig_7series_v1_9_axi_mc_cmd_fsmZ8-3354
†
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2

sequential2#
!mig_7series_v1_9_axi_mc_r_channelZ8-3354
@
%s*synth21
/module fpgaTop first visited, remove its graph

A
%s*synth22
0module design_1 first visited, remove its graph

V
%s*synth2G
Emodule design_1_axi_interconnect_1_0 first visited, remove its graph

Q
%s*synth2B
@module m00_couplers_imp_1HQUX1D first visited, remove its graph

P
%s*synth2A
?module m01_couplers_imp_CW3EGV first visited, remove its graph

Q
%s*synth2B
@module m02_couplers_imp_1IQC0SC first visited, remove its graph

P
%s*synth2A
?module s00_couplers_imp_A5QIOZ first visited, remove its graph

H
%s*synth29
7module design_1_xbar_0 first visited, remove its graph

W
%s*synth2H
Fmodule axi_crossbar_v2_0_axi_crossbar first visited, remove its graph

X
%s*synth2I
Gmodule axi_crossbar_v2_0_crossbar_sasd first visited, remove its graph

\
%s*synth2M
Kmodule axi_crossbar_v2_0_addr_arbiter_sasd first visited, remove its graph

W
%s*synth2H
Fmodule axi_crossbar_v2_0_addr_decoder first visited, remove its graph

b
%s*synth2S
Qmodule generic_baseblocks_v2_0_comparator_static first visited, remove its graph

Z
%s*synth2K
Imodule generic_baseblocks_v2_0_carry_and first visited, remove its graph

r
%s*synth2c
amodule generic_baseblocks_v2_0_comparator_static__parameterized0 first visited, remove its graph

r
%s*synth2c
amodule generic_baseblocks_v2_0_comparator_static__parameterized1 first visited, remove its graph

S
%s*synth2D
Bmodule axi_crossbar_v2_0_splitter first visited, remove its graph

c
%s*synth2T
Rmodule axi_crossbar_v2_0_splitter__parameterized0 first visited, remove its graph

X
%s*synth2I
Gmodule generic_baseblocks_v2_0_mux_enc first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized0 first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized1 first visited, remove its graph

d
%s*synth2U
Smodule axi_register_slice_v2_0_axic_register_slice first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized2 first visited, remove its graph

W
%s*synth2H
Fmodule axi_crossbar_v2_0_decerr_slave first visited, remove its graph

V
%s*synth2G
Emodule design_1_axi_interconnect_2_1 first visited, remove its graph

Q
%s*synth2B
@module m00_couplers_imp_1GO73FE first visited, remove its graph

P
%s*synth2A
?module s00_couplers_imp_OOUNSO first visited, remove its graph

K
%s*synth2<
:module design_1_auto_us_0 first visited, remove its graph

V
%s*synth2G
Emodule axi_dwidth_converter_v2_0_top first visited, remove its graph

^
%s*synth2O
Mmodule axi_dwidth_converter_v2_0_axi_upsizer first visited, remove its graph

c
%s*synth2T
Rmodule axi_register_slice_v2_0_axi_register_slice first visited, remove its graph

[
%s*synth2L
Jmodule axi_infrastructure_v1_0_axi2vector first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized0 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized1 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized2 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized3 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized4 first visited, remove its graph

[
%s*synth2L
Jmodule axi_infrastructure_v1_0_vector2axi first visited, remove its graph

\
%s*synth2M
Kmodule axi_dwidth_converter_v2_0_a_upsizer first visited, remove its graph

]
%s*synth2N
Lmodule generic_baseblocks_v2_0_command_fifo first visited, remove its graph

\
%s*synth2M
Kmodule axi_dwidth_converter_v2_0_r_upsizer first visited, remove its graph

s
%s*synth2d
bmodule axi_register_slice_v2_0_axi_register_slice__parameterized0 first visited, remove its graph

k
%s*synth2\
Zmodule axi_infrastructure_v1_0_axi2vector__parameterized0 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized5 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized6 first visited, remove its graph

k
%s*synth2\
Zmodule axi_infrastructure_v1_0_vector2axi__parameterized0 first visited, remove its graph

Q
%s*synth2B
@module s01_couplers_imp_1EUCYPY first visited, remove its graph

K
%s*synth2<
:module design_1_auto_us_1 first visited, remove its graph

f
%s*synth2W
Umodule axi_dwidth_converter_v2_0_top__parameterized0 first visited, remove its graph

n
%s*synth2_
]module axi_dwidth_converter_v2_0_axi_upsizer__parameterized0 first visited, remove its graph

s
%s*synth2d
bmodule axi_register_slice_v2_0_axi_register_slice__parameterized1 first visited, remove its graph

l
%s*synth2]
[module axi_dwidth_converter_v2_0_a_upsizer__parameterized0 first visited, remove its graph

\
%s*synth2M
Kmodule axi_dwidth_converter_v2_0_w_upsizer first visited, remove its graph

H
%s*synth29
7module design_1_xbar_1 first visited, remove its graph

g
%s*synth2X
Vmodule axi_crossbar_v2_0_axi_crossbar__parameterized0 first visited, remove its graph

S
%s*synth2D
Bmodule axi_crossbar_v2_0_crossbar first visited, remove its graph

W
%s*synth2H
Fmodule axi_crossbar_v2_0_addr_arbiter first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized6 first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized7 first visited, remove its graph

g
%s*synth2X
Vmodule axi_crossbar_v2_0_decerr_slave__parameterized0 first visited, remove its graph

X
%s*synth2I
Gmodule axi_crossbar_v2_0_si_transactor first visited, remove its graph

g
%s*synth2X
Vmodule axi_crossbar_v2_0_addr_decoder__parameterized0 first visited, remove its graph

r
%s*synth2c
amodule generic_baseblocks_v2_0_comparator_static__parameterized2 first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized3 first visited, remove its graph

Y
%s*synth2J
Hmodule axi_data_fifo_v2_0_axic_srl_fifo first visited, remove its graph

U
%s*synth2F
Dmodule axi_data_fifo_v2_0_ndeep_srl first visited, remove its graph

h
%s*synth2Y
Wmodule axi_crossbar_v2_0_si_transactor__parameterized0 first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized4 first visited, remove its graph

i
%s*synth2Z
Xmodule axi_data_fifo_v2_0_axic_srl_fifo__parameterized0 first visited, remove its graph

W
%s*synth2H
Fmodule axi_crossbar_v2_0_wdata_router first visited, remove its graph

]
%s*synth2N
Lmodule axi_data_fifo_v2_0_axic_reg_srl_fifo first visited, remove its graph

h
%s*synth2Y
Wmodule axi_crossbar_v2_0_si_transactor__parameterized1 first visited, remove its graph

h
%s*synth2Y
Wmodule axi_crossbar_v2_0_si_transactor__parameterized2 first visited, remove its graph

g
%s*synth2X
Vmodule axi_crossbar_v2_0_wdata_router__parameterized0 first visited, remove its graph

m
%s*synth2^
\module axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized0 first visited, remove its graph

g
%s*synth2X
Vmodule axi_crossbar_v2_0_addr_decoder__parameterized1 first visited, remove its graph

T
%s*synth2E
Cmodule axi_crossbar_v2_0_wdata_mux first visited, remove its graph

m
%s*synth2^
\module axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized1 first visited, remove its graph

h
%s*synth2Y
Wmodule generic_baseblocks_v2_0_mux_enc__parameterized5 first visited, remove its graph

i
%s*synth2Z
Xmodule axi_data_fifo_v2_0_axic_srl_fifo__parameterized1 first visited, remove its graph

s
%s*synth2d
bmodule axi_register_slice_v2_0_axi_register_slice__parameterized2 first visited, remove its graph

k
%s*synth2\
Zmodule axi_infrastructure_v1_0_axi2vector__parameterized1 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized7 first visited, remove its graph

t
%s*synth2e
cmodule axi_register_slice_v2_0_axic_register_slice__parameterized8 first visited, remove its graph

k
%s*synth2\
Zmodule axi_infrastructure_v1_0_vector2axi__parameterized1 first visited, remove its graph

d
%s*synth2U
Smodule axi_crossbar_v2_0_wdata_mux__parameterized0 first visited, remove its graph

m
%s*synth2^
\module axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized2 first visited, remove its graph

i
%s*synth2Z
Xmodule axi_data_fifo_v2_0_axic_srl_fifo__parameterized2 first visited, remove its graph

N
%s*synth2?
=module design_1_axi_vdma_1_0 first visited, remove its graph

A
%s*synth22
0module axi_vdma first visited, remove its graph

L
%s*synth2=
;module axi_vdma_rst_module first visited, remove its graph

G
%s*synth28
6module axi_vdma_reset first visited, remove its graph

E
%s*synth26
4module axi_vdma_cdc first visited, remove its graph

U
%s*synth2F
Dmodule axi_vdma_cdc__parameterized0 first visited, remove its graph

U
%s*synth2F
Dmodule axi_vdma_cdc__parameterized1 first visited, remove its graph

H
%s*synth29
7module axi_vdma_reg_if first visited, remove its graph

I
%s*synth2:
8module axi_vdma_lite_if first visited, remove its graph

U
%s*synth2F
Dmodule axi_vdma_cdc__parameterized2 first visited, remove its graph

H
%s*synth29
7module axi_vdma_intrpt first visited, remove its graph

F
%s*synth27
5module axi_datamover first visited, remove its graph

U
%s*synth2F
Dmodule axi_datamover_mm2s_full_wrap first visited, remove its graph

L
%s*synth2=
;module axi_datamover_reset first visited, remove its graph

Q
%s*synth2B
@module axi_datamover_cmd_status first visited, remove its graph

K
%s*synth2<
:module axi_datamover_fifo first visited, remove its graph

C
%s*synth24
2module srl_fifo_f first visited, remove its graph

G
%s*synth28
6module srl_fifo_rbu_f first visited, remove its graph

N
%s*synth2?
=module cntr_incr_decr_addn_f first visited, remove its graph

C
%s*synth24
2module dynshreg_f first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized0 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized0 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized0 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized0 first visited, remove its graph

U
%s*synth2F
Dmodule axi_datamover_rd_status_cntl first visited, remove its graph

J
%s*synth2;
9module axi_datamover_pcc first visited, remove its graph

P
%s*synth2A
?module axi_datamover_strb_gen2 first visited, remove its graph

`
%s*synth2Q
Omodule axi_datamover_strb_gen2__parameterized0 first visited, remove its graph

P
%s*synth2A
?module axi_datamover_addr_cntl first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized1 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized1 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized1 first visited, remove its graph

^
%s*synth2O
Mmodule cntr_incr_decr_addn_f__parameterized0 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized1 first visited, remove its graph

R
%s*synth2C
Amodule axi_datamover_rddata_cntl first visited, remove its graph

L
%s*synth2=
;module axi_datamover_rdmux first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized2 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized2 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized2 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized2 first visited, remove its graph

L
%s*synth2=
;module axi_datamover_rd_sf first visited, remove its graph

S
%s*synth2D
Bmodule axi_datamover_sfifo_autord first visited, remove its graph

E
%s*synth26
4module sync_fifo_fg first visited, remove its graph

]
%s*synth2N
Lmodule fifo_generator_v10_0__parameterized3 first visited, remove its graph

c
%s*synth2T
Rmodule fifo_generator_v10_0_synth__parameterized1 first visited, remove its graph

p
%s*synth2a
_module fifo_generator_v10_0_fifo_generator_top__parameterized1 first visited, remove its graph

d
%s*synth2U
Smodule fifo_generator_v10_0_fifo_generator_ramfifo first visited, remove its graph

_
%s*synth2P
Nmodule fifo_generator_v10_0_reset_blk_ramfifo first visited, remove its graph

g
%s*synth2X
Vmodule fifo_generator_v10_0_input_blk__parameterized1 first visited, remove its graph

h
%s*synth2Y
Wmodule fifo_generator_v10_0_output_blk__parameterized1 first visited, remove its graph

T
%s*synth2E
Cmodule fifo_generator_v10_0_memory first visited, remove its graph

I
%s*synth2:
8module blk_mem_gen_v8_0 first visited, remove its graph

O
%s*synth2@
>module blk_mem_gen_v8_0_synth first visited, remove its graph

Y
%s*synth2J
Hmodule blk_mem_gen_v8_0_blk_mem_gen_top first visited, remove its graph

]
%s*synth2N
Lmodule blk_mem_gen_v8_0_blk_mem_input_block first visited, remove its graph

^
%s*synth2O
Mmodule blk_mem_gen_v8_0_blk_mem_output_block first visited, remove its graph

b
%s*synth2S
Qmodule blk_mem_gen_v8_0_blk_mem_gen_generic_cstr first visited, remove its graph

`
%s*synth2Q
Omodule blk_mem_gen_v8_0_blk_mem_gen_prim_width first visited, remove its graph

e
%s*synth2V
Tmodule blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6 first visited, remove its graph

V
%s*synth2G
Emodule fifo_generator_v10_0_rd_logic first visited, remove its graph

Y
%s*synth2J
Hmodule fifo_generator_v10_0_rd_bin_cntr first visited, remove its graph

`
%s*synth2Q
Omodule fifo_generator_v10_0_rd_status_flags_ss first visited, remove its graph

U
%s*synth2F
Dmodule fifo_generator_v10_0_compare first visited, remove its graph

b
%s*synth2S
Qmodule fifo_generator_v10_0_rd_handshaking_flags first visited, remove its graph

U
%s*synth2F
Dmodule fifo_generator_v10_0_rd_fwft first visited, remove its graph

S
%s*synth2D
Bmodule fifo_generator_v10_0_dc_ss first visited, remove its graph

W
%s*synth2H
Fmodule fifo_generator_v10_0_updn_cntr first visited, remove its graph

V
%s*synth2G
Emodule fifo_generator_v10_0_wr_logic first visited, remove its graph

Y
%s*synth2J
Hmodule fifo_generator_v10_0_wr_bin_cntr first visited, remove its graph

`
%s*synth2Q
Omodule fifo_generator_v10_0_wr_status_flags_ss first visited, remove its graph

b
%s*synth2S
Qmodule fifo_generator_v10_0_wr_handshaking_flags first visited, remove its graph

U
%s*synth2F
Dmodule axi_datamover_s2mm_full_wrap first visited, remove its graph

a
%s*synth2R
Pmodule axi_datamover_cmd_status__parameterized0 first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized3 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized3 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized3 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized3 first visited, remove its graph

U
%s*synth2F
Dmodule axi_datamover_wr_status_cntl first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized4 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized4 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized4 first visited, remove its graph

^
%s*synth2O
Mmodule cntr_incr_decr_addn_f__parameterized1 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized4 first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized5 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized5 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized5 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized5 first visited, remove its graph

`
%s*synth2Q
Omodule axi_datamover_addr_cntl__parameterized0 first visited, remove its graph

R
%s*synth2C
Amodule axi_datamover_wrdata_cntl first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized8 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized8 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized8 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized8 first visited, remove its graph

R
%s*synth2C
Amodule axi_datamover_skid2mm_buf first visited, remove its graph

O
%s*synth2@
>module axi_datamover_wr_demux first visited, remove its graph

M
%s*synth2>
<module axi_datamover_ibttcc first visited, remove its graph

S
%s*synth2D
Bmodule axi_datamover_s2mm_realign first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized6 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized6 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized6 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized6 first visited, remove its graph

S
%s*synth2D
Bmodule axi_datamover_s2mm_scatter first visited, remove its graph

U
%s*synth2F
Dmodule axi_datamover_mssai_skid_buf first visited, remove its graph

R
%s*synth2C
Amodule axi_datamover_ms_strb_set first visited, remove its graph

`
%s*synth2Q
Omodule axi_datamover_strb_gen2__parameterized1 first visited, remove its graph

[
%s*synth2L
Jmodule axi_datamover_fifo__parameterized7 first visited, remove its graph

S
%s*synth2D
Bmodule srl_fifo_f__parameterized7 first visited, remove its graph

W
%s*synth2H
Fmodule srl_fifo_rbu_f__parameterized7 first visited, remove its graph

^
%s*synth2O
Mmodule cntr_incr_decr_addn_f__parameterized2 first visited, remove its graph

S
%s*synth2D
Bmodule dynshreg_f__parameterized7 first visited, remove its graph

P
%s*synth2A
?module axi_datamover_indet_btt first visited, remove its graph

c
%s*synth2T
Rmodule axi_datamover_sfifo_autord__parameterized0 first visited, remove its graph

U
%s*synth2F
Dmodule sync_fifo_fg__parameterized0 first visited, remove its graph

]
%s*synth2N
Lmodule fifo_generator_v10_0__parameterized5 first visited, remove its graph

c
%s*synth2T
Rmodule fifo_generator_v10_0_synth__parameterized2 first visited, remove its graph

p
%s*synth2a
_module fifo_generator_v10_0_fifo_generator_top__parameterized2 first visited, remove its graph

t
%s*synth2e
cmodule fifo_generator_v10_0_fifo_generator_ramfifo__parameterized0 first visited, remove its graph

g
%s*synth2X
Vmodule fifo_generator_v10_0_input_blk__parameterized2 first visited, remove its graph

h
%s*synth2Y
Wmodule fifo_generator_v10_0_output_blk__parameterized2 first visited, remove its graph

d
%s*synth2U
Smodule fifo_generator_v10_0_memory__parameterized0 first visited, remove its graph

R
%s*synth2C
Amodule fifo_generator_v10_0_dmem first visited, remove its graph

f
%s*synth2W
Umodule fifo_generator_v10_0_rd_logic__parameterized0 first visited, remove its graph

i
%s*synth2Z
Xmodule fifo_generator_v10_0_rd_bin_cntr__parameterized0 first visited, remove its graph

p
%s*synth2a
_module fifo_generator_v10_0_rd_status_flags_ss__parameterized0 first visited, remove its graph

e
%s*synth2V
Tmodule fifo_generator_v10_0_compare__parameterized0 first visited, remove its graph

r
%s*synth2c
amodule fifo_generator_v10_0_rd_handshaking_flags__parameterized0 first visited, remove its graph

c
%s*synth2T
Rmodule fifo_generator_v10_0_dc_ss__parameterized0 first visited, remove its graph

g
%s*synth2X
Vmodule fifo_generator_v10_0_updn_cntr__parameterized0 first visited, remove its graph

f
%s*synth2W
Umodule fifo_generator_v10_0_wr_logic__parameterized0 first visited, remove its graph

i
%s*synth2Z
Xmodule fifo_generator_v10_0_wr_bin_cntr__parameterized0 first visited, remove its graph

p
%s*synth2a
_module fifo_generator_v10_0_wr_status_flags_ss__parameterized0 first visited, remove its graph

c
%s*synth2T
Rmodule axi_datamover_sfifo_autord__parameterized1 first visited, remove its graph

U
%s*synth2F
Dmodule sync_fifo_fg__parameterized1 first visited, remove its graph

]
%s*synth2N
Lmodule fifo_generator_v10_0__parameterized7 first visited, remove its graph

c
%s*synth2T
Rmodule fifo_generator_v10_0_synth__parameterized3 first visited, remove its graph

p
%s*synth2a
_module fifo_generator_v10_0_fifo_generator_top__parameterized3 first visited, remove its graph

t
%s*synth2e
cmodule fifo_generator_v10_0_fifo_generator_ramfifo__parameterized1 first visited, remove its graph

g
%s*synth2X
Vmodule fifo_generator_v10_0_input_blk__parameterized3 first visited, remove its graph

h
%s*synth2Y
Wmodule fifo_generator_v10_0_output_blk__parameterized3 first visited, remove its graph

d
%s*synth2U
Smodule fifo_generator_v10_0_memory__parameterized1 first visited, remove its graph

Y
%s*synth2J
Hmodule blk_mem_gen_v8_0__parameterized1 first visited, remove its graph

_
%s*synth2P
Nmodule blk_mem_gen_v8_0_synth__parameterized0 first visited, remove its graph

i
%s*synth2Z
Xmodule blk_mem_gen_v8_0_blk_mem_gen_top__parameterized0 first visited, remove its graph

m
%s*synth2^
\module blk_mem_gen_v8_0_blk_mem_input_block__parameterized0 first visited, remove its graph

n
%s*synth2_
]module blk_mem_gen_v8_0_blk_mem_output_block__parameterized0 first visited, remove its graph

r
%s*synth2c
amodule blk_mem_gen_v8_0_blk_mem_gen_generic_cstr__parameterized0 first visited, remove its graph

p
%s*synth2a
_module blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized0 first visited, remove its graph

u
%s*synth2f
dmodule blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6__parameterized0 first visited, remove its graph

O
%s*synth2@
>module axi_datamover_stbs_set first visited, remove its graph

_
%s*synth2P
Nmodule axi_datamover_stbs_set__parameterized0 first visited, remove its graph

O
%s*synth2@
>module axi_datamover_skid_buf first visited, remove its graph

L
%s*synth2=
;module axi_vdma_reg_module first visited, remove its graph

J
%s*synth2;
9module axi_vdma_register first visited, remove its graph

I
%s*synth2:
8module axi_vdma_reg_mux first visited, remove its graph

K
%s*synth2<
:module axi_vdma_regdirect first visited, remove its graph

F
%s*synth27
5module axi_vdma_mngr first visited, remove its graph

D
%s*synth25
3module axi_vdma_sm first visited, remove its graph

K
%s*synth2<
:module axi_vdma_cmdsts_if first visited, remove its graph

J
%s*synth2;
9module axi_vdma_sts_mngr first visited, remove its graph

O
%s*synth2@
>module axi_vdma_vidreg_module first visited, remove its graph

K
%s*synth2<
:module axi_vdma_vregister first visited, remove its graph

N
%s*synth2?
=module axi_vdma_vaddrreg_mux first visited, remove its graph

N
%s*synth2?
=module axi_vdma_genlock_mngr first visited, remove its graph

M
%s*synth2>
<module axi_vdma_genlock_mux first visited, remove its graph

K
%s*synth2<
:module axi_vdma_greycoder first visited, remove its graph

K
%s*synth2<
:module axi_vdma_fsync_gen first visited, remove its graph

I
%s*synth2:
8module axi_vdma_vid_cdc first visited, remove its graph

U
%s*synth2F
Dmodule axi_vdma_cdc__parameterized3 first visited, remove its graph

U
%s*synth2F
Dmodule axi_vdma_cdc__parameterized4 first visited, remove its graph

I
%s*synth2:
8module axi_vdma_sof_gen first visited, remove its graph

N
%s*synth2?
=module axi_vdma_mm2s_linebuf first visited, remove its graph

J
%s*synth2;
9module axi_vdma_skid_buf first visited, remove its graph

U
%s*synth2F
Dmodule axi_vdma_cdc__parameterized5 first visited, remove its graph

U
%s*synth2F
Dmodule axi_vdma_cdc__parameterized6 first visited, remove its graph

O
%s*synth2@
>module axi_vdma_afifo_builtin first visited, remove its graph

M
%s*synth2>
<module fifo_generator_v10_0 first visited, remove its graph

S
%s*synth2D
Bmodule fifo_generator_v10_0_synth first visited, remove its graph

`
%s*synth2Q
Omodule fifo_generator_v10_0_fifo_generator_top first visited, remove its graph

U
%s*synth2F
Dmodule fifo_generator_v10_0_builtin first visited, remove its graph

W
%s*synth2H
Fmodule fifo_generator_v10_0_input_blk first visited, remove its graph

[
%s*synth2L
Jmodule fifo_generator_v10_0_reset_builtin first visited, remove its graph

X
%s*synth2I
Gmodule fifo_generator_v10_0_output_blk first visited, remove its graph

\
%s*synth2M
Kmodule fifo_generator_v10_0_builtin_top_v6 first visited, remove its graph

a
%s*synth2R
Pmodule fifo_generator_v10_0_builtin_extdepth_v6 first visited, remove its graph

]
%s*synth2N
Lmodule fifo_generator_v10_0_builtin_prim_v6 first visited, remove its graph

\
%s*synth2M
Kmodule axi_vdma_reg_module__parameterized0 first visited, remove its graph

Z
%s*synth2K
Imodule axi_vdma_register__parameterized0 first visited, remove its graph

Y
%s*synth2J
Hmodule axi_vdma_reg_mux__parameterized0 first visited, remove its graph

V
%s*synth2G
Emodule axi_vdma_mngr__parameterized0 first visited, remove its graph

T
%s*synth2E
Cmodule axi_vdma_sm__parameterized0 first visited, remove its graph

[
%s*synth2L
Jmodule axi_vdma_cmdsts_if__parameterized0 first visited, remove its graph

[
%s*synth2L
Jmodule axi_vdma_fsync_gen__parameterized0 first visited, remove its graph

N
%s*synth2?
=module axi_vdma_s2mm_linebuf first visited, remove its graph

_
%s*synth2P
Nmodule axi_vdma_afifo_builtin__parameterized0 first visited, remove its graph

]
%s*synth2N
Lmodule fifo_generator_v10_0__parameterized1 first visited, remove its graph

c
%s*synth2T
Rmodule fifo_generator_v10_0_synth__parameterized0 first visited, remove its graph

p
%s*synth2a
_module fifo_generator_v10_0_fifo_generator_top__parameterized0 first visited, remove its graph

e
%s*synth2V
Tmodule fifo_generator_v10_0_builtin__parameterized0 first visited, remove its graph

g
%s*synth2X
Vmodule fifo_generator_v10_0_input_blk__parameterized0 first visited, remove its graph

h
%s*synth2Y
Wmodule fifo_generator_v10_0_output_blk__parameterized0 first visited, remove its graph

l
%s*synth2]
[module fifo_generator_v10_0_builtin_top_v6__parameterized0 first visited, remove its graph

q
%s*synth2b
`module fifo_generator_v10_0_builtin_extdepth_v6__parameterized0 first visited, remove its graph

I
%s*synth2:
8module design_1_mig_1_0 first visited, remove its graph

V
%s*synth2G
Emodule mig_7series_v1_9_iodelay_ctrl first visited, remove its graph

R
%s*synth2C
Amodule mig_7series_v1_9_clk_ibuf first visited, remove its graph

Q
%s*synth2B
@module mig_7series_v1_9_tempmon first visited, remove its graph

X
%s*synth2I
Gmodule mig_7series_v1_9_infrastructure first visited, remove its graph

Y
%s*synth2J
Hmodule mig_7series_v1_9_memc_ui_top_axi first visited, remove its graph

S
%s*synth2D
Bmodule mig_7series_v1_9_mem_intfc first visited, remove its graph

L
%s*synth2=
;module mig_7series_v1_9_mc first visited, remove its graph

S
%s*synth2D
Bmodule mig_7series_v1_9_rank_mach first visited, remove its graph

U
%s*synth2F
Dmodule mig_7series_v1_9_rank_common first visited, remove its graph

Y
%s*synth2J
Hmodule mig_7series_v1_9_round_robin_arb first visited, remove its graph

i
%s*synth2Z
Xmodule mig_7series_v1_9_round_robin_arb__parameterized0 first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_rank_cntrl first visited, remove its graph

S
%s*synth2D
Bmodule mig_7series_v1_9_bank_mach first visited, remove its graph

U
%s*synth2F
Dmodule mig_7series_v1_9_bank_common first visited, remove its graph

Q
%s*synth2B
@module mig_7series_v1_9_arb_mux first visited, remove its graph

U
%s*synth2F
Dmodule mig_7series_v1_9_arb_row_col first visited, remove its graph

i
%s*synth2Z
Xmodule mig_7series_v1_9_round_robin_arb__parameterized1 first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_arb_select first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_bank_cntrl first visited, remove its graph

V
%s*synth2G
Emodule mig_7series_v1_9_bank_compare first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_bank_state first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_bank_queue first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_cntrl__parameterized0 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_state__parameterized0 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_queue__parameterized0 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_cntrl__parameterized1 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_state__parameterized1 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_queue__parameterized1 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_cntrl__parameterized2 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_state__parameterized2 first visited, remove its graph

d
%s*synth2U
Smodule mig_7series_v1_9_bank_queue__parameterized2 first visited, remove its graph

R
%s*synth2C
Amodule mig_7series_v1_9_col_mach first visited, remove its graph

U
%s*synth2F
Dmodule mig_7series_v1_9_ddr_phy_top first visited, remove its graph

\
%s*synth2M
Kmodule mig_7series_v1_9_ddr_mc_phy_wrapper first visited, remove its graph

Y
%s*synth2J
Hmodule mig_7series_v1_9_ddr_of_pre_fifo first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_ddr_mc_phy first visited, remove its graph

X
%s*synth2I
Gmodule mig_7series_v1_9_ddr_phy_4lanes first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_byte_lane first visited, remove its graph

Z
%s*synth2K
Imodule mig_7series_v1_9_ddr_if_post_fifo first visited, remove its graph

i
%s*synth2Z
Xmodule mig_7series_v1_9_ddr_of_pre_fifo__parameterized0 first visited, remove its graph

[
%s*synth2L
Jmodule mig_7series_v1_9_ddr_byte_group_io first visited, remove its graph

g
%s*synth2X
Vmodule mig_7series_v1_9_ddr_byte_lane__parameterized0 first visited, remove its graph

k
%s*synth2\
Zmodule mig_7series_v1_9_ddr_byte_group_io__parameterized0 first visited, remove its graph

g
%s*synth2X
Vmodule mig_7series_v1_9_ddr_byte_lane__parameterized1 first visited, remove its graph

g
%s*synth2X
Vmodule mig_7series_v1_9_ddr_byte_lane__parameterized2 first visited, remove its graph

h
%s*synth2Y
Wmodule mig_7series_v1_9_ddr_phy_4lanes__parameterized0 first visited, remove its graph

g
%s*synth2X
Vmodule mig_7series_v1_9_ddr_byte_lane__parameterized3 first visited, remove its graph

k
%s*synth2\
Zmodule mig_7series_v1_9_ddr_byte_group_io__parameterized1 first visited, remove its graph

g
%s*synth2X
Vmodule mig_7series_v1_9_ddr_byte_lane__parameterized4 first visited, remove its graph

k
%s*synth2\
Zmodule mig_7series_v1_9_ddr_byte_group_io__parameterized2 first visited, remove its graph

g
%s*synth2X
Vmodule mig_7series_v1_9_ddr_byte_lane__parameterized5 first visited, remove its graph

k
%s*synth2\
Zmodule mig_7series_v1_9_ddr_byte_group_io__parameterized3 first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_calib_top first visited, remove its graph

V
%s*synth2G
Emodule mig_7series_v1_9_ddr_prbs_gen first visited, remove its graph

V
%s*synth2G
Emodule mig_7series_v1_9_ddr_phy_init first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_phy_wrcal first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_phy_wrlvl first visited, remove its graph

c
%s*synth2T
Rmodule mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay first visited, remove its graph

_
%s*synth2P
Nmodule mig_7series_v1_9_ddr_phy_oclkdelay_cal first visited, remove its graph

_
%s*synth2P
Nmodule mig_7series_v1_9_ddr_phy_dqs_found_cal first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_phy_rdlvl first visited, remove its graph

\
%s*synth2M
Kmodule mig_7series_v1_9_ddr_phy_prbs_rdlvl first visited, remove its graph

Y
%s*synth2J
Hmodule mig_7series_v1_9_ddr_phy_tempmon first visited, remove its graph

P
%s*synth2A
?module mig_7series_v1_9_ui_top first visited, remove its graph

P
%s*synth2A
?module mig_7series_v1_9_ui_cmd first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_ui_wr_data first visited, remove its graph

T
%s*synth2E
Cmodule mig_7series_v1_9_ui_rd_data first visited, remove its graph

P
%s*synth2A
?module mig_7series_v1_9_axi_mc first visited, remove its graph

`
%s*synth2Q
Omodule mig_7series_v1_9_ddr_axi_register_slice first visited, remove its graph

a
%s*synth2R
Pmodule mig_7series_v1_9_ddr_axic_register_slice first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized0 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized1 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized2 first visited, remove its graph

Y
%s*synth2J
Hmodule mig_7series_v1_9_ddr_axi_upsizer first visited, remove its graph

p
%s*synth2a
_module mig_7series_v1_9_ddr_axi_register_slice__parameterized0 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized3 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized4 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized5 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized6 first visited, remove its graph

p
%s*synth2a
_module mig_7series_v1_9_ddr_axi_register_slice__parameterized1 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized7 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized8 first visited, remove its graph

q
%s*synth2b
`module mig_7series_v1_9_ddr_axic_register_slice__parameterized9 first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_a_upsizer first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_carry_and first visited, remove its graph

Z
%s*synth2K
Imodule mig_7series_v1_9_ddr_command_fifo first visited, remove its graph

\
%s*synth2M
Kmodule mig_7series_v1_9_ddr_carry_latch_or first visited, remove its graph

]
%s*synth2N
Lmodule mig_7series_v1_9_ddr_carry_latch_and first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_w_upsizer first visited, remove its graph

c
%s*synth2T
Rmodule mig_7series_v1_9_ddr_comparator_sel_static first visited, remove its graph

V
%s*synth2G
Emodule mig_7series_v1_9_ddr_carry_or first visited, remove its graph

s
%s*synth2d
bmodule mig_7series_v1_9_ddr_comparator_sel_static__parameterized0 first visited, remove its graph

\
%s*synth2M
Kmodule mig_7series_v1_9_ddr_comparator_sel first visited, remove its graph

g
%s*synth2X
Vmodule mig_7series_v1_9_ddr_a_upsizer__parameterized0 first visited, remove its graph

W
%s*synth2H
Fmodule mig_7series_v1_9_ddr_r_upsizer first visited, remove its graph

p
%s*synth2a
_module mig_7series_v1_9_ddr_axi_register_slice__parameterized2 first visited, remove its graph

r
%s*synth2c
amodule mig_7series_v1_9_ddr_axic_register_slice__parameterized10 first visited, remove its graph

r
%s*synth2c
amodule mig_7series_v1_9_ddr_axic_register_slice__parameterized11 first visited, remove its graph

[
%s*synth2L
Jmodule mig_7series_v1_9_axi_mc_aw_channel first visited, remove its graph

_
%s*synth2P
Nmodule mig_7series_v1_9_axi_mc_cmd_translator first visited, remove its graph

Y
%s*synth2J
Hmodule mig_7series_v1_9_axi_mc_incr_cmd first visited, remove its graph

Y
%s*synth2J
Hmodule mig_7series_v1_9_axi_mc_wrap_cmd first visited, remove its graph

[
%s*synth2L
Jmodule mig_7series_v1_9_axi_mc_wr_cmd_fsm first visited, remove its graph

Z
%s*synth2K
Imodule mig_7series_v1_9_axi_mc_w_channel first visited, remove its graph

\
%s*synth2M
Kmodule mig_7series_v1_9_axi_mc_simple_fifo first visited, remove its graph

Z
%s*synth2K
Imodule mig_7series_v1_9_axi_mc_b_channel first visited, remove its graph

l
%s*synth2]
[module mig_7series_v1_9_axi_mc_simple_fifo__parameterized0 first visited, remove its graph

[
%s*synth2L
Jmodule mig_7series_v1_9_axi_mc_ar_channel first visited, remove its graph

X
%s*synth2I
Gmodule mig_7series_v1_9_axi_mc_cmd_fsm first visited, remove its graph

Z
%s*synth2K
Imodule mig_7series_v1_9_axi_mc_r_channel first visited, remove its graph

l
%s*synth2]
[module mig_7series_v1_9_axi_mc_simple_fifo__parameterized1 first visited, remove its graph

l
%s*synth2]
[module mig_7series_v1_9_axi_mc_simple_fifo__parameterized2 first visited, remove its graph

\
%s*synth2M
Kmodule mig_7series_v1_9_axi_mc_cmd_arbiter first visited, remove its graph

L
%s*synth2=
;module design_1_mkA4LS_1_0 first visited, remove its graph

?
%s*synth20
.module mkA4LS first visited, remove its graph

>
%s*synth2/
-module FIFO2 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized0 first visited, remove its graph

L
%s*synth2=
;module design_1_mkA4LS_2_1 first visited, remove its graph

N
%s*synth2?
=module design_1_mkL2HCrt_1_0 first visited, remove its graph

A
%s*synth22
0module mkL2HCrt first visited, remove its graph

L
%s*synth2=
;module mkHCrtCompleter2Axi first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized1 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized2 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized3 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized4 first visited, remove its graph

B
%s*synth23
1module SizedFIFO first visited, remove its graph

?
%s*synth20
.module mkGMAC first visited, remove its graph

@
%s*synth21
/module SyncBit first visited, remove its graph

C
%s*synth24
2module SyncResetA first visited, remove its graph

@
%s*synth21
/module mkCRC32 first visited, remove its graph

A
%s*synth22
0module SyncFIFO first visited, remove its graph

S
%s*synth2D
Bmodule SyncResetA__parameterized0 first visited, remove its graph

F
%s*synth27
5module ResetInverter first visited, remove its graph

Q
%s*synth2B
@module SyncFIFO__parameterized0 first visited, remove its graph

A
%s*synth22
0module mkL2Proc first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized5 first visited, remove its graph

N
%s*synth2?
=module FIFO2__parameterized6 first visited, remove its graph

S
%s*synth2D
Bmodule SyncResetA__parameterized1 first visited, remove its graph

U
%s*synth2F
Dmodule design_1_v_axi4s_vid_out_1_0 first visited, remove its graph

_
%s*synth2P
Nmodule v_axi4s_vid_out_v3_0_axi4s_vid_out_top first visited, remove its graph

Y
%s*synth2J
Hmodule v_axi4s_vid_out_v3_0_out_coupler first visited, remove its graph

a
%s*synth2R
Pmodule v_axi4s_vid_out_v3_0_bridge_async_fifo_2 first visited, remove its graph

V
%s*synth2G
Emodule v_axi4s_vid_out_v3_0_out_sync first visited, remove its graph

_
%s*synth2P
Nmodule v_axi4s_vid_out_v3_0_vid_out_formatter first visited, remove its graph

T
%s*synth2E
Cmodule design_1_v_vid_in_axi4s_1_0 first visited, remove its graph

]
%s*synth2N
Lmodule v_vid_in_axi4s_v3_0_vid_in_axi4s_top first visited, remove its graph

]
%s*synth2N
Lmodule v_vid_in_axi4s_v3_0_vid_in_formatter first visited, remove its graph

W
%s*synth2H
Fmodule v_vid_in_axi4s_v3_0_in_coupler first visited, remove its graph

c
%s*synth2T
Rmodule v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2 first visited, remove its graph

P
%s*synth2A
?module design_1_xlconstant_1_0 first visited, remove its graph

C
%s*synth24
2module xlconstant first visited, remove its graph

Ü
%s*synth2w
ufinished synthesize : Time (s): cpu = 00:12:31 ; elapsed = 00:12:36 . Memory (MB): peak = 2792.578 ; gain = 2678.086

v
%s*synth2g
einvalid command "get_iobanks 33" at line 327 of file /home/shep/projects/hotline/constrs/fpgaTop.xdc

•
%s*synth2ï
íFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:12:34 ; elapsed = 00:12:39 . Memory (MB): peak = 2792.578 ; gain = 2678.086

Ø
$decloning instance '%s' (%s) to '%s'223*oasys2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset2
ResetInverter20
.d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxData_resetZ8-223
Æ
$decloning instance '%s' (%s) to '%s'223*oasys2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset2
ResetInverter2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxEna_resetZ8-223
Æ
$decloning instance '%s' (%s) to '%s'223*oasys2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset2
ResetInverter2/
-d1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxErr_resetZ8-223
)
%s*synth2
Report RTL Partitions: 

b
%s*synth2S
Q-----+----------------------------------------------------+-----------+---------

b
%s*synth2S
Q     |RTL Partition                                       |Replication|Instances

b
%s*synth2S
Q-----+----------------------------------------------------+-----------+---------

b
%s*synth2S
Q1    |mig_7series_v1_9_ddr_byte_lane__parameterized4__GC0 |          1|      452

b
%s*synth2S
Q2    |mig_7series_v1_9_ddr_phy_4lanes__parameterized0__GC0|          1|     1501

b
%s*synth2S
Q3    |mig_7series_v1_9_ddr_mc_phy__GC0                    |          1|     7744

b
%s*synth2S
Q4    |mig_7series_v1_9_ddr_mc_phy_wrapper__GC0            |          1|      264

b
%s*synth2S
Q5    |mig_7series_v1_9_ddr_calib_top__GB0                 |          1|    36848

b
%s*synth2S
Q6    |mig_7series_v1_9_ddr_calib_top__GB1                 |          1|    12036

b
%s*synth2S
Q7    |reg__2205                                           |          1|        3

b
%s*synth2S
Q8    |mig_7series_v1_9_ddr_phy_top__GC0                   |          1|      698

b
%s*synth2S
Q9    |mig_7series_v1_9_mc                                 |          1|     4555

b
%s*synth2S
Q10   |mig_7series_v1_9_ddr_r_upsizer__GB0                 |          1|    33152

b
%s*synth2S
Q11   |case__2127__GD                                      |          1|    32640

b
%s*synth2S
Q12   |case__2124__GD                                      |          1|    32640

b
%s*synth2S
Q13   |mig_7series_v1_9_ddr_r_upsizer__GB3                 |          1|    33536

b
%s*synth2S
Q14   |case__2126__GD                                      |          1|    32640

b
%s*synth2S
Q15   |case__2129__GD                                      |          1|    32640

b
%s*synth2S
Q16   |case__2130__GD                                      |          1|    32640

b
%s*synth2S
Q17   |case__2125__GD                                      |          1|    32640

b
%s*synth2S
Q18   |mig_7series_v1_9_ddr_r_upsizer__GB8                 |          1|      226

b
%s*synth2S
Q19   |mig_7series_v1_9_ddr_axi_upsizer__GC0               |          1|     7310

b
%s*synth2S
Q20   |mig_7series_v1_9_axi_mc__GCB0                       |          1|    32948

b
%s*synth2S
Q21   |mig_7series_v1_9_axi_mc__GCB1                       |          1|     2597

b
%s*synth2S
Q22   |mig_7series_v1_9_axi_mc__GCB2                       |          1|     9374

b
%s*synth2S
Q23   |mig_7series_v1_9_memc_ui_top_axi__GC0               |          1|     3426

b
%s*synth2S
Q24   |design_1_mig_1_0__GC0                               |          1|      308

b
%s*synth2S
Q25   |design_1__GCB80                                     |          1|    35607

b
%s*synth2S
Q26   |design_1__GCB81                                     |          1|    24810

b
%s*synth2S
Q27   |fpgaTop__GC0                                        |          1|      724

b
%s*synth2S
Q-----+----------------------------------------------------+-----------+---------

{
%s*synth2l
jPart Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)

°
%s*synth2ë
éFinished Loading Part and Timing Information : Time (s): cpu = 00:12:44 ; elapsed = 00:12:49 . Memory (MB): peak = 2792.578 ; gain = 2678.086

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     32 Bit       Adders := 10    

?
%s*synth20
.	   2 Input     32 Bit       Adders := 8     

?
%s*synth20
.	   2 Input     16 Bit       Adders := 6     

?
%s*synth20
.	   3 Input     16 Bit       Adders := 3     

?
%s*synth20
.	   2 Input     13 Bit       Adders := 2     

?
%s*synth20
.	   2 Input     12 Bit       Adders := 3     

?
%s*synth20
.	   3 Input     12 Bit       Adders := 4     

?
%s*synth20
.	   2 Input     11 Bit       Adders := 1     

?
%s*synth20
.	   3 Input     10 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 10    

?
%s*synth20
.	   2 Input      9 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 21    

?
%s*synth20
.	   3 Input      7 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      7 Bit       Adders := 23    

?
%s*synth20
.	   4 Input      7 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 65    

?
%s*synth20
.	   3 Input      6 Bit       Adders := 14    

?
%s*synth20
.	   3 Input      5 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 96    

?
%s*synth20
.	   3 Input      4 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 54    

?
%s*synth20
.	   2 Input      3 Bit       Adders := 45    

?
%s*synth20
.	   3 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      2 Bit       Adders := 11    

?
%s*synth20
.	   2 Input      2 Bit       Adders := 116   

?
%s*synth20
.	   8 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   4 Input      2 Bit       Adders := 2     

?
%s*synth20
.	   5 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 15    


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 2     

?
%s*synth20
.	   2 Input      5 Bit         XORs := 4     

?
%s*synth20
.	   2 Input      4 Bit         XORs := 4     

?
%s*synth20
.	   2 Input      1 Bit         XORs := 241   

?
%s*synth20
.	   4 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              576 Bit    Registers := 10    

?
%s*synth20
.	              519 Bit    Registers := 2     

?
%s*synth20
.	              513 Bit    Registers := 32    

?
%s*synth20
.	              512 Bit    Registers := 4     

?
%s*synth20
.	              320 Bit    Registers := 1     

?
%s*synth20
.	              132 Bit    Registers := 6     

?
%s*synth20
.	              128 Bit    Registers := 1     

?
%s*synth20
.	               80 Bit    Registers := 8     

?
%s*synth20
.	               72 Bit    Registers := 6     

?
%s*synth20
.	               66 Bit    Registers := 2     

?
%s*synth20
.	               64 Bit    Registers := 8     

?
%s*synth20
.	               62 Bit    Registers := 2     

?
%s*synth20
.	               56 Bit    Registers := 1     

?
%s*synth20
.	               48 Bit    Registers := 11    

?
%s*synth20
.	               40 Bit    Registers := 8     

?
%s*synth20
.	               36 Bit    Registers := 74    

?
%s*synth20
.	               35 Bit    Registers := 14    

?
%s*synth20
.	               34 Bit    Registers := 6     

?
%s*synth20
.	               32 Bit    Registers := 54    

?
%s*synth20
.	               30 Bit    Registers := 1     

?
%s*synth20
.	               27 Bit    Registers := 2     

?
%s*synth20
.	               24 Bit    Registers := 2     

?
%s*synth20
.	               19 Bit    Registers := 4     

?
%s*synth20
.	               16 Bit    Registers := 35    

?
%s*synth20
.	               15 Bit    Registers := 4     

?
%s*synth20
.	               14 Bit    Registers := 4     

?
%s*synth20
.	               13 Bit    Registers := 10    

?
%s*synth20
.	               12 Bit    Registers := 27    

?
%s*synth20
.	               11 Bit    Registers := 1     

?
%s*synth20
.	               10 Bit    Registers := 18    

?
%s*synth20
.	                9 Bit    Registers := 15    

?
%s*synth20
.	                8 Bit    Registers := 67    

?
%s*synth20
.	                7 Bit    Registers := 53    

?
%s*synth20
.	                6 Bit    Registers := 141   

?
%s*synth20
.	                5 Bit    Registers := 155   

?
%s*synth20
.	                4 Bit    Registers := 173   

?
%s*synth20
.	                3 Bit    Registers := 122   

?
%s*synth20
.	                2 Bit    Registers := 155   

?
%s*synth20
.	                1 Bit    Registers := 2150  

$
%s*synth2
+---Multipliers : 

?
%s*synth20
.	                  3x6  Multipliers := 1     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              19K Bit         RAMs := 2     

?
%s*synth20
.	              720 Bit         RAMs := 11    

?
%s*synth20
.	              600 Bit         RAMs := 1     

?
%s*synth20
.	              352 Bit         RAMs := 1     

?
%s*synth20
.	              160 Bit         RAMs := 1     

?
%s*synth20
.	               80 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   8 Input    576 Bit        Muxes := 1     

?
%s*synth20
.	  32 Input    513 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 19    

?
%s*synth20
.	   2 Input     64 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input     56 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     48 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input     47 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     44 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     36 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	  32 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input     35 Bit        Muxes := 2     

?
%s*synth20
.	   5 Input     35 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     35 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input     34 Bit        Muxes := 6     

?
%s*synth20
.	   2 Input     34 Bit        Muxes := 2     

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 5     

?
%s*synth20
.	  11 Input     32 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 55    

?
%s*synth20
.	   2 Input     28 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     21 Bit        Muxes := 18    

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 27    

?
%s*synth20
.	   3 Input     16 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     14 Bit        Muxes := 20    

?
%s*synth20
.	   4 Input     14 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     13 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 3     

?
%s*synth20
.	  13 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 10    

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 18    

?
%s*synth20
.	   4 Input      9 Bit        Muxes := 15    

?
%s*synth20
.	   5 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 223   

?
%s*synth20
.	  13 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 2     

?
%s*synth20
.	  32 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 16    

?
%s*synth20
.	   3 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  13 Input      6 Bit        Muxes := 6     

?
%s*synth20
.	   4 Input      6 Bit        Muxes := 24    

?
%s*synth20
.	  30 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  34 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	  14 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  29 Input      6 Bit        Muxes := 9     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 164   

?
%s*synth20
.	  16 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  23 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  36 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  22 Input      6 Bit        Muxes := 8     

?
%s*synth20
.	   3 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	  34 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	  16 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 9     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 114   

?
%s*synth20
.	   5 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	  34 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	  11 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 148   

?
%s*synth20
.	   7 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	  29 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   9 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   6 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   7 Input      3 Bit        Muxes := 4     

?
%s*synth20
.	  29 Input      3 Bit        Muxes := 18    

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 15    

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 152   

?
%s*synth20
.	   5 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	  22 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 26    

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 209   

?
%s*synth20
.	  34 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 9     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 24    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 224   

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1646  

?
%s*synth20
.	  13 Input      1 Bit        Muxes := 21    

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	  16 Input      1 Bit        Muxes := 20    

?
%s*synth20
.	  22 Input      1 Bit        Muxes := 45    

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 27    

?
%s*synth20
.	   8 Input      1 Bit        Muxes := 27    

?
%s*synth20
.	  34 Input      1 Bit        Muxes := 33    

?
%s*synth20
.	  29 Input      1 Bit        Muxes := 51    

?
%s*synth20
.	  11 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   6 Input      1 Bit        Muxes := 2     

?
%s*synth20
.	   3 Input      1 Bit        Muxes := 6     

?
%s*synth20
.	  21 Input      1 Bit        Muxes := 6     

4
%s*synth2%
#Hierarchical RTL Component report 

!
%s*synth2
Module fpgaTop 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               24 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 13    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	  11 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

K
%s*synth2<
:Module axi_crossbar_v2_0_addr_decoder__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

T
%s*synth2E
CModule axi_register_slice_v2_0_axi_register_slice__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__4 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module FIFO2__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

B
%s*synth23
1Module mig_7series_v1_9_ddr_carry_latch_and__11 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module blk_mem_gen_v8_0_blk_mem_gen_prim_width 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__9 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__16 

0
%s*synth2!
Detailed RTL Component Info : 

K
%s*synth2<
:Module axi_crossbar_v2_0_addr_decoder__parameterized1__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

+
%s*synth2
Module axi_vdma_reset__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 3     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 12    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

?
%s*synth20
.Module axi_infrastructure_v1_0_axi2vector__1 

0
%s*synth2!
Detailed RTL Component Info : 

'
%s*synth2
Module dynshreg_f__1 

0
%s*synth2!
Detailed RTL Component Info : 

%
%s*synth2
Module axi_vdma_sm 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               72 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 9     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 5     

?
%s*synth20
.	   7 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 6     

V
%s*synth2G
EModule generic_baseblocks_v2_0_comparator_static__parameterized2__2 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__23 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__31 

0
%s*synth2!
Detailed RTL Component Info : 

E
%s*synth26
4Module mig_7series_v1_9_ddr_axic_register_slice__3 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_datamover_fifo__parameterized8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

J
%s*synth2;
9Module axi_data_fifo_v2_0_axic_srl_fifo__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

U
%s*synth2F
DModule fifo_generator_v10_0_fifo_generator_ramfifo__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module srl_fifo_f__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__38 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_datamover_fifo__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__13 

0
%s*synth2!
Detailed RTL Component Info : 

E
%s*synth26
4Module mig_7series_v1_9_bank_state__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 19    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

:
%s*synth2+
)Module fifo_generator_v10_0_wr_logic__1 

0
%s*synth2!
Detailed RTL Component Info : 

N
%s*synth2?
=Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__10 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

6
%s*synth2'
%Module sync_fifo_fg__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__5 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__1 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_datamover_fifo__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

2
%s*synth2#
!Module FIFO2__parameterized5__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

D
%s*synth25
3Module fifo_generator_v10_0_dc_ss__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

H
%s*synth29
7Module fifo_generator_v10_0_input_blk__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

C
%s*synth24
2Module fifo_generator_v10_0_rd_handshaking_flags 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

:
%s*synth2+
)Module mig_7series_v1_9_bank_compare__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               14 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__6 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module FIFO2__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

9
%s*synth2*
(Module fifo_generator_v10_0_compare__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

Q
%s*synth2B
@Module blk_mem_gen_v8_0_blk_mem_gen_prim_width__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__48 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

 
%s*synth2
Module mkGMAC 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 15    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 10    

M
%s*synth2>
<Module axi_dwidth_converter_v2_0_a_upsizer__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

6
%s*synth2'
%Module axi_vdma_cdc__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

I
%s*synth2:
8Module fifo_generator_v10_0_compare__parameterized0__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

=
%s*synth2.
,Module mig_7series_v1_9_axi_mc_wrap_cmd__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

9
%s*synth2*
(Module fifo_generator_v10_0_compare__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__43 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module m00_couplers_imp_1GO73FE 

0
%s*synth2!
Detailed RTL Component Info : 

!
%s*synth2
Module SyncBit 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

!
%s*synth2
Module mkCRC32 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 9     

2
%s*synth2#
!Module s01_couplers_imp_1EUCYPY 

0
%s*synth2!
Detailed RTL Component Info : 

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

 
%s*synth2
Module mkA4LS 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               34 Bit    Registers := 2     

?
%s*synth20
.	               32 Bit    Registers := 4     

?
%s*synth20
.	                8 Bit    Registers := 4     

?
%s*synth20
.	                2 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     34 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     34 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__7 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__42 

0
%s*synth2!
Detailed RTL Component Info : 

E
%s*synth26
4Module mig_7series_v1_9_bank_queue__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   4 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 5     

?
%s*synth20
.	   3 Input      2 Bit       Adders := 3     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 11    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 12    

V
%s*synth2G
EModule generic_baseblocks_v2_0_comparator_static__parameterized2__3 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

L
%s*synth2=
;Module axi_infrastructure_v1_0_vector2axi__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module dynshreg_f__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 16    


%s*synth2
+---Muxes : 

?
%s*synth20
.	  16 Input      5 Bit        Muxes := 1     

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__17 

0
%s*synth2!
Detailed RTL Component Info : 

J
%s*synth2;
9Module mig_7series_v1_9_round_robin_arb__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

K
%s*synth2<
:Module axi_crossbar_v2_0_addr_decoder__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

L
%s*synth2=
;Module mig_7series_v1_9_ddr_byte_group_io__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

$
%s*synth2
Module SyncBit__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

2
%s*synth2#
!Module FIFO2__parameterized5__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module axi_datamover_cmd_status__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module FIFO2__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               36 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__52 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__17 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module axi_vdma_cdc__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__24 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module axi_vdma_reg_module__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

L
%s*synth2=
;Module generic_baseblocks_v2_0_mux_enc__parameterized4__1 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_axi_mc_wr_cmd_fsm 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

I
%s*synth2:
8Module axi_crossbar_v2_0_si_transactor__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__22 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_axi_mc_b_channel 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

A
%s*synth22
0Module fifo_generator_v10_0_builtin_prim_v6__1 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__44 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module axi_vdma_vregister__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 3     

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	               13 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__40 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__49 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__47 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module dynshreg_f__parameterized8 

0
%s*synth2!
Detailed RTL Component Info : 

)
%s*synth2
Module axi_vdma_cdc__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

-
%s*synth2
Module axi_datamover_reset 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
Module FIFO2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               35 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

7
%s*synth2(
&Module fifo_generator_v10_0_dc_ss__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

L
%s*synth2=
;Module mig_7series_v1_9_ddr_byte_group_io__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__25 

0
%s*synth2!
Detailed RTL Component Info : 

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               66 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

O
%s*synth2@
>Module blk_mem_gen_v8_0_blk_mem_output_block__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized1__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

$
%s*synth2
Module SyncBit__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

C
%s*synth24
2Module blk_mem_gen_v8_0_blk_mem_gen_generic_cstr 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module mig_7series_v1_9_ddr_if_post_fifo__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized6__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

)
%s*synth2
Module axi_vdma_cdc__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

-
%s*synth2
Module axi_vdma_rst_module 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

)
%s*synth2
Module axi_vdma_intrpt 

0
%s*synth2!
Detailed RTL Component Info : 

H
%s*synth29
7Module fifo_generator_v10_0_updn_cntr__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

$
%s*synth2
Module SyncBit__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__49 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__19 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
Module FIFO2__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               35 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized3__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               62 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__27 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__20 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__30 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__53 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module blk_mem_gen_v8_0__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

H
%s*synth29
7Module mig_7series_v1_9_ddr_byte_lane__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

;
%s*synth2,
*Module mig_7series_v1_9_ddr_command_fifo 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 5     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     47 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__24 

0
%s*synth2!
Detailed RTL Component Info : 

)
%s*synth2
Module axi_vdma_cdc__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

O
%s*synth2@
>Module mig_7series_v1_9_ddr_byte_group_io__parameterized0__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

*
%s*synth2
Module axi_vdma_lite_if 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 4     

?
%s*synth20
.	                9 Bit    Registers := 4     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 21    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 126   

)
%s*synth2
Module axi_vdma_cdc__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized6__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

2
%s*synth2#
!Module m02_couplers_imp_1IQC0SC 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module mig_7series_v1_9_ddr_if_post_fifo__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

I
%s*synth2:
8Module fifo_generator_v10_0_compare__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

9
%s*synth2*
(Module fifo_generator_v10_0_compare__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

<
%s*synth2-
+Module axi_datamover_fifo__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

/
%s*synth2 
Module axi_vdma_greycoder__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized7__2 

0
%s*synth2!
Detailed RTL Component Info : 

1
%s*synth2"
 Module axi_datamover_indet_btt 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                7 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 6     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 7     

:
%s*synth2+
)Module mig_7series_v1_9_ddr_carry_or__1 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

F
%s*synth27
5Module fifo_generator_v10_0_wr_handshaking_flags__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized6__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              132 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

2
%s*synth2#
!Module FIFO2__parameterized5__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized5__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

)
%s*synth2
Module design_1_xbar_1 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module FIFO2__parameterized5__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__19 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__7 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__44 

0
%s*synth2!
Detailed RTL Component Info : 

K
%s*synth2<
:Module mig_7series_v1_9_ddr_byte_lane__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

2
%s*synth2#
!Module SyncFIFO__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      5 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 3     

?
%s*synth20
.	                5 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              160 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

@
%s*synth21
/Module mig_7series_v1_9_ddr_comparator_sel__1 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

A
%s*synth22
0Module axi_datamover_strb_gen2__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__8 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

A
%s*synth22
0Module axi_datamover_addr_cntl__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 5     

:
%s*synth2+
)Module mig_7series_v1_9_axi_mc_wrap_cmd 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

>
%s*synth2/
-Module mig_7series_v1_9_ddr_if_post_fifo__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

U
%s*synth2F
DModule mig_7series_v1_9_ddr_axic_register_slice__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module axi_vdma_cdc__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

<
%s*synth2-
+Module mig_7series_v1_9_axi_mc_ar_channel 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     

>
%s*synth2/
-Module mig_7series_v1_9_ddr_if_post_fifo__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

0
%s*synth2!
Module axi_vdma_afifo_builtin 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__20 

0
%s*synth2!
Detailed RTL Component Info : 

D
%s*synth25
3Module fifo_generator_v10_0_rd_status_flags_ss__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
Module FIFO2__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               35 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

@
%s*synth21
/Module mig_7series_v1_9_axi_mc_cmd_translator 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 7     

4
%s*synth2%
#Module fifo_generator_v10_0_dc_ss 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

/
%s*synth2 
Module FIFO2__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

N
%s*synth2?
=Module axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

M
%s*synth2>
<Module fifo_generator_v10_0_builtin_top_v6__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

B
%s*synth23
1Module fifo_generator_v10_0_builtin_extdepth_v6 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__15 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_datamover_fifo__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__22 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module fifo_generator_v10_0_rd_bin_cntr__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 3     

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

C
%s*synth24
2Module fifo_generator_v10_0_reset_blk_ramfifo__1 

0
%s*synth2!
Detailed RTL Component Info : 

H
%s*synth29
7Module fifo_generator_v10_0_input_blk__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

)
%s*synth2
Module axi_vdma_reg_if 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 1     

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__2 

0
%s*synth2!
Detailed RTL Component Info : 

E
%s*synth26
4Module fifo_generator_v10_0_memory__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

K
%s*synth2<
:Module axi_crossbar_v2_0_addr_decoder__parameterized1__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__30 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__12 

0
%s*synth2!
Detailed RTL Component Info : 

)
%s*synth2
Module design_1_xbar_0 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module generic_baseblocks_v2_0_command_fifo__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               36 Bit    Registers := 33    

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	  32 Input     36 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

2
%s*synth2#
!Module axi_vdma_vaddrreg_mux__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 1     

O
%s*synth2@
>Module mig_7series_v1_9_ddr_byte_group_io__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__35 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__48 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module fifo_generator_v10_0_rd_status_flags_ss 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

?
%s*synth20
.Module mig_7series_v1_9_ddr_byte_group_io__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__20 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module mig_7series_v1_9_ddr_carry_latch_and__15 

0
%s*synth2!
Detailed RTL Component Info : 

V
%s*synth2G
EModule generic_baseblocks_v2_0_comparator_static__parameterized2__1 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__33 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module mig_7series_v1_9_ddr_axi_register_slice 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

:
%s*synth2+
)Module mig_7series_v1_9_bank_compare__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               14 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module m00_couplers_imp_1HQUX1D 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

E
%s*synth26
4Module mig_7series_v1_9_bank_state__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 19    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__3 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module fifo_generator_v10_0_rd_logic__1 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

7
%s*synth2(
&Module srl_fifo_f__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__2 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized0__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

N
%s*synth2?
=Module blk_mem_gen_v8_0_blk_mem_input_block__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized5__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__31 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module mig_7series_v1_9_axi_mc_cmd_arbiter 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     10 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     28 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__15 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_vdma_cmdsts_if__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               72 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 9     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

D
%s*synth25
3Module fifo_generator_v10_0_synth__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

L
%s*synth2=
;Module generic_baseblocks_v2_0_mux_enc__parameterized7__1 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_axi_mc_aw_channel 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.Module cntr_incr_decr_addn_f__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 5     

N
%s*synth2?
=Module axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

H
%s*synth29
7Module mig_7series_v1_9_ddr_byte_lane__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

H
%s*synth29
7Module fifo_generator_v10_0_input_blk__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__6 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__39 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module sync_fifo_fg__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

5
%s*synth2&
$Module design_1_v_vid_in_axi4s_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

O
%s*synth2@
>Module mig_7series_v1_9_ddr_byte_group_io__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

J
%s*synth2;
9Module blk_mem_gen_v8_0_blk_mem_gen_top__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module FIFO2__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               34 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__25 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module mig_7series_v1_9_ddr_phy_4lanes__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      9 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input      6 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 46    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 49    

E
%s*synth26
4Module axi_crossbar_v2_0_wdata_mux__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__51 

0
%s*synth2!
Detailed RTL Component Info : 

T
%s*synth2E
CModule axi_register_slice_v2_0_axi_register_slice__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

I
%s*synth2:
8Module fifo_generator_v10_0_output_blk__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module fifo_generator_v10_0_wr_bin_cntr 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 2     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__35 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module srl_fifo_f__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__31 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module fifo_generator_v10_0_reset_builtin 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               62 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__42 

0
%s*synth2!
Detailed RTL Component Info : 

5
%s*synth2&
$Module fifo_generator_v10_0_memory 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__26 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__9 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized5__1 

0
%s*synth2!
Detailed RTL Component Info : 

L
%s*synth2=
;Module generic_baseblocks_v2_0_mux_enc__parameterized6__1 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module axi_crossbar_v2_0_addr_decoder 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

K
%s*synth2<
:Module axi_crossbar_v2_0_addr_decoder__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized7__1 

0
%s*synth2!
Detailed RTL Component Info : 

-
%s*synth2
Module axi_vdma_sof_gen__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

)
%s*synth2
Module axi_vdma_cdc__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

-
%s*synth2
Module mkHCrtCompleter2Axi 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 7     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	               36 Bit    Registers := 2     

?
%s*synth20
.	               35 Bit    Registers := 6     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input     36 Bit        Muxes := 2     

?
%s*synth20
.	   5 Input     35 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     35 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     35 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input     34 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 5     

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 11    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__43 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__21 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__3 

0
%s*synth2!
Detailed RTL Component Info : 

J
%s*synth2;
9Module axi_data_fifo_v2_0_axic_srl_fifo__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

E
%s*synth26
4Module mig_7series_v1_9_ddr_axic_register_slice__2 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__7 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

8
%s*synth2)
'Module axi_crossbar_v2_0_axi_crossbar 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__38 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module dynshreg_f__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module fifo_generator_v10_0_compare__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

3
%s*synth2$
"Module axi_vdma_vidreg_module__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

$
%s*synth2
Module xlconstant 

0
%s*synth2!
Detailed RTL Component Info : 

*
%s*synth2
Module axi_vdma_sof_gen 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__33 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module fifo_generator_v10_0__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

3
%s*synth2$
"Module fifo_generator_v10_0_dmem 

0
%s*synth2!
Detailed RTL Component Info : 

T
%s*synth2E
CModule mig_7series_v1_9_ddr_comparator_sel_static__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module srl_fifo_f__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module srl_fifo_rbu_f__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized9 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              519 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 6     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

K
%s*synth2<
:Module axi_crossbar_v2_0_addr_decoder__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__28 

0
%s*synth2!
Detailed RTL Component Info : 

E
%s*synth26
4Module fifo_generator_v10_0_memory__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module mig_7series_v1_9_ddr_w_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 64    

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 64    

6
%s*synth2'
%Module axi_vdma_cdc__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__16 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_datamover_fifo__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

,
%s*synth2
Module axi_vdma_cmdsts_if 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               72 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

T
%s*synth2E
CModule axi_register_slice_v2_0_axi_register_slice__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

9
%s*synth2*
(Module fifo_generator_v10_0_compare__8 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__16 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__59 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module generic_baseblocks_v2_0_mux_enc__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__5 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__55 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module axi_crossbar_v2_0_crossbar 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

J
%s*synth2;
9Module fifo_generator_v10_0_wr_bin_cntr__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 2     

S
%s*synth2D
BModule mig_7series_v1_9_ddr_axic_register_slice__parameterized10 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

C
%s*synth24
2Module mig_7series_v1_9_axi_mc_cmd_translator__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 7     

F
%s*synth27
5Module fifo_generator_v10_0_wr_handshaking_flags__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

&
%s*synth2
Module sync_fifo_fg 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__11 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module generic_baseblocks_v2_0_mux_enc__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

-
%s*synth2
Module axi_vdma_vid_cdc__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__27 

0
%s*synth2!
Detailed RTL Component Info : 

D
%s*synth25
3Module mig_7series_v1_9_ddr_comparator_sel_static 

0
%s*synth2!
Detailed RTL Component Info : 

7
%s*synth2(
&Module mig_7series_v1_9_ddr_carry_or 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__10 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized0__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

Q
%s*synth2B
@Module fifo_generator_v10_0_fifo_generator_top__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module v_vid_in_axi4s_v3_0_vid_in_axi4s_top 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__9 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module mig_7series_v1_9_ddr_carry_or__2 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module design_1_v_axi4s_vid_out_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module axi_dwidth_converter_v2_0_w_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 50    

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__25 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module mig_7series_v1_9_ddr_command_fifo__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 5     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     47 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

/
%s*synth2 
Module cntr_incr_decr_addn_f 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

I
%s*synth2:
8Module fifo_generator_v10_0_output_blk__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
Module axi_vdma 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     13 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               13 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 14    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     13 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

E
%s*synth26
4Module mig_7series_v1_9_ddr_axic_register_slice__1 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module srl_fifo_f__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

Q
%s*synth2B
@Module fifo_generator_v10_0_fifo_generator_top__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

S
%s*synth2D
BModule fifo_generator_v10_0_rd_handshaking_flags__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

@
%s*synth21
/Module fifo_generator_v10_0_reset_blk_ramfifo 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__4 

0
%s*synth2!
Detailed RTL Component Info : 

1
%s*synth2"
 Module s00_couplers_imp_OOUNSO 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module mig_7series_v1_9_memc_ui_top_axi 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

7
%s*synth2(
&Module fifo_generator_v10_0_wr_logic 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module v_axi4s_vid_out_v3_0_out_coupler 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               19 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     

8
%s*synth2)
'Module fifo_generator_v10_0_updn_cntr 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

M
%s*synth2>
<Module mig_7series_v1_9_round_robin_arb__parameterized1__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

8
%s*synth2)
'Module v_vid_in_axi4s_v3_0_in_coupler 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               19 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__21 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__4 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_round_robin_arb__parameterized1__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__32 

0
%s*synth2!
Detailed RTL Component Info : 

Q
%s*synth2B
@Module mig_7series_v1_9_ddr_axi_register_slice__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__54 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized5__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

=
%s*synth2.
,Module mig_7series_v1_9_axi_mc_incr_cmd__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 2     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      9 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

9
%s*synth2*
(Module fifo_generator_v10_0_compare__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

8
%s*synth2)
'Module mig_7series_v1_9_ddr_carry_and 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module cntr_incr_decr_addn_f__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__11 

0
%s*synth2!
Detailed RTL Component Info : 

L
%s*synth2=
;Module mig_7series_v1_9_ddr_byte_group_io__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

@
%s*synth21
/Module blk_mem_gen_v8_0_synth__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized1__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__29 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module axi_datamover_strb_gen2__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      4 Bit       Adders := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

4
%s*synth2%
#Module srl_fifo_f__parameterized8 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized5__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

$
%s*synth2
Module mkCRC32__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 9     

6
%s*synth2'
%Module axi_vdma_cdc__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__57 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__6 

0
%s*synth2!
Detailed RTL Component Info : 

7
%s*synth2(
&Module srl_fifo_f__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__8 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__15 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module axi_crossbar_v2_0_splitter 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__56 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__3 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__18 

0
%s*synth2!
Detailed RTL Component Info : 

7
%s*synth2(
&Module axi_dwidth_converter_v2_0_top 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
Module FIFO2__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               35 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

H
%s*synth29
7Module axi_crossbar_v2_0_decerr_slave__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 9     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 15    

4
%s*synth2%
#Module dynshreg_f__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

W
%s*synth2H
FModule mig_7series_v1_9_ddr_comparator_sel_static__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module axi_crossbar_v2_0_wdata_router 

0
%s*synth2!
Detailed RTL Component Info : 

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized4__1 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__1 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module srl_fifo_f__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module fifo_generator_v10_0_compare__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

2
%s*synth2#
!Module FIFO2__parameterized4__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module mkL2HCrt 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               30 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

:
%s*synth2+
)Module blk_mem_gen_v8_0_blk_mem_gen_top 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

2
%s*synth2#
!Module cntr_incr_decr_addn_f__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

5
%s*synth2&
$Module axi_vdma_sm__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               72 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 11    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 5     

?
%s*synth20
.	   7 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 6     

9
%s*synth2*
(Module axi_crossbar_v2_0_crossbar_sasd 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

B
%s*synth23
1Module cntr_incr_decr_addn_f__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

I
%s*synth2:
8Module fifo_generator_v10_0_compare__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

4
%s*synth2%
#Module SyncResetA__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

2
%s*synth2#
!Module cntr_incr_decr_addn_f__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__14 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module srl_fifo_f__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module fifo_generator_v10_0__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module cntr_incr_decr_addn_f__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

2
%s*synth2#
!Module cntr_incr_decr_addn_f__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

@
%s*synth21
/Module mig_7series_v1_9_ddr_carry_latch_or__1 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module fifo_generator_v10_0_reset_builtin__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     

L
%s*synth2=
;Module generic_baseblocks_v2_0_mux_enc__parameterized3__1 

0
%s*synth2!
Detailed RTL Component Info : 

G
%s*synth28
6Module fifo_generator_v10_0_rd_logic__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module generic_baseblocks_v2_0_mux_enc 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

7
%s*synth2(
&Module dynshreg_f__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

Q
%s*synth2B
@Module fifo_generator_v10_0_wr_status_flags_ss__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

9
%s*synth2*
(Module fifo_generator_v10_0_compare__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

A
%s*synth22
0Module axi_datamover_strb_gen2__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      3 Bit       Adders := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__1 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module mig_7series_v1_9_bank_common 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   8 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 10    

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 16    

D
%s*synth25
3Module axi_datamover_sfifo_autord__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

'
%s*synth2
Module ResetInverter 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__40 

0
%s*synth2!
Detailed RTL Component Info : 

+
%s*synth2
Module axi_vdma_skid_buf 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__50 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module mig_7series_v1_9_axi_mc_simple_fifo 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              576 Bit    Registers := 8     

?
%s*synth20
.	                3 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   8 Input    576 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

"
%s*synth2
Module SyncFIFO 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      4 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	               80 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

O
%s*synth2@
>Module mig_7series_v1_9_ddr_byte_group_io__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

H
%s*synth29
7Module mig_7series_v1_9_ddr_byte_lane__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__14 

0
%s*synth2!
Detailed RTL Component Info : 

H
%s*synth29
7Module mig_7series_v1_9_ddr_byte_lane__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

5
%s*synth2&
$Module mig_7series_v1_9_bank_cntrl 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module axi_vdma_regdirect__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 3     

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	               13 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     

9
%s*synth2*
(Module axi_crossbar_v2_0_si_transactor 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

O
%s*synth2@
>Module axi_dwidth_converter_v2_0_axi_upsizer__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__45 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module mig_7series_v1_9_ddr_axi_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

E
%s*synth26
4Module axi_register_slice_v2_0_axic_register_slice 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               36 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     36 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

7
%s*synth2(
&Module design_1_axi_interconnect_2_1 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module mig_7series_v1_9_rank_common 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 8     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 21    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 13    

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__10 

0
%s*synth2!
Detailed RTL Component Info : 

Q
%s*synth2B
@Module mig_7series_v1_9_ddr_axi_register_slice__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

;
%s*synth2,
*Module mig_7series_v1_9_axi_mc_r_channel 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

<
%s*synth2-
+Module axi_infrastructure_v1_0_vector2axi 

0
%s*synth2!
Detailed RTL Component Info : 

U
%s*synth2F
DModule mig_7series_v1_9_ddr_axic_register_slice__parameterized3__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               66 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

4
%s*synth2%
#Module mig_7series_v1_9_rank_mach 

0
%s*synth2!
Detailed RTL Component Info : 

D
%s*synth25
3Module axi_register_slice_v2_0_axi_register_slice 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

#
%s*synth2
Module mkA4LS__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               34 Bit    Registers := 2     

?
%s*synth20
.	               32 Bit    Registers := 4     

?
%s*synth20
.	                8 Bit    Registers := 4     

?
%s*synth20
.	                2 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     34 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     34 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

$
%s*synth2
Module SyncBit__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

=
%s*synth2.
,Module mig_7series_v1_9_ddr_phy_prbs_rdlvl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     32 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 9     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 31    


%s*synth2
+---Muxes : 

?
%s*synth20
.	  13 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	  13 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 7     

?
%s*synth20
.	  13 Input      6 Bit        Muxes := 6     

?
%s*synth20
.	  14 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 15    

?
%s*synth20
.	  13 Input      1 Bit        Muxes := 21    

E
%s*synth26
4Module mig_7series_v1_9_bank_cntrl__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module mig_7series_v1_9_ddr_axic_register_slice 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__58 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module axi_vdma_mm2s_linebuf 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               13 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 13    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

@
%s*synth21
/Module mig_7series_v1_9_ddr_phy_dqs_found_cal 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     10 Bit       Adders := 3     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 8     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               12 Bit    Registers := 3     

?
%s*synth20
.	                6 Bit    Registers := 7     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 7     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 23    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  16 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 20    

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 14    

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	  16 Input      1 Bit        Muxes := 20    

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 30    

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

C
%s*synth24
2Module fifo_generator_v10_0_wr_handshaking_flags 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

E
%s*synth26
4Module mig_7series_v1_9_bank_cntrl__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module axi_crossbar_v2_0_decerr_slave 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

2
%s*synth2#
!Module cntr_incr_decr_addn_f__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module mig_7series_v1_9_ddr_comparator_sel 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module mig_7series_v1_9_ddr_a_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 6     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

2
%s*synth2#
!Module FIFO2__parameterized4__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

J
%s*synth2;
9Module axi_data_fifo_v2_0_axic_srl_fifo__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__39 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module mig_7series_v1_9_ddr_carry_latch_and__10 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module cntr_incr_decr_addn_f__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

G
%s*synth28
6Module axi_crossbar_v2_0_splitter__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

7
%s*synth2(
&Module design_1_axi_interconnect_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_vdma_reg_mux__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	  11 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	  11 Input      1 Bit        Muxes := 1     

<
%s*synth2-
+Module axi_vdma_fsync_gen__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

*
%s*synth2
Module blk_mem_gen_v8_0 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module axi_vdma_cdc__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

M
%s*synth2>
<Module mig_7series_v1_9_axi_mc_simple_fifo__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 32    

?
%s*synth20
.	                5 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	  32 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

$
%s*synth2
Module SyncBit__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

8
%s*synth2)
'Module mig_7series_v1_9_ddr_r_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              512 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

E
%s*synth26
4Module mig_7series_v1_9_bank_queue__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 5     

?
%s*synth20
.	   3 Input      2 Bit       Adders := 3     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 11    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 12    

L
%s*synth2=
;Module axi_infrastructure_v1_0_axi2vector__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

,
%s*synth2
Module axi_vdma_vregister 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 3     

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	               13 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

A
%s*synth22
0Module fifo_generator_v10_0_wr_status_flags_ss 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

=
%s*synth2.
,Module mig_7series_v1_9_ddr_mc_phy_wrapper 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                6 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     

2
%s*synth2#
!Module cntr_incr_decr_addn_f__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

K
%s*synth2<
:Module mig_7series_v1_9_ddr_byte_lane__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

8
%s*synth2)
'Module fifo_generator_v10_0_input_blk 

0
%s*synth2!
Detailed RTL Component Info : 

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized6__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              132 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

;
%s*synth2,
*Module axi_vdma_register__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 13    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 16    

5
%s*synth2&
$Module axi_crossbar_v2_0_wdata_mux 

0
%s*synth2!
Detailed RTL Component Info : 

0
%s*synth2!
Module axi_datamover_wr_demux 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module axi_crossbar_v2_0_addr_arbiter_sasd 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     64 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__26 

0
%s*synth2!
Detailed RTL Component Info : 

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module axi_dwidth_converter_v2_0_r_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     64 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

D
%s*synth25
3Module v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     12 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               19 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 6     

?
%s*synth20
.	                1 Bit    Registers := 21    


%s*synth2
+---RAMs : 

?
%s*synth20
.	              19K Bit         RAMs := 1     

#
%s*synth2
Module SizedFIFO 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              600 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input     40 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   7 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

6
%s*synth2'
%Module mig_7series_v1_9_arb_row_col 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 6     

7
%s*synth2(
&Module mig_7series_v1_9_bank_compare 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               14 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

7
%s*synth2(
&Module v_axi4s_vid_out_v3_0_out_sync 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     10 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 23    


%s*synth2
+---Muxes : 

?
%s*synth20
.	  11 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	  21 Input      1 Bit        Muxes := 6     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

?
%s*synth20
.Module axi_dwidth_converter_v2_0_axi_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

S
%s*synth2D
BModule mig_7series_v1_9_ddr_axic_register_slice__parameterized11 

0
%s*synth2!
Detailed RTL Component Info : 

G
%s*synth28
6Module mig_7series_v1_9_ddr_comparator_sel_static__1 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__24 

0
%s*synth2!
Detailed RTL Component Info : 

H
%s*synth29
7Module mig_7series_v1_9_ddr_byte_lane__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__12 

0
%s*synth2!
Detailed RTL Component Info : 

5
%s*synth2&
$Module mig_7series_v1_9_rank_cntrl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 3     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   3 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized2__1 

0
%s*synth2!
Detailed RTL Component Info : 

,
%s*synth2
Module design_1_auto_us_0 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__28 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module fifo_generator_v10_0_compare__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

5
%s*synth2&
$Module mig_7series_v1_9_bank_queue 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 5     

?
%s*synth20
.	   3 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 11    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   3 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 12    

4
%s*synth2%
#Module srl_fifo_f__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module srl_fifo_rbu_f__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__1 

0
%s*synth2!
Detailed RTL Component Info : 

$
%s*synth2
Module SyncResetA 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

/
%s*synth2 
Module FIFO2__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__28 

0
%s*synth2!
Detailed RTL Component Info : 

$
%s*synth2
Module SyncBit__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

.
%s*synth2
Module axi_vdma_sts_mngr__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

J
%s*synth2;
9Module mig_7series_v1_9_round_robin_arb__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized2__2 

0
%s*synth2!
Detailed RTL Component Info : 

D
%s*synth25
3Module mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

@
%s*synth21
/Module mig_7series_v1_9_ddr_phy_oclkdelay_cal 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 10    

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 8     

?
%s*synth20
.	                6 Bit    Registers := 25    

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 5     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 49    


%s*synth2
+---Muxes : 

?
%s*synth20
.	  23 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	  22 Input      6 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 19    

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 12    

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 6     

?
%s*synth20
.	  22 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	  22 Input      1 Bit        Muxes := 45    

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 56    

2
%s*synth2#
!Module mig_7series_v1_9_arb_mux 

0
%s*synth2!
Detailed RTL Component Info : 

0
%s*synth2!
Module axi_datamover_skid_buf 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               72 Bit    Registers := 2     

?
%s*synth20
.	                9 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 8     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

:
%s*synth2+
)Module mig_7series_v1_9_ddr_of_pre_fifo 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              352 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     44 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

I
%s*synth2:
8Module fifo_generator_v10_0_output_blk__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_byte_group_io 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

6
%s*synth2'
%Module axi_data_fifo_v2_0_ndeep_srl 

0
%s*synth2!
Detailed RTL Component Info : 

5
%s*synth2&
$Module mig_7series_v1_9_ui_wr_data 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 3     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              576 Bit    Registers := 1     

?
%s*synth20
.	              512 Bit    Registers := 1     

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     64 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input     16 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 4     

?
%s*synth20
.	   3 Input      1 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

<
%s*synth2-
+Module generic_baseblocks_v2_0_mux_enc__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__13 

0
%s*synth2!
Detailed RTL Component Info : 

K
%s*synth2<
:Module mig_7series_v1_9_ddr_byte_lane__parameterized2__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

=
%s*synth2.
,Module fifo_generator_v10_0_builtin_top_v6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

;
%s*synth2,
*Module mig_7series_v1_9_ddr_if_post_fifo 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

'
%s*synth2
Module axi_vdma_mngr 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   4 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 6     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

-
%s*synth2
Module design_1_mkA4LS_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

1
%s*synth2"
 Module axi_vdma_genlock_mux__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 1     

5
%s*synth2&
$Module mig_7series_v1_9_bank_state 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 19    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

/
%s*synth2 
Module axi_vdma_vaddrreg_mux 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 1     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__29 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module FIFO2__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__36 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module axi_crossbar_v2_0_si_transactor__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

6
%s*synth2'
%Module fifo_generator_v10_0_compare 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

.
%s*synth2
Module axi_datamover_ibttcc 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     16 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     16 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      7 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 3     

?
%s*synth20
.	               16 Bit    Registers := 4     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 13    

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 40    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 6     

?
%s*synth20
.	   7 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 9     

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 5     

?
%s*synth20
.	   8 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 7     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 5     

4
%s*synth2%
#Module srl_fifo_f__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_axi_mc_w_channel 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              576 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

*
%s*synth2
Module axi_vdma_reg_mux 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	  11 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	  11 Input      1 Bit        Muxes := 1     

9
%s*synth2*
(Module mig_7series_v1_9_axi_mc_cmd_fsm 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 13    

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

>
%s*synth2/
-Module mig_7series_v1_9_ddr_carry_latch_and 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized6__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

2
%s*synth2#
!Module axi_vdma_genlock_mngr__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input      5 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

:
%s*synth2+
)Module axi_data_fifo_v2_0_axic_srl_fifo 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__12 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module mig_7series_v1_9_axi_mc_incr_cmd 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 2     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      9 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

C
%s*synth24
2Module fifo_generator_v10_0_reset_blk_ramfifo__2 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module axi_infrastructure_v1_0_vector2axi__1 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__37 

0
%s*synth2!
Detailed RTL Component Info : 

7
%s*synth2(
&Module mig_7series_v1_9_ddr_phy_init 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     10 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      9 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 3     

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              512 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               15 Bit    Registers := 3     

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 2     

?
%s*synth20
.	                8 Bit    Registers := 3     

?
%s*synth20
.	                7 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 5     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 6     

?
%s*synth20
.	                3 Bit    Registers := 6     

?
%s*synth20
.	                2 Bit    Registers := 10    

?
%s*synth20
.	                1 Bit    Registers := 87    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input     14 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     14 Bit        Muxes := 15    

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      7 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 65    

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 13    

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 5     

?
%s*synth20
.	   4 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 8     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   3 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 39    

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 1     

5
%s*synth2&
$Module mig_7series_v1_9_ui_rd_data 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 3     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              512 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 3     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   3 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

H
%s*synth29
7Module axi_crossbar_v2_0_axi_crossbar__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized5__2 

0
%s*synth2!
Detailed RTL Component Info : 

S
%s*synth2D
BModule blk_mem_gen_v8_0_blk_mem_gen_generic_cstr__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

E
%s*synth26
4Module mig_7series_v1_9_bank_state__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 19    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

Q
%s*synth2B
@Module fifo_generator_v10_0_fifo_generator_top__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

U
%s*synth2F
DModule mig_7series_v1_9_ddr_axic_register_slice__parameterized7__1 

0
%s*synth2!
Detailed RTL Component Info : 

,
%s*synth2
Module axi_vdma_regdirect 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 3     

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	               13 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__34 

0
%s*synth2!
Detailed RTL Component Info : 

U
%s*synth2F
DModule mig_7series_v1_9_ddr_axic_register_slice__parameterized5__1 

0
%s*synth2!
Detailed RTL Component Info : 

3
%s*synth2$
"Module axi_datamover_skid2mm_buf 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 2     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     64 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

?
%s*synth20
.Module axi_datamover_fifo__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

6
%s*synth2'
%Module axi_datamover_wr_status_cntl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 12    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__2 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized6__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

0
%s*synth2!
Module axi_datamover_reset__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

3
%s*synth2$
"Module axi_datamover_wrdata_cntl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     16 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 3     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 23    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 15    

"
%s*synth2
Module mkL2Proc 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 5     

?
%s*synth20
.	               40 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     48 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 8     

6
%s*synth2'
%Module axi_datamover_mssai_skid_buf 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 3     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 9     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized3__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

C
%s*synth24
2Module generic_baseblocks_v2_0_comparator_static 

0
%s*synth2!
Detailed RTL Component Info : 

3
%s*synth2$
"Module axi_datamover_ms_strb_set 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input      3 Bit        Muxes := 1     

H
%s*synth29
7Module axi_crossbar_v2_0_wdata_router__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

-
%s*synth2
Module mig_7series_v1_9_mc 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               56 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 3     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 7     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 6     

/
%s*synth2 
Module axi_vdma_genlock_mngr 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input      5 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

4
%s*synth2%
#Module dynshreg_f__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized5__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__32 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module axi_data_fifo_v2_0_axic_reg_srl_fifo 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

6
%s*synth2'
%Module axi_datamover_mm2s_full_wrap 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

,
%s*synth2
Module design_1_auto_us_1 

0
%s*synth2!
Detailed RTL Component Info : 

J
%s*synth2;
9Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

R
%s*synth2C
AModule fifo_generator_v10_0_builtin_extdepth_v6__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

.
%s*synth2
Module axi_vdma_genlock_mux 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 1     

0
%s*synth2!
Module blk_mem_gen_v8_0_synth 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized0__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized8__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

9
%s*synth2*
(Module fifo_generator_v10_0_output_blk 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module axi_crossbar_v2_0_si_transactor__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

1
%s*synth2"
 Module axi_datamover_strb_gen2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      4 Bit       Adders := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

4
%s*synth2%
#Module fifo_generator_v10_0_synth 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

6
%s*synth2'
%Module axi_datamover_rd_status_cntl 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 6     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__8 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

E
%s*synth26
4Module mig_7series_v1_9_bank_queue__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   5 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   4 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 4     

?
%s*synth20
.	   3 Input      2 Bit       Adders := 3     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 11    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 12    

S
%s*synth2D
BModule generic_baseblocks_v2_0_comparator_static__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module axi_crossbar_v2_0_addr_arbiter__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 5     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

*
%s*synth2
Module axi_vdma_vid_cdc 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     

7
%s*synth2(
&Module mig_7series_v1_9_ddr_prbs_gen 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   4 Input      1 Bit         XORs := 1     

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	                7 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     64 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

3
%s*synth2$
"Module axi_datamover_rddata_cntl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 19    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 13    

9
%s*synth2*
(Module mig_7series_v1_9_ddr_phy_4lanes 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      9 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      6 Bit        Muxes := 5     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 62    

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 62    

G
%s*synth28
6Module axi_crossbar_v2_0_splitter__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

X
%s*synth2I
GModule axi_register_slice_v2_0_axic_register_slice__parameterized7__3 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module mig_7series_v1_9_ddr_phy_top 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     56 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

1
%s*synth2"
 Module s00_couplers_imp_A5QIOZ 

0
%s*synth2!
Detailed RTL Component Info : 

3
%s*synth2$
"Module mig_7series_v1_9_clk_ibuf 

0
%s*synth2!
Detailed RTL Component Info : 

6
%s*synth2'
%Module fifo_generator_v10_0_builtin 

0
%s*synth2!
Detailed RTL Component Info : 

V
%s*synth2G
EModule blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

Q
%s*synth2B
@Module fifo_generator_v10_0_fifo_generator_top__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__9 

0
%s*synth2!
Detailed RTL Component Info : 

1
%s*synth2"
 Module design_1_xlconstant_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module mig_7series_v1_9_ddr_phy_rdlvl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     32 Bit       Adders := 1     

?
%s*synth20
.	   3 Input     10 Bit       Adders := 1     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 6     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 16    

?
%s*synth20
.	   2 Input      4 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              320 Bit    Registers := 1     

?
%s*synth20
.	               48 Bit    Registers := 2     

?
%s*synth20
.	                6 Bit    Registers := 18    

?
%s*synth20
.	                5 Bit    Registers := 37    

?
%s*synth20
.	                4 Bit    Registers := 7     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 300   

$
%s*synth2
+---Multipliers : 

?
%s*synth20
.	                  3x6  Multipliers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     48 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 64    

?
%s*synth20
.	  36 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 7     

?
%s*synth20
.	  34 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 17    

?
%s*synth20
.	  34 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 16    

?
%s*synth20
.	   3 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	  34 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	  34 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 243   

?
%s*synth20
.	  34 Input      1 Bit        Muxes := 33    

O
%s*synth2@
>Module axi_infrastructure_v1_0_axi2vector__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module mig_7series_v1_9_ddr_phy_wrcal 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 3     

?
%s*synth20
.	                3 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 117   


%s*synth2
+---Muxes : 

?
%s*synth20
.	   8 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 11    

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      1 Bit        Muxes := 18    

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 14    

2
%s*synth2#
!Module axi_datamover_cmd_status 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module generic_baseblocks_v2_0_command_fifo 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               36 Bit    Registers := 33    

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	  32 Input     36 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

4
%s*synth2%
#Module dynshreg_f__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

W
%s*synth2H
FModule axi_register_slice_v2_0_axi_register_slice__parameterized2__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

O
%s*synth2@
>Module axi_infrastructure_v1_0_vector2axi__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

=
%s*synth2.
,Module mig_7series_v1_9_ddr_carry_latch_or 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__8 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_infrastructure_v1_0_axi2vector 

0
%s*synth2!
Detailed RTL Component Info : 

F
%s*synth27
5Module fifo_generator_v10_0_builtin__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

0
%s*synth2!
Module axi_datamover_stbs_set 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   9 Input      4 Bit        Muxes := 1     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__33 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__8 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module axi_datamover_sfifo_autord 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

+
%s*synth2
Module srl_fifo_rbu_f__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__14 

0
%s*synth2!
Detailed RTL Component Info : 

1
%s*synth2"
 Module m01_couplers_imp_CW3EGV 

0
%s*synth2!
Detailed RTL Component Info : 

3
%s*synth2$
"Module mig_7series_v1_9_col_mach 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 6     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module mig_7series_v1_9_ddr_phy_tempmon 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 25    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 9     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 19    

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__4 

0
%s*synth2!
Detailed RTL Component Info : 

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized8 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__8 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module mig_7series_v1_9_round_robin_arb 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

6
%s*synth2'
%Module axi_vdma_cdc__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

1
%s*synth2"
 Module mig_7series_v1_9_ui_top 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module fifo_generator_v10_0__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module mig_7series_v1_9_ddr_if_post_fifo__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

=
%s*synth2.
,Module axi_dwidth_converter_v2_0_a_upsizer 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

8
%s*synth2)
'Module mig_7series_v1_9_ddr_phy_wrlvl 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     32 Bit       Adders := 8     

?
%s*synth20
.	   2 Input      9 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      7 Bit       Adders := 8     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 19    

?
%s*synth20
.	   2 Input      4 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 5     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 1     

?
%s*synth20
.	               24 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                6 Bit    Registers := 35    

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                3 Bit    Registers := 41    

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 33    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 16    

?
%s*synth20
.	  30 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      6 Bit        Muxes := 8     

?
%s*synth20
.	  29 Input      6 Bit        Muxes := 9     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 15    

?
%s*synth20
.	  29 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 7     

?
%s*synth20
.	  29 Input      3 Bit        Muxes := 18    

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 120   

?
%s*synth20
.	  29 Input      1 Bit        Muxes := 51    

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__11 

0
%s*synth2!
Detailed RTL Component Info : 

@
%s*synth21
/Module v_axi4s_vid_out_v3_0_axi4s_vid_out_top 

0
%s*synth2!
Detailed RTL Component Info : 

7
%s*synth2(
&Module fifo_generator_v10_0_rd_logic 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module blk_mem_gen_v8_0_blk_mem_input_block 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module axi_vdma_cdc__parameterized0__7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

/
%s*synth2 
Module axi_datamover_fifo__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__10 

0
%s*synth2!
Detailed RTL Component Info : 

+
%s*synth2
Module axi_datamover_pcc 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     16 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     16 Bit       Adders := 3     

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 6     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                3 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 27    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   8 Input      1 Bit        Muxes := 6     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 9     

,
%s*synth2
Module axi_vdma_greycoder 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

>
%s*synth2/
-Module v_vid_in_axi4s_v3_0_vid_in_formatter 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 15    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

H
%s*synth29
7Module mig_7series_v1_9_ddr_byte_lane__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__30 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module v_axi4s_vid_out_v3_0_bridge_async_fifo_2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     12 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               19 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 6     

?
%s*synth20
.	                1 Bit    Registers := 21    


%s*synth2
+---RAMs : 

?
%s*synth20
.	              19K Bit         RAMs := 1     

,
%s*synth2
Module axi_vdma_fsync_gen 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

>
%s*synth2/
-Module fifo_generator_v10_0__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module generic_baseblocks_v2_0_mux_enc__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module srl_fifo_rbu_f__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__23 

0
%s*synth2!
Detailed RTL Component Info : 

@
%s*synth21
/Module v_axi4s_vid_out_v3_0_vid_out_formatter 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 9     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

5
%s*synth2&
$Module mig_7series_v1_9_arb_select 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     21 Bit        Muxes := 18    

?
%s*synth20
.	   2 Input     14 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 19    

(
%s*synth2
Module axi_vdma_reset 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      3 Bit       Adders := 3     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 12    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

-
%s*synth2
Module axi_datamover_rdmux 

0
%s*synth2!
Detailed RTL Component Info : 

.
%s*synth2
Module fifo_generator_v10_0 

0
%s*synth2!
Detailed RTL Component Info : 

,
%s*synth2
Module axi_datamover_fifo 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

9
%s*synth2*
(Module axi_data_fifo_v2_0_ndeep_srl__2 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__47 

0
%s*synth2!
Detailed RTL Component Info : 

L
%s*synth2=
;Module mig_7series_v1_9_ddr_byte_group_io__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

H
%s*synth29
7Module mig_7series_v1_9_ddr_a_upsizer__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 6     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

L
%s*synth2=
;Module generic_baseblocks_v2_0_mux_enc__parameterized5__1 

0
%s*synth2!
Detailed RTL Component Info : 

-
%s*synth2
Module design_1_mkA4LS_2_1 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__13 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module mig_7series_v1_9_bank_mach 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

$
%s*synth2
Module srl_fifo_f 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__51 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

8
%s*synth2)
'Module axi_crossbar_v2_0_addr_arbiter 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               64 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 5     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

G
%s*synth28
6Module axi_crossbar_v2_0_splitter__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

D
%s*synth25
3Module axi_crossbar_v2_0_splitter__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

>
%s*synth2/
-Module mig_7series_v1_9_ddr_if_post_fifo__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

.
%s*synth2
Module axi_vdma_skid_buf__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_phy_4lanes__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                9 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      9 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      9 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      6 Bit        Muxes := 5     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 62    

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 62    

S
%s*synth2D
BModule generic_baseblocks_v2_0_comparator_static__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_ddr_byte_lane__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

R
%s*synth2C
AModule mig_7series_v1_9_ddr_axic_register_slice__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

G
%s*synth28
6Module axi_dwidth_converter_v2_0_top__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
Module design_1 

0
%s*synth2!
Detailed RTL Component Info : 

L
%s*synth2=
;Module axi_infrastructure_v1_0_vector2axi__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__23 

0
%s*synth2!
Detailed RTL Component Info : 

-
%s*synth2
Module axi_datamover_rd_sf 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 3     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

D
%s*synth25
3Module fifo_generator_v10_0_wr_status_flags_ss__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__18 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__9 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

'
%s*synth2
Module srl_fifo_f__1 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module dynshreg_f__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__21 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module mig_7series_v1_9_ddr_carry_latch_and__12 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module design_1_mkL2HCrt_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

D
%s*synth25
3Module fifo_generator_v10_0_synth__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

8
%s*synth2)
'Module mig_7series_v1_9_ddr_byte_lane 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

6
%s*synth2'
%Module fifo_generator_v10_0_rd_fwft 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 6     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 2     

?
%s*synth20
.	   3 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module axi_vdma_cdc 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__46 

0
%s*synth2!
Detailed RTL Component Info : 

I
%s*synth2:
8Module fifo_generator_v10_0_output_blk__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

1
%s*synth2"
 Module axi_datamover_addr_cntl 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 5     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__34 

0
%s*synth2!
Detailed RTL Component Info : 

A
%s*synth22
0Module fifo_generator_v10_0_fifo_generator_top 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_datamover_fifo__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__7 

0
%s*synth2!
Detailed RTL Component Info : 

7
%s*synth2(
&Module mig_7series_v1_9_iodelay_ctrl 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               15 Bit    Registers := 1     

6
%s*synth2'
%Module axi_datamover_s2mm_full_wrap 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 1     

/
%s*synth2 
Module FIFO2__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               36 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

7
%s*synth2(
&Module SyncResetA__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

M
%s*synth2>
<Module mig_7series_v1_9_ddr_of_pre_fifo__parameterized0__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              720 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

/
%s*synth2 
Module design_1_axi_vdma_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module axi_datamover_s2mm_realign 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 4     

?
%s*synth20
.	   7 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

(
%s*synth2
Module srl_fifo_rbu_f 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

9
%s*synth2*
(Module fifo_generator_v10_0_rd_fwft__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 6     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 2     

?
%s*synth20
.	   3 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

8
%s*synth2)
'Module mig_7series_v1_9_ddr_calib_top 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 34    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 7     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 6     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 20    

4
%s*synth2%
#Module axi_datamover_s2mm_scatter 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     16 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 3     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__41 

0
%s*synth2!
Detailed RTL Component Info : 

F
%s*synth27
5Module blk_mem_gen_v8_0_blk_mem_gen_prim_wrapper_v6 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module cntr_incr_decr_addn_f__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 3     

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

N
%s*synth2?
=Module axi_data_fifo_v2_0_axic_reg_srl_fifo__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

M
%s*synth2>
<Module axi_data_fifo_v2_0_axic_srl_fifo__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

9
%s*synth2*
(Module mig_7series_v1_9_infrastructure 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               13 Bit    Registers := 2     

2
%s*synth2#
!Module mig_7series_v1_9_tempmon 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     11 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 7     

?
%s*synth20
.	               11 Bit    Registers := 1     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     12 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized2__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

7
%s*synth2(
&Module dynshreg_f__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

S
%s*synth2D
BModule generic_baseblocks_v2_0_comparator_static__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__36 

0
%s*synth2!
Detailed RTL Component Info : 

F
%s*synth27
5Module fifo_generator_v10_0_rd_handshaking_flags__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

M
%s*synth2>
<Module mig_7series_v1_9_axi_mc_simple_fifo__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              513 Bit    Registers := 32    

?
%s*synth20
.	                5 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	  32 Input    513 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

H
%s*synth29
7Module axi_crossbar_v2_0_addr_decoder__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

5
%s*synth2&
$Module mig_7series_v1_9_ddr_mc_phy 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      9 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 6     

4
%s*synth2%
#Module dynshreg_f__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module generic_baseblocks_v2_0_mux_enc__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

M
%s*synth2>
<Module mig_7series_v1_9_round_robin_arb__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

L
%s*synth2=
;Module generic_baseblocks_v2_0_mux_enc__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

U
%s*synth2F
DModule axi_register_slice_v2_0_axic_register_slice__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              132 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__29 

0
%s*synth2!
Detailed RTL Component Info : 

9
%s*synth2*
(Module fifo_generator_v10_0_compare__9 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 7     

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__8 

0
%s*synth2!
Detailed RTL Component Info : 

+
%s*synth2
Module axi_vdma_register 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 13    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 16    

A
%s*synth22
0Module mig_7series_v1_9_ddr_carry_latch_and__5 

0
%s*synth2!
Detailed RTL Component Info : 

)
%s*synth2
Module axi_vdma_cdc__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

D
%s*synth25
3Module fifo_generator_v10_0_synth__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__45 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__46 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module FIFO2__parameterized5__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

>
%s*synth2/
-Module mig_7series_v1_9_ddr_if_post_fifo__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     80 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   8 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   8 Input      2 Bit        Muxes := 3     

:
%s*synth2+
)Module mig_7series_v1_9_bank_compare__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               14 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

4
%s*synth2%
#Module mig_7series_v1_9_mem_intfc 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__17 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module axi_datamover_fifo__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

@
%s*synth21
/Module axi_datamover_stbs_set__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   9 Input      4 Bit        Muxes := 1     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__19 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__41 

0
%s*synth2!
Detailed RTL Component Info : 

-
%s*synth2
Module axi_vdma_reg_module 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 1     

$
%s*synth2
Module dynshreg_f 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__27 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__50 

0
%s*synth2!
Detailed RTL Component Info : 

/
%s*synth2 
Module axi_vdma_s2mm_linebuf 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     13 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               13 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 6     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     13 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

B
%s*synth23
1Module mig_7series_v1_9_ddr_carry_latch_and__13 

0
%s*synth2!
Detailed RTL Component Info : 

+
%s*synth2
Module axi_vdma_sts_mngr 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

F
%s*synth27
5Module fifo_generator_v10_0_compare__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

1
%s*synth2"
 Module mig_7series_v1_9_ui_cmd 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               27 Bit    Registers := 2     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 7     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     14 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 6     

E
%s*synth26
4Module fifo_generator_v10_0_fifo_generator_ramfifo 

0
%s*synth2!
Detailed RTL Component Info : 

0
%s*synth2!
Module axi_vdma_vidreg_module 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

D
%s*synth25
3Module axi_datamover_sfifo_autord__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      5 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__34 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module axi_data_fifo_v2_0_ndeep_srl__18 

0
%s*synth2!
Detailed RTL Component Info : 

E
%s*synth26
4Module mig_7series_v1_9_bank_cntrl__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

M
%s*synth2>
<Module mig_7series_v1_9_axi_mc_simple_fifo__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                2 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__37 

0
%s*synth2!
Detailed RTL Component Info : 

Q
%s*synth2B
@Module mig_7series_v1_9_ddr_axi_register_slice__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

L
%s*synth2=
;Module axi_infrastructure_v1_0_axi2vector__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module generic_baseblocks_v2_0_carry_and 

0
%s*synth2!
Detailed RTL Component Info : 

Q
%s*synth2B
@Module fifo_generator_v10_0_rd_status_flags_ss__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

J
%s*synth2;
9Module fifo_generator_v10_0_rd_bin_cntr__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 3     

=
%s*synth2.
,Module fifo_generator_v10_0_wr_bin_cntr__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 2     

H
%s*synth29
7Module fifo_generator_v10_0_input_blk__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__32 

0
%s*synth2!
Detailed RTL Component Info : 

*
%s*synth2
Module design_1_mig_1_0 

0
%s*synth2!
Detailed RTL Component Info : 

)
%s*synth2
Module axi_vdma_cdc__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

?
%s*synth20
.Module generic_baseblocks_v2_0_carry_and__22 

0
%s*synth2!
Detailed RTL Component Info : 

<
%s*synth2-
+Module axi_datamover_fifo__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

1
%s*synth2"
 Module mig_7series_v1_9_axi_mc 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 2     

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__5 

0
%s*synth2!
Detailed RTL Component Info : 

:
%s*synth2+
)Module fifo_generator_v10_0_rd_bin_cntr 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 3     

B
%s*synth23
1Module mig_7series_v1_9_ddr_carry_latch_and__14 

0
%s*synth2!
Detailed RTL Component Info : 

?
%s*synth20
.Module blk_mem_gen_v8_0_blk_mem_output_block 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module mig_7series_v1_9_ddr_carry_and__3 

0
%s*synth2!
Detailed RTL Component Info : 

U
%s*synth2F
DModule fifo_generator_v10_0_fifo_generator_ramfifo__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

@
%s*synth21
/Module axi_vdma_afifo_builtin__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

;
%s*synth2,
*Module fifo_generator_v10_0_updn_cntr__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      7 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 1     

=
%s*synth2.
,Module axi_data_fifo_v2_0_axic_srl_fifo__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

7
%s*synth2(
&Module axi_vdma_mngr__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   4 Input      7 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                7 Bit    Registers := 2     

?
%s*synth20
.	                5 Bit    Registers := 6     

?
%s*synth20
.	                1 Bit    Registers := 10    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      7 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

H
%s*synth29
7Module axi_crossbar_v2_0_addr_decoder__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

9
%s*synth2*
(Module axi_vdma_cdc__parameterized4__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

<
%s*synth2-
+Module mig_7series_v1_9_ddr_carry_and__26 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module fifo_generator_v10_0_builtin_prim_v6 

0
%s*synth2!
Detailed RTL Component Info : 

B
%s*synth23
1Module cntr_incr_decr_addn_f__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      1 Bit         XORs := 4     

<
%s*synth2-
+Module axi_datamover_fifo__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 4     

O
%s*synth2@
>Module mig_7series_v1_9_ddr_byte_group_io__parameterized0__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 5     

D
%s*synth25
3Module fifo_generator_v10_0_synth__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

>
%s*synth2/
-Module generic_baseblocks_v2_0_carry_and__9 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module dynshreg_f__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

'
%s*synth2
Module axi_datamover 

0
%s*synth2!
Detailed RTL Component Info : 

4
%s*synth2%
#Module SyncResetA__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

G
%s*synth28
6Module fifo_generator_v10_0_wr_logic__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[31] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[30] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[29] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[28] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[27] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[26] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[25] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[24] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[23] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[22] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[21] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[20] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[19] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[18] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[17] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[16] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[15] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[14] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[13] 2
	reg__1212Z8-3332
É
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\rclk_delay_reg[12] 2
	reg__1212Z8-3332
»
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2\
Z\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] 2

reg__149Z8-3332
»
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2\
Z\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] 2

reg__149Z8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
M\gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg 2

reg__150Z8-3332
»
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2\
Z\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1] 2

reg__161Z8-3332
»
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2\
Z\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0] 2

reg__161Z8-3332
ª
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2O
M\gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg 2

reg__162Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[7] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[6] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[5] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[4] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[3] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[2] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[1] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_aw_trans_seq_i_reg[0] 2

reg__164Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[7] 2

reg__165Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[6] 2

reg__165Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[5] 2

reg__165Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[4] 2

reg__165Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[3] 2

reg__165Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[2] 2

reg__165Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[1] 2

reg__165Z8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
1\gen_debug_trans_seq.debug_ar_trans_seq_i_reg[0] 2

reg__165Z8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].w_issuing_cnt_reg[15] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].w_issuing_cnt_reg[14] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].w_issuing_cnt_reg[13] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].w_issuing_cnt_reg[12] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].w_issuing_cnt_reg[11] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].w_issuing_cnt_reg[10] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[1].w_issuing_cnt_reg[9] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].w_issuing_cnt_reg[7] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].w_issuing_cnt_reg[6] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].w_issuing_cnt_reg[5] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].w_issuing_cnt_reg[4] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].w_issuing_cnt_reg[3] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].w_issuing_cnt_reg[2] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].r_issuing_cnt_reg[15] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].r_issuing_cnt_reg[14] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].r_issuing_cnt_reg[13] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].r_issuing_cnt_reg[12] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].r_issuing_cnt_reg[11] 2
axi_crossbar_v2_0_crossbarZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2-
+\gen_master_slots[1].r_issuing_cnt_reg[10] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[1].r_issuing_cnt_reg[9] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].r_issuing_cnt_reg[7] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].r_issuing_cnt_reg[6] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].r_issuing_cnt_reg[5] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].r_issuing_cnt_reg[4] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].r_issuing_cnt_reg[3] 2
axi_crossbar_v2_0_crossbarZ8-3332
™
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
*\gen_master_slots[0].r_issuing_cnt_reg[2] 2
axi_crossbar_v2_0_crossbarZ8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\fcnt_reg[8] 2
counter__87Z8-3332
~
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\fcnt_reg[9] 2
counter__87Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\fcnt_reg[10] 2
counter__87Z8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\fcnt_reg[11] 2
counter__87Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[23] 2
	reg__2719Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[22] 2
	reg__2719Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[21] 2
	reg__2719Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[20] 2
	reg__2719Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[19] 2
	reg__2719Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[18] 2
	reg__2719Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[17] 2
	reg__2719Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\mux_data_reg[16] 2
	reg__2719Z8-3332
ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
)\arb_row_col0/config_arb0/grant_r_reg[3] 2
	reg__2910Z8-3332
ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
)\arb_row_col0/config_arb0/grant_r_reg[2] 2
	reg__2910Z8-3332
ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
)\arb_row_col0/config_arb0/grant_r_reg[1] 2
	reg__2910Z8-3332
ò
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
)\arb_row_col0/config_arb0/grant_r_reg[0] 2
	reg__2910Z8-3332
û
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
/\arb_row_col0/config_arb0/last_master_r_reg[3] 2
	reg__2909Z8-3332
û
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
/\arb_row_col0/config_arb0/last_master_r_reg[2] 2
	reg__2909Z8-3332
û
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
/\arb_row_col0/config_arb0/last_master_r_reg[1] 2
	reg__2909Z8-3332
û
ESequential element (%s) is unused and will be removed from module %s.3332*oasys21
/\arb_row_col0/config_arb0/last_master_r_reg[0] 2
	reg__2909Z8-3332
è
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
!\arb_row_col0/sent_col_lcl_r_reg 2

reg__952Z8-3332
ë
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
#\arb_select0/col_mux.col_rmw_r_reg 2

reg__956Z8-3332
í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2&
$\arb_select0/col_mux.col_size_r_reg 2

reg__958Z8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2

reg__965Z8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2
mig_7series_v1_9_bank_cntrlZ8-3332
è
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2
	reg__2902Z8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2-
+mig_7series_v1_9_bank_cntrl__parameterized0Z8-3332
è
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2
	reg__2890Z8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2-
+mig_7series_v1_9_bank_cntrl__parameterized1Z8-3332
è
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2
	reg__2878Z8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
 \bank_compare0/req_cmd_r_reg[2] 2-
+mig_7series_v1_9_bank_cntrl__parameterized2Z8-3332
Ω
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2Q
O\rank_mach0/rank_common0/periodic_read_request.periodic_rd_arb0/grant_r_reg[0] 2

reg__900Z8-3332
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33322
100Z17-14
E
%s*synth26
4-------> Message [Synth 8-3332] suppressed 41 times

Ã
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
oclkdelay_start_dly_r_reg2
152
142ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
10018@Z8-3936
«
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
wrcal_start_dly_r_reg2
152
142ß
¢/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_mig_1_0/design_1_mig_1_0/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v2
9998@Z8-3936
˜
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2I
Ggen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg2
642
492•
†/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v2
3438@Z8-3936
˜
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys28
6gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data1_reg2
362
352∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1438@Z8-3936
˜
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys28
6gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data2_reg2
362
352∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1528@Z8-3936
E
%s*synth26
4-------> Message [Synth 8-3332] suppressed 15 times

¿
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
}gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/storage_data1_reg2
1322
1312∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1438@Z8-3936
¿
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
}gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/storage_data2_reg2
1322
1312∂
±/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v2
1528@Z8-3936
Ç
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_02
	partition2
logic__9316Z8-115
Ç
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_12
	partition2
logic__9317Z8-115
E
%s*synth26
4-------> Message [Synth 8-3332] suppressed 86 times

^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[7]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[6]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[5]2
1Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[4]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[3]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
led[2]2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpix_n2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_p2
0Z8-3917
^
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2
gpiy_n2
0Z8-3917
`
+design %s has port %s driven by constant %s3447*oasys2	
fpgaTop2

i2c_rstb2
1Z8-3917
E
%s*synth26
4-------> Message [Synth 8-3331] suppressed 41 times

ô
%s*synth2â
ÜFinished Cross Boundary Optimization : Time (s): cpu = 00:12:51 ; elapsed = 00:12:56 . Memory (MB): peak = 2792.578 ; gain = 2678.086

ë
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2+
)of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
Ω
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2W
Uddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_regZ8-3967
±
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2K
Iddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_regZ8-3967
¡
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2⁄
◊GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_regZ8-3967
¸
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2
rxRS_rxF/fifoMem_regZ8-3967
¸
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2
txRS_txF/fifoMem_regZ8-3967
ì
%s*synth2É
Ä---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------


%s*synth2

Block RAM:

ÿ
%s*synth2»
≈|Module Name                               |RTL Object  |PORT A (depth X width)|W|R|PORT B (depth X width)|W|R|OUT_REG     |RAMB18E1|RAMB36E1|Hierarchical Name                                    |

ÿ
%s*synth2»
≈|------------------------------------------|------------|----------------------|-|-|----------------------|-|-|------------|--------|--------|-----------------------------------------------------|

ÿ
%s*synth2»
≈|v_axi4s_vid_out_v3_0_bridge_async_fifo_2  |fifo_ram_reg|1 K X 19(READ_FIRST)  |W| |1 K X 19(WRITE_FIRST) | |R|Port A and B|0       |1       |extram__5->v_axi4s_vid_out_v3_0_bridge_async_fifo_2  |

ÿ
%s*synth2»
≈|v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2|fifo_ram_reg|1 K X 19(READ_FIRST)  |W| |1 K X 19(WRITE_FIRST) | |R|Port A and B|0       |1       |extram__6->v_vid_in_axi4s_v3_0_in_bridge_async_fifo_2|

Ÿ
%s*synth2…
∆|------------------------------------------|------------|----------------------|-|-|----------------------|-|-|------------|--------|--------|-----------------------------------------------------|


#
%s*synth2

Distributed RAM:

˝
%s*synth2Ì
Í|Module Name                      |RTL Object                                                                                                                                                                                                             |Inference Criteria|Size (depth X width)|Primitives   |Hierarchical Name                                      |

˝
%s*synth2Ì
Í|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------------|-------------|-------------------------------------------------------|

˝
%s*synth2Ì
Í|not found                        |of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__24                                                |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__25                                                |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__26                                                |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__28->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__29->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__31->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__32->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__34->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__35->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__37->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__38->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__40->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__41->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__43->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__44->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__46->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__47->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|mig_7series_v1_9_ddr_if_post_fifo|ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                                                  |Implied           |4 X 80              |RAM32M x 14  |ram__49->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|not found                        |ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              |Implied           |16 X 80             |RAM32M x 14  |ram__50->mig_7series_v1_9_ddr_phy_4lanes               |

˝
%s*synth2Ì
Í|fifo_generator_v10_0_dmem        |GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg|User Attribute    |16 X 9              |RAM32M x 2   |ram__52->axi_datamover->axi_vdma->design_1_axi_vdma_1_0|

˝
%s*synth2Ì
Í|not found                        |rxRS_rxF/fifoMem_reg                                                                                                                                                                                                   |Implied           |8 X 10              |RAM32M x 2   |ram__53->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0       |

˝
%s*synth2Ì
Í|not found                        |txRS_txF/fifoMem_reg                                                                                                                                                                                                   |Implied           |16 X 10             |RAM32M x 2   |ram__54->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0       |

˛
%s*synth2Ó
Î|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------------|-------------|-------------------------------------------------------|


ñ
%s*synth2Ü
É---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

∫
6propagating constant %s across sequential element (%s)3333*oasys2
02d
bd1_i/mig_1/u_ddr_calib_topi_6/\oclk_calib.u_ddr_phy_oclkdelay_cal /\ocal_final_cnt_r_mux_d_reg[0] Z8-3333
ö
6propagating constant %s across sequential element (%s)3333*oasys2
12D
Bd1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_regZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
12X
Vd1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] Z8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02X
Vd1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] Z8-3333
ó
6propagating constant %s across sequential element (%s)3333*oasys2
02A
?d1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/extend_cal_pat_regZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02Y
Wd1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] Z8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
12>
<d1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/new_burst_r_regZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02X
Vd1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] Z8-3333
≠
6propagating constant %s across sequential element (%s)3333*oasys2
02W
Ud1_i/mig_1/u_ddr_calib_topi_6/\oclk_calib.u_ddr_phy_oclkdelay_cal /po_stg3_incdec_regZ8-3333
™
6propagating constant %s across sequential element (%s)3333*oasys2
12T
Rd1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] Z8-3333
∏
6propagating constant %s across sequential element (%s)3333*oasys2
02b
`d1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[3].phy_address_reg[55] Z8-3333
¿
6propagating constant %s across sequential element (%s)3333*oasys2
12j
hd1_i/mig_1/u_ddr_calib_topi_7/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_lanes_r1_reg[7] Z8-3333
F
%s*synth27
5-------> Message [Synth 8-3332] suppressed 754 times

Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02X
Vd1_i/mig_1/u_ddr_calib_topi_7/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] Z8-3333
û
6propagating constant %s across sequential element (%s)3333*oasys2
02H
Fd1_i/mig_1/u_ddr_calib_topi_7/\ddr_phy_tempmon_0/tempmon_state_reg[2] Z8-3333
¿
6propagating constant %s across sequential element (%s)3333*oasys2
02j
hd1_i/mig_1/u_ddr_calib_topi_7/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_any_bank_reg[1] Z8-3333
ó
6propagating constant %s across sequential element (%s)3333*oasys2
02A
?d1_i/mig_1/u_ddr_calib_topi_7/u_ddr_phy_wrcal/wrcal_act_req_regZ8-3333
á
6propagating constant %s across sequential element (%s)3333*oasys2
021
/d1_i/mig_1/u_ddr_calib_topi_7/dbg_pi_f_en_r_regZ8-3333
¬
6propagating constant %s across sequential element (%s)3333*oasys2
02l
jd1_i/mig_1/u_ddr_calib_topi_7/\dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_any_bank_r_reg[1] Z8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02M
Kd1_i/mig_1/\u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] Z8-3333
F
%s*synth27
5-------> Message [Synth 8-3332] suppressed 241 times

•
6propagating constant %s across sequential element (%s)3333*oasys2
12O
Md1_i/mig_1/\u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] Z8-3333
∞
6propagating constant %s across sequential element (%s)3333*oasys2
02Z
Xd1_i/mig_1/\u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] Z8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02`
^d1_i/mig_1/\USE_UPSIZER.upsizer_d2i_18 /\si_register_slice_inst/ar_pipe/storage_data1_reg[16] Z8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02`
^d1_i/mig_1/\USE_UPSIZER.upsizer_d2i_18 /\si_register_slice_inst/aw_pipe/storage_data1_reg[16] Z8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02e
cd1_i/mig_1/\USE_UPSIZER.upsizer_d2i_18 /\USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1] Z8-3333
Ω
6propagating constant %s across sequential element (%s)3333*oasys2
02g
ed1_i/mig_1/\USE_UPSIZER.upsizer_d2i_18 /\USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1] Z8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02<
:d1_i/mig_1/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] Z8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02<
:d1_i/mig_1/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] Z8-3333
≤
6propagating constant %s across sequential element (%s)3333*oasys2
02\
Zd1_i/mig_1/i_0/\temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_reg[2] Z8-3333
û
6propagating constant %s across sequential element (%s)3333*oasys2
02H
Fd1_i/mig_1/u_memc_ui_top_axii_22/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] Z8-3333
ù
6propagating constant %s across sequential element (%s)3333*oasys2
02G
Ed1_i/mig_1/u_memc_ui_top_axii_22/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg Z8-3333
û
6propagating constant %s across sequential element (%s)3333*oasys2
02H
Fd1_i/mig_1/u_memc_ui_top_axii_22/\u_ui_top/ui_cmd0/app_addr_r2_reg[2] Z8-3333
n
6propagating constant %s across sequential element (%s)3333*oasys2
02
i_0/\mux_data_reg[14] Z8-3333
n
6propagating constant %s across sequential element (%s)3333*oasys2
12
i_0/\mux_data_reg[15] Z8-3333
p
6propagating constant %s across sequential element (%s)3333*oasys2
02
i_0/\hdmir_data_reg[14] Z8-3333
p
6propagating constant %s across sequential element (%s)3333*oasys2
12
i_0/\hdmir_data_reg[15] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_20/\axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_next_trans_pend_reg Z8-3333
é
6propagating constant %s across sequential element (%s)3333*oasys2
128
6d1_i/mig_1/u_ddr_calib_topi_5/\calib_zero_ctrl_reg[1] Z8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02^
\d1_i/mig_1/\USE_UPSIZER.upsizer_d2i_18 /\mi_register_slice_inst/r_pipe/storage_data2_reg[1] Z8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02^
\d1_i/mig_1/\USE_UPSIZER.upsizer_d2i_18 /\mi_register_slice_inst/r_pipe/storage_data1_reg[1] Z8-3333
≈
6propagating constant %s across sequential element (%s)3333*oasys2
02o
md1_i/mig_1/\u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] Z8-3333
≈
6propagating constant %s across sequential element (%s)3333*oasys2
02o
md1_i/mig_1/\u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] Z8-3333
≈
6propagating constant %s across sequential element (%s)3333*oasys2
02o
md1_i/mig_1/\u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] Z8-3333
≈
6propagating constant %s across sequential element (%s)3333*oasys2
02o
md1_i/mig_1/\u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] Z8-3333
ù
6propagating constant %s across sequential element (%s)3333*oasys2
02G
Ed1_i/mig_1/u_memc_ui_top_axii_22/\u_ui_top/ui_cmd0/app_cmd_r1_reg[1] Z8-3333
ñ
6propagating constant %s across sequential element (%s)3333*oasys2
02@
>d1_i/mig_1/u_ddr_calib_topi_6/u_ddr_phy_init/temp_lmr_done_regZ8-3333
ó
6propagating constant %s across sequential element (%s)3333*oasys2
02A
?d1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/r_ignore_end_r_reg Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[0][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[1][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[1][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[3][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[3][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[5][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[5][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[7][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[7][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[9][0] Z8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02R
Pd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[9][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[11][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[11][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[13][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[13][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[15][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[15][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[17][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[17][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[19][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[19][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[21][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[21][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[23][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[23][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[25][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[25][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[27][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[27][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][0] Z8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02S
Qd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/transaction_fifo_0/memory_reg[31][0] Z8-3333
ú
6propagating constant %s across sequential element (%s)3333*oasys2
02F
Dd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/trans_buf_out_r1_reg[0] Z8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02E
Cd1_i/mig_1/u_axi_mci_19/\axi_mc_r_channel_0/trans_buf_out_r_reg[0] Z8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02E
Cd1_i/mig_1/\USE_READ.read_data_insti_17 /\rresp_wrap_buffer_reg[0] Z8-3333
ç
%s*synth2~
|Finished Area Optimization : Time (s): cpu = 00:15:50 ; elapsed = 00:15:55 . Memory (MB): peak = 2792.578 ; gain = 2678.086

v
%s*synth2g
einvalid command "get_iobanks 33" at line 327 of file /home/shep/projects/hotline/constrs/fpgaTop.xdc

÷
$%s for constraint at line %s of %s.
3321*oasys2
Empty from list2
662~
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdcZ8-3321
‘
$%s for constraint at line %s of %s.
3321*oasys2
Empty to list2
662~
|/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_1_0/design_1_axi_vdma_1_0.xdcZ8-3321
4
redefining clock '%s'565*oasys2
aclkZ8-565
:
redefining clock '%s'565*oasys2

s_axi_aclkZ8-565
j
%s*synth2[
Yinfo: Moved 4 constraints on hierarchical pins to their respective driving/loading pins:

†
%s*synth2ê
ç             d1_i/i_0/axi_interconnect_2/\s00_couplers/auto_us /inst/s_axi_aclk to {d1_i/mig_1/i_0/\u_ddr3_infrastructure/u_bufg_clkdiv0 /O}

Ü
%s*synth2w
u             d1_i/i_0/axi_interconnect_2/xbar/inst/aclk to {d1_i/mig_1/i_0/\u_ddr3_infrastructure/u_bufg_clkdiv0 /O}

†
%s*synth2ê
ç             d1_i/i_0/axi_interconnect_2/\s01_couplers/auto_us /inst/s_axi_aclk to {d1_i/mig_1/i_0/\u_ddr3_infrastructure/u_bufg_clkdiv0 /O}

p
%s*synth2a
_             d1_i/i_0/axi_interconnect_1/xbar/inst/aclk to d1_i/i_1/mkL2HCrt_1/inst/sys1_clk/O

ù
%s*synth2ç
äFinished Applying XDC Timing Constraints : Time (s): cpu = 00:15:53 ; elapsed = 00:15:58 . Memory (MB): peak = 2792.578 ; gain = 2678.086

e
%s*synth2V
Tinfo: (0) optimizing 'd1_i/mig_1/i_0' (path group default) @ 2956.0ps(1/1) (3 secs)

G
%s*synth28
6info: start optimizing equally critical endpoints ...

G
%s*synth28
6info: done optimizing (1) equally critical endpoints.

:
%s*synth2+
)info: done optimizing path group default

?
%s*synth20
.info: start optimizing sub-critical range ...

R
%s*synth2C
Ainfo: done optimizing sub-critical range for path group default.

;
%s*synth2,
*info: done optimizing sub-critical range.

ê
%s*synth2Ä
~Finished Timing Optimization : Time (s): cpu = 00:15:57 ; elapsed = 00:16:02 . Memory (MB): peak = 2792.578 ; gain = 2678.086

G
%s*synth28
6-------> Message [Synth 8-3332] suppressed 1865 times

é
%s*synth2
}Finished Technology Mapping : Time (s): cpu = 00:16:26 ; elapsed = 00:16:32 . Memory (MB): peak = 2792.578 ; gain = 2678.086

j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[7] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[6] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[5] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[4] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[3] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[2] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[1] Z8-4163
j
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\hdmir_data_reg[0] Z8-4163
c
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
hdmir_de_regZ8-4163
c
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
hdmir_hs_regZ8-4163
c
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
hdmir_vs_regZ8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[3] Z8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[2] Z8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[1] Z8-4163
g
.Replicating %s %s to handle IOB=TRUE attribute3508*oasys2

register2
\dipsw_r_reg[0] Z8-4163
F
%s*synth27
5-------> Message [Synth 8-3295] suppressed 210 times

à
%s*synth2y
wFinished IO Insertion : Time (s): cpu = 00:20:43 ; elapsed = 00:20:49 . Memory (MB): peak = 2792.578 ; gain = 2678.086

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

ö
%s*synth2ä
áFinished Renaming Generated Instances : Time (s): cpu = 00:20:44 ; elapsed = 00:20:49 . Memory (MB): peak = 2792.578 ; gain = 2678.086

ó
%s*synth2á
ÑFinished Rebuilding User Hierarchy : Time (s): cpu = 00:20:46 ; elapsed = 00:20:51 . Memory (MB): peak = 2792.578 ; gain = 2678.086

ì
%s*synth2É
Ä---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

)
%s*synth2

Static Shift Register:

±
%s*synth2°
û|Module Name                       |RTL Name                                                                                                                                                                  |Length|Width|Reset Signal|Pull out first Reg|Pull out last Reg|SRL16E|SRLC32E|

±
%s*synth2°
û|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|------------|------------------|-----------------|------|-------|

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                          |12    |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg|4     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                          |12    |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg|4     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                          |12    |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                           |6     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                   |17    |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                     |6     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                         |6     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                       |15    |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4_reg                                                            |4     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                              |5     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r6_reg                                                                                   |6     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                 |9     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                     |4     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mig_1_0                  |u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                |16    |1    |YES         |NO                |NO               |1     |0      |

±
%s*synth2°
û|fifo_generator_v10_0_reset_builtin|rsync.ric.power_on_rd_rst_reg[0]                                                                                                                                          |6     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|fifo_generator_v10_0_reset_builtin|rsync.ric.rd_rst_fb_reg[0]                                                                                                                                                |5     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|fifo_generator_v10_0_reset_builtin|rsync.ric.power_on_wr_rst_reg[0]                                                                                                                                          |6     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|fifo_generator_v10_0_reset_builtin|rsync.ric.wr_rst_fb_reg[0]                                                                                                                                                |5     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|axi_vdma                          |AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d4_reg                                             |4     |1    |NO          |NO                |YES              |1     |0      |

±
%s*synth2°
û|design_1_mkL2HCrt_1_0             |inst/l2P/egSA_reg[47]                                                                                                                                                     |5     |1    |YES         |NO                |NO               |1     |0      |

±
%s*synth2°
û|design_1_mkL2HCrt_1_0             |inst/l2P/egSA_reg[46]                                                                                                                                                     |4     |2    |YES         |NO                |NO               |2     |0      |

≤
%s*synth2¢
ü|----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|------------|------------------|-----------------|------|-------|


*
%s*synth2

Dynamic Shift Register:

Ã
%s*synth2º
π|Module Name|RTL Name                                                                                                                   |Length|Data Width|SRL16E|SRLC32E|Mux F7|Mux F8|

Ã
%s*synth2º
π|-----------|---------------------------------------------------------------------------------------------------------------------------|------|----------|------|-------|------|------|

Ã
%s*synth2º
π|dsrl       |memory_reg[31]                                                                                                             |32    |513       |0     |513    |0     |0     |

Ã
%s*synth2º
π|dsrl__1    |memory_reg[7]                                                                                                              |8     |576       |576   |0      |0     |0     |

Ã
%s*synth2º
π|dsrl__2    |gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31]|32    |36        |0     |36     |0     |0     |

Ã
%s*synth2º
π|dsrl__3    |GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31]                                                                      |32    |36        |0     |36     |0     |0     |

Õ
%s*synth2Ω
∫|-----------|---------------------------------------------------------------------------------------------------------------------------|------|----------|------|-------|------|------|


ñ
%s*synth2Ü
É---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

%
%s*synth2
Report BlackBoxes: 

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
     |BlackBox name|Instances

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
1    |xVIA         |       80

/
%s*synth2 
-----+-------------+---------

%
%s*synth2
Report Cell Usage: 

.
%s*synth2
-----+----------------+-----

.
%s*synth2
     |Cell            |Count

.
%s*synth2
-----+----------------+-----

.
%s*synth2
1    |xVIA            |    1

.
%s*synth2
2    |xVIA__1         |    1

.
%s*synth2
3    |xVIA__10        |    1

.
%s*synth2
4    |xVIA__11        |    1

.
%s*synth2
5    |xVIA__12        |    1

.
%s*synth2
6    |xVIA__13        |    1

.
%s*synth2
7    |xVIA__14        |    1

.
%s*synth2
8    |xVIA__15        |    1

.
%s*synth2
9    |xVIA__16        |    1

.
%s*synth2
10   |xVIA__17        |    1

.
%s*synth2
11   |xVIA__18        |    1

.
%s*synth2
12   |xVIA__19        |    1

.
%s*synth2
13   |xVIA__2         |    1

.
%s*synth2
14   |xVIA__20        |    1

.
%s*synth2
15   |xVIA__21        |    1

.
%s*synth2
16   |xVIA__22        |    1

.
%s*synth2
17   |xVIA__23        |    1

.
%s*synth2
18   |xVIA__24        |    1

.
%s*synth2
19   |xVIA__25        |    1

.
%s*synth2
20   |xVIA__26        |    1

.
%s*synth2
21   |xVIA__27        |    1

.
%s*synth2
22   |xVIA__28        |    1

.
%s*synth2
23   |xVIA__29        |    1

.
%s*synth2
24   |xVIA__3         |    1

.
%s*synth2
25   |xVIA__30        |    1

.
%s*synth2
26   |xVIA__31        |    1

.
%s*synth2
27   |xVIA__32        |    1

.
%s*synth2
28   |xVIA__33        |    1

.
%s*synth2
29   |xVIA__34        |    1

.
%s*synth2
30   |xVIA__35        |    1

.
%s*synth2
31   |xVIA__36        |    1

.
%s*synth2
32   |xVIA__37        |    1

.
%s*synth2
33   |xVIA__38        |    1

.
%s*synth2
34   |xVIA__39        |    1

.
%s*synth2
35   |xVIA__4         |    1

.
%s*synth2
36   |xVIA__40        |    1

.
%s*synth2
37   |xVIA__41        |    1

.
%s*synth2
38   |xVIA__42        |    1

.
%s*synth2
39   |xVIA__43        |    1

.
%s*synth2
40   |xVIA__44        |    1

.
%s*synth2
41   |xVIA__45        |    1

.
%s*synth2
42   |xVIA__46        |    1

.
%s*synth2
43   |xVIA__47        |    1

.
%s*synth2
44   |xVIA__48        |    1

.
%s*synth2
45   |xVIA__49        |    1

.
%s*synth2
46   |xVIA__5         |    1

.
%s*synth2
47   |xVIA__50        |    1

.
%s*synth2
48   |xVIA__51        |    1

.
%s*synth2
49   |xVIA__52        |    1

.
%s*synth2
50   |xVIA__53        |    1

.
%s*synth2
51   |xVIA__54        |    1

.
%s*synth2
52   |xVIA__55        |    1

.
%s*synth2
53   |xVIA__56        |    1

.
%s*synth2
54   |xVIA__57        |    1

.
%s*synth2
55   |xVIA__58        |    1

.
%s*synth2
56   |xVIA__59        |    1

.
%s*synth2
57   |xVIA__6         |    1

.
%s*synth2
58   |xVIA__60        |    1

.
%s*synth2
59   |xVIA__61        |    1

.
%s*synth2
60   |xVIA__62        |    1

.
%s*synth2
61   |xVIA__63        |    1

.
%s*synth2
62   |xVIA__64        |    1

.
%s*synth2
63   |xVIA__65        |    1

.
%s*synth2
64   |xVIA__66        |    1

.
%s*synth2
65   |xVIA__67        |    1

.
%s*synth2
66   |xVIA__68        |    1

.
%s*synth2
67   |xVIA__69        |    1

.
%s*synth2
68   |xVIA__7         |    1

.
%s*synth2
69   |xVIA__70        |    1

.
%s*synth2
70   |xVIA__71        |    1

.
%s*synth2
71   |xVIA__72        |    1

.
%s*synth2
72   |xVIA__73        |    1

.
%s*synth2
73   |xVIA__74        |    1

.
%s*synth2
74   |xVIA__75        |    1

.
%s*synth2
75   |xVIA__76        |    1

.
%s*synth2
76   |xVIA__77        |    1

.
%s*synth2
77   |xVIA__78        |    1

.
%s*synth2
78   |xVIA__79        |    1

.
%s*synth2
79   |xVIA__8         |    1

.
%s*synth2
80   |xVIA__9         |    1

.
%s*synth2
81   |AND2B1L         |   14

.
%s*synth2
82   |BUFG            |    3

.
%s*synth2
83   |BUFH            |    1

.
%s*synth2
84   |BUFIO           |    4

.
%s*synth2
85   |BUFR_1          |    1

.
%s*synth2
86   |CARRY4          |  263

.
%s*synth2
87   |FIFO36E1_1      |    2

.
%s*synth2
88   |GND             |    4

.
%s*synth2
89   |IBUFDS_GTE2     |    1

.
%s*synth2
90   |IDELAYCTRL      |    2

.
%s*synth2
91   |IDELAYE2_1      |   64

.
%s*synth2
92   |INV             |    8

.
%s*synth2
93   |IN_FIFO         |    8

.
%s*synth2
94   |IODELAY         |    1

.
%s*synth2
95   |ISERDESE2_1     |   64

.
%s*synth2
96   |LUT1            | 1068

.
%s*synth2
97   |LUT2            | 1806

.
%s*synth2
98   |LUT3            | 3564

.
%s*synth2
99   |LUT4            | 2666

.
%s*synth2
100  |LUT5            |15459

.
%s*synth2
101  |LUT6            |24422

.
%s*synth2
102  |LUT6_2          |   28

.
%s*synth2
103  |MMCME2_ADV      |    1

.
%s*synth2
104  |MUXCY           |  131

.
%s*synth2
105  |MUXCY_L         |   30

.
%s*synth2
106  |MUXF7           |  574

.
%s*synth2
107  |MUXF8           |    8

.
%s*synth2
108  |ODDR_1          |   28

.
%s*synth2
109  |OR2L            |    2

.
%s*synth2
110  |OSERDESE2_1     |   23

.
%s*synth2
111  |OSERDESE2_2     |    8

.
%s*synth2
112  |OSERDESE2_3     |   72

.
%s*synth2
113  |OUT_FIFO_1      |    3

.
%s*synth2
114  |OUT_FIFO_2      |    8

.
%s*synth2
115  |PHASER_IN_PHY_1 |    8

.
%s*synth2
116  |PHASER_OUT_PHY_1|    3

.
%s*synth2
117  |PHASER_OUT_PHY_2|    8

.
%s*synth2
118  |PHASER_REF      |    3

.
%s*synth2
119  |PHY_CONTROL     |    3

.
%s*synth2
120  |PLLE2_ADV_1     |    1

.
%s*synth2
121  |RAM32M          |  430

.
%s*synth2
122  |RAMB36E1_1      |    2

.
%s*synth2
123  |RAMB36E1_2      |    2

.
%s*synth2
124  |SRL16E          |  600

.
%s*synth2
125  |SRLC16E         |  287

.
%s*synth2
126  |SRLC32E         |  669

.
%s*synth2
127  |XADC            |    1

.
%s*synth2
128  |XORCY           |  109

.
%s*synth2
129  |FDCE            |  446

.
%s*synth2
130  |FDPE            |  264

.
%s*synth2
131  |FDRE            |34697

.
%s*synth2
132  |FDS             |   43

.
%s*synth2
133  |FDSE            |15406

.
%s*synth2
134  |IBUF            |   18

.
%s*synth2
135  |IBUFGDS         |    2

.
%s*synth2
136  |IOBUFDS_DCIEN   |    8

.
%s*synth2
137  |IOBUF_DCIEN     |   64

.
%s*synth2
138  |OBUF            |   79

.
%s*synth2
139  |OBUFDS          |    1

.
%s*synth2
140  |OBUFT           |    8

.
%s*synth2
-----+----------------+-----

)
%s*synth2
Report Instance Areas: 

•
%s*synth2ï
í-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------

•
%s*synth2ï
í     |Instance                                                                                                                                                                                                             |Module                                        |Cells 

•
%s*synth2ï
í-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------

•
%s*synth2ï
í1    |top                                                                                                                                                                                                                  |                                              |103503

•
%s*synth2ï
í2    |  d1_i                                                                                                                                                                                                               |design_1                                      |103239

•
%s*synth2ï
í3    |    mig_1                                                                                                                                                                                                            |design_1_mig_1_0                              | 87985

•
%s*synth2ï
í4    |    mkA4LS_2                                                                                                                                                                                                         |design_1_mkA4LS_2_1                           |   891

•
%s*synth2ï
í5    |    mkA4LS_1                                                                                                                                                                                                         |design_1_mkA4LS_1_0                           |   891

•
%s*synth2ï
í6    |    axi_interconnect_1                                                                                                                                                                                               |design_1_axi_interconnect_1_0                 |   325

•
%s*synth2ï
í7    |      xbar                                                                                                                                                                                                           |design_1_xbar_0                               |   324

•
%s*synth2ï
í8    |        inst                                                                                                                                                                                                         |axi_crossbar_v2_0_axi_crossbar                |   324

•
%s*synth2ï
í9    |    axi_interconnect_2                                                                                                                                                                                               |design_1_axi_interconnect_2_1                 |  3555

•
%s*synth2ï
í10   |      \s00_couplers/auto_us                                                                                                                                                                                          |design_1_auto_us_0                            |   949

•
%s*synth2ï
í11   |        inst                                                                                                                                                                                                         |axi_dwidth_converter_v2_0_top                 |   949

•
%s*synth2ï
í12   |      \s01_couplers/auto_us                                                                                                                                                                                          |design_1_auto_us_1                            |  1160

•
%s*synth2ï
í13   |        inst                                                                                                                                                                                                         |axi_dwidth_converter_v2_0_top__parameterized0 |  1160

•
%s*synth2ï
í14   |      xbar                                                                                                                                                                                                           |design_1_xbar_1                               |  1443

•
%s*synth2ï
í15   |        inst                                                                                                                                                                                                         |axi_crossbar_v2_0_axi_crossbar__parameterized0|  1443

•
%s*synth2ï
í16   |    axi_vdma_1                                                                                                                                                                                                       |design_1_axi_vdma_1_0                         |  5997

•
%s*synth2ï
í17   |      U0                                                                                                                                                                                                             |axi_vdma                                      |  5997

•
%s*synth2ï
í18   |        \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbiv5.bi/rstbt                        |fifo_generator_v10_0_reset_builtin            |     7

•
%s*synth2ï
í19   |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbiv5.bi/rstbt |fifo_generator_v10_0_reset_builtin__1         |     7

•
%s*synth2ï
í20   |    mkL2HCrt_1                                                                                                                                                                                                       |design_1_mkL2HCrt_1_0                         |  2962

•
%s*synth2ï
í21   |    v_axi4s_vid_out_1                                                                                                                                                                                                |design_1_v_axi4s_vid_out_1_0                  |   334

•
%s*synth2ï
í22   |      inst                                                                                                                                                                                                           |v_axi4s_vid_out_v3_0_axi4s_vid_out_top        |   334

•
%s*synth2ï
í23   |    v_vid_in_axi4s_1                                                                                                                                                                                                 |design_1_v_vid_in_axi4s_1_0                   |   299

•
%s*synth2ï
í24   |      inst                                                                                                                                                                                                           |v_vid_in_axi4s_v3_0_vid_in_axi4s_top          |   299

•
%s*synth2ï
í25   |    xlconstant_1                                                                                                                                                                                                     |design_1_xlconstant_1_0                       |     0

•
%s*synth2ï
í-----+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------

ñ
%s*synth2Ü
ÉFinished Writing Synthesis Report : Time (s): cpu = 00:22:03 ; elapsed = 00:22:09 . Memory (MB): peak = 2792.578 ; gain = 2678.086

Z
%s*synth2K
ISynthesis finished with 0 errors, 0 critical warnings and 6040 warnings.

î
%s*synth2Ñ
ÅSynthesis Optimization Complete : Time (s): cpu = 00:22:03 ; elapsed = 00:22:09 . Memory (MB): peak = 2792.578 ; gain = 2678.086

L
-Analyzing %s Unisim elements for replacement
17*netlist2
726Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
ì
—Netlist '%s' is not ideal for floorplanning, since the cellview '%s' defined in file '%s' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
43*netlist2	
fpgaTop2
design_1_mig_1_02
NOFILEZ29-43
õ
ëPossible issues detected after target generation. Generation state is unexpected for target '%s'. Expected 'Generated', got '%s' for source '%s'
53*runs2
Implementation2
Stale2W
U/home/shep/projects/hotline/vivado/hkp5e/hkp5e.srcs/sources_1/bd/design_1/design_1.bdZ36-53
÷
!Unisim Transformation Summary:
%s111*project2ô
ñ  A total of 922 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 53 instances
  FDS => FDSE: 43 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (OBUFT_DCIEN, IBUF_IBUFDISABLE): 64 instances
  IODELAY => IDELAYE2: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 430 instances
  SRLC16E => SRL16E: 287 instances
  SRLC32E => SRL16E: 5 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 55733a19
*common
:
Releasing license: %s
83*common2
	SynthesisZ17-83
y
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
25312
7322
02
0Z4-41
C
%s completed successfully
29*	vivadotcl2
synth_designZ4-42
§
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
synth_design: 2

00:24:052

00:24:112

2792.5782

2570.773Z17-268
Ç
vreport_utilization: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2792.578 ; gain = 0.000
*common
S
Exiting %s at %s...
206*common2
Vivado2
Sun Mar 10 10:57:03 2013Z17-206