vendor_name = ModelSim
source_file = 1, C:/Quartus_work/miniprojet/aff7SegDec/Aff7SegDec.v
source_file = 1, C:/Quartus_work/miniprojet/aff7SegDec/TestAff7SegDec.vwf
source_file = 1, C:/Quartus_work/miniprojet/aff7SegDec/db/Aff7SegDec.cbx.xml
design_name = Aff7SegDec
instance = comp, \Lsq[0]~output , Lsq[0]~output, Aff7SegDec, 1
instance = comp, \Lsq[1]~output , Lsq[1]~output, Aff7SegDec, 1
instance = comp, \Lsq[2]~output , Lsq[2]~output, Aff7SegDec, 1
instance = comp, \Lsq[3]~output , Lsq[3]~output, Aff7SegDec, 1
instance = comp, \Lsq[4]~output , Lsq[4]~output, Aff7SegDec, 1
instance = comp, \Lsq[5]~output , Lsq[5]~output, Aff7SegDec, 1
instance = comp, \Lsq[6]~output , Lsq[6]~output, Aff7SegDec, 1
instance = comp, \Byte[0]~input , Byte[0]~input, Aff7SegDec, 1
instance = comp, \Byte[1]~input , Byte[1]~input, Aff7SegDec, 1
instance = comp, \Byte[2]~input , Byte[2]~input, Aff7SegDec, 1
instance = comp, \Byte[3]~input , Byte[3]~input, Aff7SegDec, 1
instance = comp, \Mux0~0 , Mux0~0, Aff7SegDec, 1
instance = comp, \Mux1~0 , Mux1~0, Aff7SegDec, 1
instance = comp, \iLsq[0] , iLsq[0], Aff7SegDec, 1
instance = comp, \Mux2~0 , Mux2~0, Aff7SegDec, 1
instance = comp, \iLsq[1] , iLsq[1], Aff7SegDec, 1
instance = comp, \Mux3~0 , Mux3~0, Aff7SegDec, 1
instance = comp, \iLsq[2] , iLsq[2], Aff7SegDec, 1
instance = comp, \Mux4~0 , Mux4~0, Aff7SegDec, 1
instance = comp, \iLsq[3] , iLsq[3], Aff7SegDec, 1
instance = comp, \Mux5~0 , Mux5~0, Aff7SegDec, 1
instance = comp, \iLsq[4] , iLsq[4], Aff7SegDec, 1
instance = comp, \Mux6~0 , Mux6~0, Aff7SegDec, 1
instance = comp, \iLsq[5] , iLsq[5], Aff7SegDec, 1
instance = comp, \Mux7~0 , Mux7~0, Aff7SegDec, 1
instance = comp, \iLsq[6] , iLsq[6], Aff7SegDec, 1
