Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:05:33 2020
Info: Command: quartus_sh -t /usr/lib/legup-7.5/legup/examples/setup_proj.tcl Arria10 Arria10-PAC RoutCheb top 0
Info: Quartus(args): Arria10 Arria10-PAC RoutCheb top 0
Using /usr/lib/legup-7.5/legup/boards/Arria10/Arria10-PAC/Arria10-PAC.qsf
Info (23030): Evaluation of Tcl script /usr/lib/legup-7.5/legup/examples/setup_proj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Fri May  8 23:05:33 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:05:34 2020
Info: Command: quartus_sh --64bit --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:05:34 2020
Info: Command: quartus_ipgenerate top -c top --run_default_mode_op
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1231 megabytes
    Info: Processing ended: Fri May  8 23:05:35 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Spectra-Q Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:05:36 2020
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off top -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Spectra-Q Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info: Elaborating from top-level entity "top"
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(1830): truncated value with size 6 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 1830
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(2045): truncated value with size 4 to match size of target (3) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 2045
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(2381): truncated value with size 6 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 2381
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3047): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3047
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3049): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3049
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3052): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3052
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3055): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3055
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3058): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3058
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3061): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3061
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3064): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3064
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3067): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3067
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3070): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3070
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3073): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3073
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3076): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3076
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3140): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3140
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3142): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3142
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3145): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3145
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3148): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3148
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3151): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3151
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3154): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3154
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3157): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3157
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3160): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3160
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3163): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3163
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3166): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3166
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3169): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3169
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3172): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3172
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3236): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3236
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3238): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3238
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3241): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3241
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3244): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3244
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3247): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3247
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3250): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3250
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3253): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3253
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3256): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3256
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3259): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3259
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3262): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3262
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3265): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3265
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3323): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3323
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3325): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3325
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3328): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3328
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3331): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3331
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3334): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3334
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3337): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3337
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3340): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3340
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3343): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3343
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3346): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3346
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3349): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3349
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3413): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3413
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3415): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3415
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3418): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3418
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3421): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3421
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3424): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3424
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3446): truncated value with size 32 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3446
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3448): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3448
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3451): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3451
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3454): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3454
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3457): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3457
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3460): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3460
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3463): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3463
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3466): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3466
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3469): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3469
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3472): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3472
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3475): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3475
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3478): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3478
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3481): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3481
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3484): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3484
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3487): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3487
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3490): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3490
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3493): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3493
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3496): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3496
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3499): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3499
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3611): truncated value with size 32 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3611
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3613): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3613
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3616): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3616
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3619): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3619
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3622): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3622
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3625): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3625
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3628): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3628
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3631): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3631
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3634): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3634
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3637): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3637
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3640): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3640
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3643): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3643
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3646): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3646
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3649): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3649
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3652): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3652
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3655): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3655
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3658): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3658
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3661): truncated value with size 30 to match size of target (8) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3661
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3773): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3773
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3775): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3775
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3778): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3778
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3781): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3781
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3803): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3803
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3805): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3805
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3808): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3808
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3811): truncated value with size 30 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3811
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3833): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3833
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3835): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3835
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3838): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3838
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3841): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3841
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3844): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3844
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3847): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3847
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3850): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3850
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3853): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3853
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3856): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3856
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3859): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3859
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3862): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3862
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3926): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3926
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3928): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3928
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3931): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3931
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3934): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3934
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3937): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3937
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3940): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3940
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3943): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3943
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3946): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3946
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3949): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3949
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(3952): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 3952
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4016): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4016
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4018): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4018
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4021): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4021
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4024): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4024
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4027): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4027
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4030): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4030
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4033): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4033
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4036): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4036
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4039): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4039
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4042): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4042
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4045): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4045
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4109): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4109
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4111): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4111
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4114): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4114
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4117): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4117
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4120): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4120
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4123): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4123
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4126): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4126
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4129): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4129
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4132): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4132
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4135): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4135
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4199): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4199
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4201): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4201
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4204): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4204
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4220): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4220
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4222): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4222
Warning (13469): Verilog HDL assignment warning at RoutCheb.v(4225): truncated value with size 30 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 4225
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_t1j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_t1j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_0pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_h5j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_0pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_0pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_32j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_32j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 33
Info: Found 11 design entities
Info: There are 32 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[4]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 128
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[5]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 150
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[6]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 172
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla40296|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 722
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[4]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 128
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[5]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 150
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[6]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 172
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla39295|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/tmp-clearbox/top/76221/altsyncram_4pl1.tdf Line: 722
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "|"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (286030): Timing-Driven Synthesis is running
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutCheb/RoutCheb.v Line: 27
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 1966 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1666 logic cells
    Info (21064): Implemented 264 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Spectra-Q Synthesis was successful. 0 errors, 247 warnings
    Info: Peak virtual memory: 1788 megabytes
    Info: Processing ended: Fri May  8 23:05:52 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:43
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:05:53 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "|".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10AX115N2F40E2LG for design "top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:23
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time.
Critical Warning (18655): There are 48 unused TX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of such channels over time.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~CLKENA0 (950 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3D_G_I17
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'RoutCheb.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 4 registers into blocks of type Block RAM
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:03
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:58
Info (18252): The Fitter is using Spectra-Q Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during Global Placement is 3.95 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:50
Info (11888): Total time spent on timing analysis during Global Placement is 1.70 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Placement is 3.34 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X130_Y118 to location X141_Y129
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Routing is 0.77 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:40
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Post-Routing is 0.05 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:13
Info (144001): Generated suppressed messages file /home/dalila/SDAccel/routing/LegUp/RoutCheb/synthesis/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 7534 megabytes
    Info: Processing ended: Fri May  8 23:09:55 2020
    Info: Elapsed time: 00:04:02
    Info: Total CPU time (on all processors): 00:11:53
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:09:58 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (332104): Reading SDC File: 'RoutCheb.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.147              -0.485 clk 
Info (332146): Worst-case hold slack is 0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.058               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.082               0.000 clk 
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.209              -0.671 clk 
Info (332146): Worst-case hold slack is 0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.053               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.086               0.000 clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 2.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.063               0.000 clk 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.162               0.000 clk 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 2.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.415               0.000 clk 
Info (332146): Worst-case hold slack is 0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.021               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.183               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4124 megabytes
    Info: Processing ended: Fri May  8 23:10:20 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:27
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 254 warnings
Info (23030): Evaluation of Tcl script /opt/altera_pro/16.0.0/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 254 warnings
    Info: Peak virtual memory: 1083 megabytes
    Info: Processing ended: Fri May  8 23:10:21 2020
    Info: Elapsed time: 00:04:47
    Info: Total CPU time (on all processors): 00:13:07
