# 512-bit-SRAM
A 512-bit SRAM Cell

The Verilog (.v) file above has the primary code for the working of the SRAM Cell and a testbench to test the simulation

This project was created initially using #Cadence Virtuoso# fhsdgj
