v 20130925 2
C 41400 64900 1 0 0 spice-directive-1.sym
{
T 41500 65200 5 10 0 1 0 0 1
device=directive
T 41500 65300 5 10 1 1 0 0 1
refdes=A1
T 41400 62900 5 10 1 1 0 0 11
value=.options savecurrents
.control
save all
set color0=rgb:f/f/f
set color1=rgb:0/0/0
dc VS -0.01 0.01 0.0001
plot vi vo
alter @VS[sin] [ 0 0.01 10 ]
tran 0.002 1
plot vi vo
.endc
}
N 45900 62100 45900 62800 4
C 45300 61100 1 0 0 npn-3.sym
{
T 46200 61600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45300 61100 5 10 0 1 0 0 1
model-name=genericNPN
T 45300 61100 5 10 0 0 0 0 1
model=npn
T 45800 61500 5 10 1 1 0 0 1
refdes=Q1
}
N 45900 60400 45900 61100 4
N 48200 62100 48200 62800 4
N 48200 63700 48200 64200 4
C 48800 61100 1 0 1 npn-3.sym
{
T 47900 61600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 48800 61100 5 10 0 1 0 6 1
model-name=genericNPN
T 48800 61100 5 10 0 0 0 6 1
model=npn
T 48300 61500 5 10 1 1 0 6 1
refdes=Q2
}
N 48200 60400 48200 61100 4
N 45900 60400 48200 60400 4
C 46800 64200 1 0 0 vcc-1.sym
{
T 46900 64600 5 10 0 1 0 0 1
netname=vcc
}
N 45900 64200 48200 64200 4
N 48700 62700 49300 62900 4
{
T 49300 62900 5 10 1 1 0 0 1
netname=Vo
}
N 48700 62700 48200 62700 4
N 45900 63700 45900 64200 4
N 48800 61600 50100 61600 4
N 43900 62200 44200 61600 4
{
T 43700 62300 5 10 1 1 0 0 1
netname=Vi
}
B 44900 60800 4300 1700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46600 62000 9 10 1 0 0 0 2
Differential
pair
C 41600 61500 1 270 0 voltage-3.sym
{
T 42300 61300 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 42100 61100 5 10 1 1 0 0 1
refdes=V1
T 42100 60900 5 10 1 1 0 0 1
value=DC 9V
}
N 41800 60600 43500 60600 4
C 41600 61500 1 0 0 vcc-1.sym
{
T 41700 61900 5 10 0 1 0 0 1
netname=vcc
}
C 41600 60600 1 270 0 voltage-3.sym
{
T 42300 60400 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 42100 60200 5 10 1 1 0 0 1
refdes=V2
T 42100 60000 5 10 1 1 0 0 1
value=DC 9V
}
C 42000 59700 1 180 0 vee-1.sym
{
T 42000 59700 5 10 0 0 0 0 1
netname=vee
}
C 43400 59400 1 0 0 gnd-1.sym
{
T 43300 59400 5 10 1 1 0 0 1
netname=0
}
N 43500 59700 43500 60600 4
T 40900 60900 9 10 1 0 0 0 2
Power
supply
C 47200 59100 1 180 0 vee-1.sym
{
T 47200 59100 5 10 0 0 0 0 1
netname=vee
}
C 50000 60800 1 0 0 gnd-1.sym
{
T 49900 60800 5 10 1 1 0 0 1
netname=0
}
N 50100 61600 50100 61100 4
C 43300 61500 1 270 0 voltage-3.sym
{
T 44000 61300 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 43800 61000 5 10 1 1 0 0 1
refdes=VS
T 43300 61500 5 10 0 0 0 0 1
value=DC 0
}
C 47100 60100 1 90 1 resistor-2.sym
{
T 46750 59700 5 10 0 0 90 6 1
device=RESISTOR
T 47200 59700 5 10 1 1 180 6 1
value=2.2k
T 47200 59500 5 10 1 1 180 6 1
refdes=RL
}
N 47000 60100 47000 60400 4
N 47000 59200 47000 59100 4
C 46000 63700 1 90 1 resistor-2.sym
{
T 45650 63300 5 10 0 0 90 6 1
device=RESISTOR
T 46100 63300 5 10 1 1 180 6 1
value=3.3k
T 46100 63100 5 10 1 1 180 6 1
refdes=R1
}
C 48300 63700 1 90 1 resistor-2.sym
{
T 47950 63300 5 10 0 0 90 6 1
device=RESISTOR
T 48400 63300 5 10 1 1 180 6 1
value=3.3k
T 48400 63100 5 10 1 1 180 6 1
refdes=R2
}
N 43500 61500 43500 61600 4
N 43500 61600 45300 61600 4
T 43700 65100 9 10 1 0 0 0 3
This is the differential pair amplifier as seen in countless books and web pages.
This configuration in particular is called single-ended input.
Here the signal is applied to the base of Q1 while the base of Q2 is grounded.
T 43700 60700 9 10 1 0 0 0 1
signal
