;redcode
;assert 1
	SPL 0, <80
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @270, <1
	JMZ @270, <1
	MOV -7, <-20
	MOV @-127, -100
	JMN <12, <310
	SUB #72, @200
	SLT @-127, -100
	JMP -1, @-20
	SUB #72, @288
	SLT 30, @12
	SPL 0, <80
	SPL 0, <80
	DAT #12, <10
	CMP -307, <-121
	SUB 12, @10
	SLT 30, @12
	SUB #72, @200
	SUB @127, 106
	SLT @-127, -100
	SUB 207, -928
	SUB 230, 9
	ADD #270, 1
	SUB 12, @10
	JMP -307, @-126
	CMP 12, @10
	SUB 101, <-553
	JMP @-72, #288
	JMN <12, <310
	SUB -207, <-128
	MOV @-127, -100
	SLT 30, @12
	SUB @-127, 100
	SUB 207, -928
	JMN <12, <10
	SUB -207, <-128
	MOV <300, -90
	MOV @72, @280
	SUB @127, 106
	MOV -7, <-20
	MOV -7, <-20
	CMP -307, <-126
	CMP -207, <-128
	CMP -307, <-126
	MOV -1, <-20
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @270, <1
