# do nn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:34:04 on Nov 09,2021
# vlog -work work nn.vo 
# -- Compiling module nn
# 
# Top level modules:
# 	nn
# End time: 01:34:04 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:34:04 on Nov 09,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module nn_vlg_vec_tst
# 
# Top level modules:
# 	nn_vlg_vec_tst
# End time: 01:34:05 on Nov 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.nn_vlg_vec_tst 
# Start time: 01:34:05 on Nov 09,2021
# Loading work.nn_vlg_vec_tst
# Loading work.nn
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_mac
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6559
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6559
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6559
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6559
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6559
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6559
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6772
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6772
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6772
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6772
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 9659
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 9659
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 9659
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 9659
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9744
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9744
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9744
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9744
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9744
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9744
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12685
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12685
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12685
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12685
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12770
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12770
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12770
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12770
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12770
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12770
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15626
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15626
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15626
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15626
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15626
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15626
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15708
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15708
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15708
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15708
# after#27
# ** Note: $finish    : Waveform.vwf.vt(55)
#    Time: 1 us  Iteration: 0  Instance: /nn_vlg_vec_tst
# End time: 01:34:06 on Nov 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 48
