0.7
2020.1
May 27 2020
20:09:33
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0_2/sim/design_1_core_logic_0_0.v,1634492997,verilog,,D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_core_logic_0_0,,,,,,,,
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0_1/sim/design_1_graphic_controller_0_0.v,1634492997,verilog,,D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0_2/sim/design_1_core_logic_0_0.v,,design_1_graphic_controller_0_0,,,,,,,,
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v,1634492997,verilog,,D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.srcs/sim_1/imports/new/test1.v,1634492770,verilog,,,,test1,,,,,,,,
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1634492997,verilog,,D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.srcs/sim_1/imports/new/test1.v,,design_1_wrapper,,,,,,,,
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.srcs/sources_1/imports/Lab1/core_logic.v,1634492434,verilog,,D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0_1/sim/design_1_graphic_controller_0_0.v,,core_logic,,,,,,,,
D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.srcs/sources_1/imports/Lab1/graphic_controller.v,1634492534,verilog,,D:/Facultate/An IV/Sem 1/SMP/Lab1/project_1/project_1.srcs/sources_1/imports/Lab1/core_logic.v,,graphic_controller,,,,,,,,
