

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_10_2'
================================================================
* Date:           Wed Jul 16 23:39:01 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        chunkProcessor
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.329 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       99|       99|  0.990 us|  0.990 us|   98|   98|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_2  |       97|       97|         4|          2|          1|    48|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 16, i7 %i_1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 8 'store' 'store_ln10' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%icmp_ln10 = icmp_eq  i7 %i, i7 64" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 11 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc24.i.split, void %for.inc.preheader.exitStub" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 12 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i7 %i" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 13 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.60ns)   --->   "%add_ln12 = add i6 %trunc_ln10, i6 49" [../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 14 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %add_ln12" [../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 15 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x = getelementptr i32 %wValues, i64 0, i64 %zext_ln12" [../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 16 'getelementptr' 'x' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.77ns)   --->   "%x_load = load i6 %x" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 17 'load' 'x_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (1.60ns)   --->   "%add_ln13 = add i6 %trunc_ln10, i6 62" [../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 18 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %add_ln13" [../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 19 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1 = getelementptr i32 %wValues, i64 0, i64 %zext_ln13" [../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 20 'getelementptr' 'x_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%x_1_load = load i6 %x_1" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 21 'load' 'x_1_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (1.60ns)   --->   "%add_ln15 = add i6 %trunc_ln10, i6 57" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 22 'add' 'add_ln15' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %add_ln15" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 23 'zext' 'zext_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wValues_addr = getelementptr i32 %wValues, i64 0, i64 %zext_ln15" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 24 'getelementptr' 'wValues_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.77ns)   --->   "%wValues_load = load i6 %wValues_addr" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 25 'load' 'wValues_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%add_ln10 = add i7 %i, i7 1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 26 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %i_1" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 27 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 28 [1/2] ( I:2.77ns O:2.77ns )   --->   "%x_load = load i6 %x" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 28 'load' 'x_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %x_load, i32 7, i32 31" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln27 = trunc i32 %x_load" [../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 30 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %x_load, i32 18, i32 31" [../functions256.cpp:28->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 31 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln28 = trunc i32 %x_load" [../functions256.cpp:28->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 32 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%shr3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %x_load, i32 3, i32 31" [../functions256.cpp:29->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 33 'partselect' 'shr3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%zext_ln29 = zext i29 %shr3" [../functions256.cpp:29->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18]   --->   Operation 34 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] ( I:2.77ns O:2.77ns )   --->   "%x_1_load = load i6 %x_1" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 35 'load' 'x_1_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %x_1_load, i32 17, i32 31" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 36 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln37 = trunc i32 %x_1_load" [../functions256.cpp:37->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 37 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%lshr_ln3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %x_1_load, i32 19, i32 31" [../functions256.cpp:38->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 38 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%trunc_ln38 = trunc i32 %x_1_load" [../functions256.cpp:38->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 39 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%shr10 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %x_1_load, i32 10, i32 31" [../functions256.cpp:39->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 40 'partselect' 'shr10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%zext_ln39 = zext i22 %shr10" [../functions256.cpp:39->../wGenerator/wGenerator.cpp:13->chunkProcessor.cpp:18]   --->   Operation 41 'zext' 'zext_ln39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wValues_load = load i6 %wValues_addr" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 42 'load' 'wValues_load' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (1.60ns)   --->   "%add_ln15_1 = add i6 %trunc_ln10, i6 48" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 43 'add' 'add_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i6 %add_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 44 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%wValues_addr_1 = getelementptr i32 %wValues, i64 0, i64 %zext_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 45 'getelementptr' 'wValues_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.77ns)   --->   "%wValues_load_1 = load i6 %wValues_addr_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 46 'load' 'wValues_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln38, i13 %lshr_ln3" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 47 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln15_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln37, i15 %lshr_ln2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 48 'bitconcatenate' 'or_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln15_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln28, i14 %lshr_ln1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 49 'bitconcatenate' 'or_ln15_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15 = xor i32 %zext_ln39, i32 %or_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 50 'xor' 'xor_ln15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15_1 = xor i32 %xor_ln15, i32 %or_ln" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 51 'xor' 'xor_ln15_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%or_ln15_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln27, i25 %lshr_ln" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 52 'bitconcatenate' 'or_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15_2 = xor i32 %or_ln15_3, i32 %zext_ln29" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 53 'xor' 'xor_ln15_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln15_3)   --->   "%xor_ln15_3 = xor i32 %xor_ln15_2, i32 %or_ln15_2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 54 'xor' 'xor_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.14ns) (out node of the LUT)   --->   "%add_ln15_3 = add i32 %xor_ln15_3, i32 %xor_ln15_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 55 'add' 'add_ln15_3' <Predicate = (!icmp_ln10)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 6.32>
ST_3 : Operation 56 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wValues_load_1 = load i6 %wValues_addr_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 56 'load' 'wValues_load_1' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_2 = add i32 %wValues_load, i32 %wValues_load_1" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 57 'add' 'add_ln15_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (3.55ns) (root node of TernaryAdder)   --->   "%add_ln15_4 = add i32 %add_ln15_3, i32 %add_ln15_2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 58 'add' 'add_ln15_4' <Predicate = true> <Delay = 3.55> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %i" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 59 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 60 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 62 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%wValues_addr_2 = getelementptr i32 %wValues, i64 0, i64 %zext_ln10" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 63 'getelementptr' 'wValues_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln15 = store i32 %add_ln15_4, i6 %wValues_addr_2" [../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18]   --->   Operation 64 'store' 'store_ln15' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc24.i" [../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18]   --->   Operation 65 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.667ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', ../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18) of constant 16 on local variable 'i', ../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18 [3]  (1.294 ns)
	'load' operation 7 bit ('i', ../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18) on local variable 'i', ../wGenerator/wGenerator.cpp:10->chunkProcessor.cpp:18 [6]  (0.000 ns)
	'add' operation 6 bit ('add_ln12', ../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18) [15]  (1.601 ns)
	'getelementptr' operation 6 bit ('x', ../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18) [17]  (0.000 ns)
	'load' operation 32 bit ('x_load', ../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18) on array 'wValues' [18]  (2.771 ns)

 <State 2>: 4.916ns
The critical path consists of the following:
	'load' operation 32 bit ('x_load', ../functions256.cpp:27->../wGenerator/wGenerator.cpp:12->chunkProcessor.cpp:18) on array 'wValues' [18]  (2.771 ns)
	'xor' operation 32 bit ('xor_ln15_3', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18) [50]  (0.000 ns)
	'add' operation 32 bit ('add_ln15_3', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18) [52]  (2.145 ns)

 <State 3>: 6.329ns
The critical path consists of the following:
	'load' operation 32 bit ('wValues_load_1', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18) on array 'wValues' [42]  (2.771 ns)
	'add' operation 32 bit ('add_ln15_2', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18) [51]  (0.000 ns)
	'add' operation 32 bit ('add_ln15_4', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18) [53]  (3.558 ns)

 <State 4>: 2.771ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('wValues_addr_2', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18) [54]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18) of variable 'add_ln15_4', ../wGenerator/wGenerator.cpp:15->chunkProcessor.cpp:18 on array 'wValues' [55]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
