INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samridh/car__parking/car__parking.srcs/sources_1/new/car_park.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car_park
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samridh/car__parking/car__parking.srcs/sim_1/new/tb_parking_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_parking_system
