
*** Running vivado
    with args -log fifo_generator_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_4.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fifo_generator_4.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 400.668 ; gain = 99.629
INFO: [Synth 8-638] synthesizing module 'fifo_generator_4' [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/synth/fifo_generator_4.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_4' (24#1) [e:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/ip/fifo_generator_4/synth/fifo_generator_4.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 677.668 ; gain = 376.629
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 677.668 ; gain = 376.629
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 749.578 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 749.578 ; gain = 448.539
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 749.578 ; gain = 448.539
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 749.578 ; gain = 448.539
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:44 . Memory (MB): peak = 749.578 ; gain = 448.539
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 749.578 ; gain = 448.539
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 778.133 ; gain = 477.094
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 788.043 ; gain = 487.004
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 797.723 ; gain = 496.684
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 797.723 ; gain = 496.684
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 797.723 ; gain = 496.684
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 797.723 ; gain = 496.684
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 797.723 ; gain = 496.684
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 797.723 ; gain = 496.684
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 797.723 ; gain = 496.684

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |    10|
|3     |LUT3     |     5|
|4     |LUT4     |    20|
|5     |LUT5     |     2|
|6     |LUT6     |     6|
|7     |MUXCY    |    20|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    36|
|10    |FDSE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 797.723 ; gain = 496.684
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 800.289 ; gain = 510.723
