<profile>

<section name = "Vivado HLS Report for 'Conv'" level="0">
<item name = "Date">Sun Aug  2 23:08:28 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">conv_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, ?, no</column>
<column name="  ++ Loop 1.1.1">?, ?, 21 ~ 80967115011, -, -, ?, no</column>
<column name="   +++ Loop 1.1.1.1">0, 80967114990, 3 ~ 317518098, -, -, 0 ~ 255, no</column>
<column name="    ++++ Conv_label2">0, 317518095, 2 ~ 1245169, -, -, 0 ~ 255, no</column>
<column name="     +++++ Conv_label2.1">0, 1245165, 19, -, -, 0 ~ 65535, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, 6, 0, 1390</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 5, 1750, 2314</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 588</column>
<column name="Register">-, -, 1988, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 18, 10, 24</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Conv_AXILiteS_s_axi_U">Conv_AXILiteS_s_axi, 0, 0, 346, 492</column>
<column name="Conv_fadd_32ns_32bkb_U1">Conv_fadd_32ns_32bkb, 0, 2, 205, 390</column>
<column name="Conv_fcmp_32ns_32dEe_U3">Conv_fcmp_32ns_32dEe, 0, 0, 66, 239</column>
<column name="Conv_fmul_32ns_32cud_U2">Conv_fmul_32ns_32cud, 0, 3, 143, 321</column>
<column name="Conv_gmem_m_axi_U">Conv_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Conv_sdiv_19s_9nseOg_U4">Conv_sdiv_19s_9nseOg, 0, 0, 239, 146</column>
<column name="Conv_sdiv_19s_9nseOg_U5">Conv_sdiv_19s_9nseOg, 0, 0, 239, 146</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Conv_mac_muladd_1hbi_U9">Conv_mac_muladd_1hbi, i0 + i1 * i2</column>
<column name="Conv_mul_mul_16nsfYi_U6">Conv_mul_mul_16nsfYi, i0 * i1</column>
<column name="Conv_mul_mul_16nsfYi_U8">Conv_mul_mul_16nsfYi, i0 * i1</column>
<column name="Conv_mul_mul_16s_g8j_U7">Conv_mul_mul_16s_g8j, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_10_fu_970_p2">*, 2, 0, 20, 32, 16</column>
<column name="ret_V_5_fu_884_p2">*, 2, 0, 20, 32, 16</column>
<column name="tmp1_fu_1052_p2">*, 2, 0, 20, 32, 16</column>
<column name="W4_sum_fu_1114_p2">+, 0, 0, 56, 49, 49</column>
<column name="Wout_V_fu_772_p2">+, 0, 0, 23, 1, 16</column>
<column name="bias6_sum_fu_841_p2">+, 0, 0, 38, 31, 31</column>
<column name="cin_fu_1062_p2">+, 0, 0, 23, 16, 1</column>
<column name="cout_fu_827_p2">+, 0, 0, 23, 16, 1</column>
<column name="feature_in2_sum9_fu_1077_p2">+, 0, 0, 48, 48, 48</column>
<column name="feature_out8_sum_fu_1132_p2">+, 0, 0, 56, 49, 49</column>
<column name="h_V_fu_935_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_fu_870_p2">+, 0, 0, 23, 16, 1</column>
<column name="ii_fu_925_p2">+, 0, 0, 15, 8, 1</column>
<column name="j_fu_904_p2">+, 0, 0, 23, 16, 1</column>
<column name="jj_fu_994_p2">+, 0, 0, 15, 8, 1</column>
<column name="next_mul1_fu_856_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul2_fu_889_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul3_fu_894_p2">+, 0, 0, 39, 32, 32</column>
<column name="next_mul4_fu_915_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul5_fu_984_p2">+, 0, 0, 31, 24, 24</column>
<column name="next_mul_fu_1092_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_15_fu_1072_p2">+, 0, 0, 48, 48, 48</column>
<column name="ret_V_1_tr_fu_594_p2">+, 0, 0, 15, 2, 9</column>
<column name="ret_V_3_fu_678_p2">+, 0, 0, 24, 17, 17</column>
<column name="ret_V_7_fu_724_p2">+, 0, 0, 24, 17, 17</column>
<column name="ret_V_tr_fu_536_p2">+, 0, 0, 15, 2, 9</column>
<column name="tmp2_fu_1097_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp3_fu_953_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_19_fu_962_p2">+, 0, 0, 55, 48, 48</column>
<column name="tmp_34_fu_1106_p2">+, 0, 0, 55, 48, 48</column>
<column name="tmp_7_fu_782_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_fu_1044_p2">+, 0, 0, 39, 32, 32</column>
<column name="w_V_fu_1004_p2">+, 0, 0, 23, 16, 16</column>
<column name="p_neg9_fu_550_p2">-, 0, 0, 15, 1, 9</column>
<column name="p_neg_fu_608_p2">-, 0, 0, 15, 1, 9</column>
<column name="ret_V_4_fu_691_p2">-, 0, 0, 25, 18, 18</column>
<column name="ret_V_8_fu_737_p2">-, 0, 0, 25, 18, 18</column>
<column name="tmp_14_fu_634_p2">-, 0, 0, 15, 1, 8</column>
<column name="tmp_23_fu_876_p2">-, 0, 0, 23, 16, 16</column>
<column name="tmp_24_fu_910_p2">-, 0, 0, 23, 16, 16</column>
<column name="tmp_6_fu_576_p2">-, 0, 0, 15, 1, 8</column>
<column name="ap_block_state29_io">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_fu_1188_p2">and, 0, 0, 2, 1, 1</column>
<column name="rhs_V_fu_1182_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_865_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond2_fu_1057_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond3_fu_989_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond4_fu_920_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond5_fu_822_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_fu_899_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="notlhs_fu_1164_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs_fu_1170_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="slt_fu_948_p2">icmp, 0, 0, 18, 17, 17</column>
<column name="tmp_33_fu_1035_p2">icmp, 0, 0, 18, 17, 17</column>
<column name="brmerge_fu_1022_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_27_fu_1176_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_29_fu_1009_p2">or, 0, 0, 16, 16, 16</column>
<column name="p_1_fu_648_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_2_fu_656_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_s_fu_1193_p3">select, 0, 0, 32, 1, 1</column>
<column name="pad_x_V_fu_582_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_fu_640_p3">select, 0, 0, 8, 1, 8</column>
<column name="rev_fu_979_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">321, 72, 1, 72</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">9, 2, 1, 2</column>
<column name="gmem_ARADDR">21, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_477_p0">15, 3, 32, 96</column>
<column name="grp_fu_477_p1">15, 3, 32, 96</column>
<column name="i_op_assign_1_reg_303">9, 2, 16, 32</column>
<column name="i_op_assign_2_reg_325">9, 2, 16, 32</column>
<column name="i_op_assign_3_reg_371">9, 2, 8, 16</column>
<column name="i_op_assign_5_reg_394">9, 2, 8, 16</column>
<column name="i_op_assign_reg_428">9, 2, 16, 32</column>
<column name="i_op_assign_s_reg_292">9, 2, 16, 32</column>
<column name="phi_mul1_reg_314">9, 2, 16, 32</column>
<column name="phi_mul3_reg_348">9, 2, 16, 32</column>
<column name="ret_V_16_reg_382">9, 2, 16, 32</column>
<column name="ret_V_17_reg_417">9, 2, 24, 48</column>
<column name="ret_V_18_reg_450">9, 2, 32, 64</column>
<column name="ret_V_9_reg_336">9, 2, 32, 64</column>
<column name="sum_1_reg_405">9, 2, 32, 64</column>
<column name="sum_2_reg_439">9, 2, 32, 64</column>
<column name="sum_3_reg_461">9, 2, 32, 64</column>
<column name="sum_reg_359">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_1269">16, 0, 16, 0</column>
<column name="CHout_V_read_reg_1251">16, 0, 16, 0</column>
<column name="Hin_V_read_reg_1264">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_1244">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_1238">8, 0, 8, 0</column>
<column name="Sx_V_read_reg_1232">8, 0, 8, 0</column>
<column name="Sy_V_read_reg_1226">8, 0, 8, 0</column>
<column name="Win_V_read_reg_1258">16, 0, 16, 0</column>
<column name="Wout_V_reg_1358">16, 0, 16, 0</column>
<column name="ap_CS_fsm">71, 0, 71, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="cin_reg_1583">16, 0, 16, 0</column>
<column name="cout_reg_1430">16, 0, 16, 0</column>
<column name="gmem_addr_1_reg_1630">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_1610">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1588">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1615">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1604">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_1636">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1441">31, 0, 32, 1</column>
<column name="h_V_reg_1511">16, 0, 16, 0</column>
<column name="i_op_assign_1_reg_303">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_325">16, 0, 16, 0</column>
<column name="i_op_assign_3_reg_371">8, 0, 8, 0</column>
<column name="i_op_assign_5_reg_394">8, 0, 8, 0</column>
<column name="i_op_assign_reg_428">16, 0, 16, 0</column>
<column name="i_op_assign_s_reg_292">16, 0, 16, 0</column>
<column name="i_reg_1455">16, 0, 16, 0</column>
<column name="ii_reg_1506">8, 0, 8, 0</column>
<column name="j_reg_1488">16, 0, 16, 0</column>
<column name="jj_reg_1554">8, 0, 8, 0</column>
<column name="lhs_V_2_cast_reg_1308">16, 0, 17, 1</column>
<column name="lhs_V_4_cast_reg_1323">16, 0, 17, 1</column>
<column name="next_mul1_reg_1447">16, 0, 16, 0</column>
<column name="next_mul2_reg_1475">16, 0, 16, 0</column>
<column name="next_mul3_reg_1480">32, 0, 32, 0</column>
<column name="next_mul4_reg_1498">16, 0, 16, 0</column>
<column name="next_mul5_reg_1546">24, 0, 24, 0</column>
<column name="next_mul_reg_1594">32, 0, 32, 0</column>
<column name="p_1_reg_1296">8, 0, 8, 0</column>
<column name="p_2_reg_1302">8, 0, 8, 0</column>
<column name="p_s_reg_1648">32, 0, 32, 0</column>
<column name="phi_mul1_reg_314">16, 0, 16, 0</column>
<column name="phi_mul3_reg_348">16, 0, 16, 0</column>
<column name="relu_en_V_read_reg_1221">1, 0, 1, 0</column>
<column name="ret_V_10_reg_1531">48, 0, 48, 0</column>
<column name="ret_V_12_reg_1565">48, 0, 48, 0</column>
<column name="ret_V_13_reg_1536">32, 0, 32, 0</column>
<column name="ret_V_14_reg_1516">32, 0, 32, 0</column>
<column name="ret_V_16_reg_382">16, 0, 16, 0</column>
<column name="ret_V_17_reg_417">24, 0, 24, 0</column>
<column name="ret_V_18_reg_450">32, 0, 32, 0</column>
<column name="ret_V_1_reg_1460">32, 0, 32, 0</column>
<column name="ret_V_5_reg_1470">48, 0, 48, 0</column>
<column name="ret_V_9_reg_336">32, 0, 32, 0</column>
<column name="rev_reg_1541">1, 0, 1, 0</column>
<column name="rhs_V_11_cast1_reg_1410">16, 0, 48, 32</column>
<column name="rhs_V_12_cast_reg_1416">16, 0, 24, 8</column>
<column name="rhs_V_14_cast_reg_1421">16, 0, 32, 16</column>
<column name="rhs_V_1_cast_reg_1405">8, 0, 16, 8</column>
<column name="rhs_V_1_reg_1393">16, 0, 32, 16</column>
<column name="rhs_V_2_reg_1400">16, 0, 48, 32</column>
<column name="rhs_V_4_cast_reg_1378">16, 0, 32, 16</column>
<column name="slt_reg_1521">1, 0, 1, 0</column>
<column name="sum_1_reg_405">32, 0, 32, 0</column>
<column name="sum_2_reg_439">32, 0, 32, 0</column>
<column name="sum_3_reg_461">32, 0, 32, 0</column>
<column name="sum_4_reg_1641">32, 0, 32, 0</column>
<column name="sum_reg_359">32, 0, 32, 0</column>
<column name="tmp1_reg_1575">48, 0, 48, 0</column>
<column name="tmp_10_cast_reg_1435">16, 0, 32, 16</column>
<column name="tmp_12_cast_reg_1348">30, 0, 49, 19</column>
<column name="tmp_15_cast_reg_1353">30, 0, 48, 18</column>
<column name="tmp_19_reg_1526">48, 0, 48, 0</column>
<column name="tmp_1_reg_1276">30, 0, 30, 0</column>
<column name="tmp_20_reg_1383">8, 0, 16, 8</column>
<column name="tmp_22_reg_1388">8, 0, 16, 8</column>
<column name="tmp_23_reg_1465">16, 0, 16, 0</column>
<column name="tmp_24_reg_1493">16, 0, 16, 0</column>
<column name="tmp_2_cast1_reg_1338">30, 0, 49, 19</column>
<column name="tmp_2_reg_1281">30, 0, 30, 0</column>
<column name="tmp_34_reg_1599">48, 0, 48, 0</column>
<column name="tmp_4_reg_1286">30, 0, 30, 0</column>
<column name="tmp_5_reg_1291">30, 0, 30, 0</column>
<column name="tmp_7_reg_1363">16, 0, 16, 0</column>
<column name="tmp_8_cast_reg_1343">30, 0, 31, 1</column>
<column name="tmp_9_reg_1368">8, 0, 16, 8</column>
<column name="tmp_reg_1570">32, 0, 32, 0</column>
<column name="tmp_s_reg_1373">8, 0, 16, 8</column>
<column name="tp_reg_1620">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'gmem_load_req', conv_core/conv_core.cpp:67">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;gmem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
