Metric,Value
design,/openlane/designs/counter_up_dwn
design_name,counter_up_dwn
config,RUN_2025.12.31_16.42.11
flow_status,flow completed
total_runtime,0h4m45s0ms
routed_runtime,0h2m51s0ms
(Cell/mm^2)/Core_Util,-2.0
DIEAREA_mm^2,0.0049232073
CellPer_mm^2,-1
OpenDP_Util,56.31
Final_Util,-1
Peak_Memory_Usage_MB,519.4
synth_cell_count,137
tritonRoute_violations,0
Short_violations,0
MetSpc_violations,0
OffGrid_violations,0
MinHole_violations,0
Other_violations,0
Magic_violations,0
pin_antenna_violations,0
net_antenna_violations,0
lvs_total_errors,0
cvc_total_errors,-1
klayout_violations,-1
wire_length,2868
vias,1013
wns,0.0
pl_wns,-1
optimized_wns,-1
fastroute_wns,-1
spef_wns,-1
tns,0.0
pl_tns,-1
optimized_tns,-1
fastroute_tns,-1
spef_tns,-1
HPWL,1983598.0
routing_layer1_pct,0.0
routing_layer2_pct,17.68
routing_layer3_pct,20.75
routing_layer4_pct,0.62
routing_layer5_pct,2.4
routing_layer6_pct,0.0
wires_count,87
wire_bits,117
public_wires_count,5
public_wire_bits,20
memories_count,0
memory_bits,0
processes_count,0
cells_pre_abc,113
AND,5
DFF,0
NAND,9
NOR,11
OR,16
XOR,12
XNOR,18
MUX,16
inputs,19
outputs,32
level,12
DecapCells,-1
WelltapCells,-1
DiodeCells,-1
FillCells,-1
NonPhysCells,-1
TotalCells,-1
CoreArea_um^2,2781.4176
power_slowest_internal_uW,-1
power_slowest_switching_uW,-1
power_slowest_leakage_uW,-1
power_typical_internal_uW,-1
power_typical_switching_uW,-1
power_typical_leakage_uW,-1
power_fastest_internal_uW,-1
power_fastest_switching_uW,-1
power_fastest_leakage_uW,-1
critical_path_ns,-1
suggested_clock_period,11.0
suggested_clock_frequency,90.9090909090909
CLOCK_PERIOD,10
FP_ASPECT_RATIO,1
FP_CORE_UTIL,50
FP_PDN_HPITCH,153.18
FP_PDN_VPITCH,153.6
GRT_ADJUSTMENT,0.3
GRT_REPAIR_ANTENNAS,1
MAX_FANOUT_CONSTRAINT,10
PL_TARGET_DENSITY,0.6
RUN_HEURISTIC_DIODE_INSERTION,0
STD_CELL_LIBRARY,sky130_fd_sc_hd
SYNTH_STRATEGY,AREA 0
