{
  "module_name": "mme4_rtr_regs.h",
  "hash_id": "cf6f108720bbb5685bade70aac8d123ac54b1a3a03b89e6f5126faebef2bc309",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mme4_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME4_RTR_REGS_H_\n#define ASIC_REG_MME4_RTR_REGS_H_\n\n \n\n#define mmMME4_RTR_HBW_RD_RQ_E_ARB                                   0x100100\n\n#define mmMME4_RTR_HBW_RD_RQ_W_ARB                                   0x100104\n\n#define mmMME4_RTR_HBW_RD_RQ_N_ARB                                   0x100108\n\n#define mmMME4_RTR_HBW_RD_RQ_S_ARB                                   0x10010C\n\n#define mmMME4_RTR_HBW_RD_RQ_L_ARB                                   0x100110\n\n#define mmMME4_RTR_HBW_E_ARB_MAX                                     0x100120\n\n#define mmMME4_RTR_HBW_W_ARB_MAX                                     0x100124\n\n#define mmMME4_RTR_HBW_N_ARB_MAX                                     0x100128\n\n#define mmMME4_RTR_HBW_S_ARB_MAX                                     0x10012C\n\n#define mmMME4_RTR_HBW_L_ARB_MAX                                     0x100130\n\n#define mmMME4_RTR_HBW_RD_RS_MAX_CREDIT                              0x100140\n\n#define mmMME4_RTR_HBW_WR_RQ_MAX_CREDIT                              0x100144\n\n#define mmMME4_RTR_HBW_RD_RQ_MAX_CREDIT                              0x100148\n\n#define mmMME4_RTR_HBW_RD_RS_E_ARB                                   0x100150\n\n#define mmMME4_RTR_HBW_RD_RS_W_ARB                                   0x100154\n\n#define mmMME4_RTR_HBW_RD_RS_N_ARB                                   0x100158\n\n#define mmMME4_RTR_HBW_RD_RS_S_ARB                                   0x10015C\n\n#define mmMME4_RTR_HBW_RD_RS_L_ARB                                   0x100160\n\n#define mmMME4_RTR_HBW_WR_RQ_E_ARB                                   0x100170\n\n#define mmMME4_RTR_HBW_WR_RQ_W_ARB                                   0x100174\n\n#define mmMME4_RTR_HBW_WR_RQ_N_ARB                                   0x100178\n\n#define mmMME4_RTR_HBW_WR_RQ_S_ARB                                   0x10017C\n\n#define mmMME4_RTR_HBW_WR_RQ_L_ARB                                   0x100180\n\n#define mmMME4_RTR_HBW_WR_RS_E_ARB                                   0x100190\n\n#define mmMME4_RTR_HBW_WR_RS_W_ARB                                   0x100194\n\n#define mmMME4_RTR_HBW_WR_RS_N_ARB                                   0x100198\n\n#define mmMME4_RTR_HBW_WR_RS_S_ARB                                   0x10019C\n\n#define mmMME4_RTR_HBW_WR_RS_L_ARB                                   0x1001A0\n\n#define mmMME4_RTR_LBW_RD_RQ_E_ARB                                   0x100200\n\n#define mmMME4_RTR_LBW_RD_RQ_W_ARB                                   0x100204\n\n#define mmMME4_RTR_LBW_RD_RQ_N_ARB                                   0x100208\n\n#define mmMME4_RTR_LBW_RD_RQ_S_ARB                                   0x10020C\n\n#define mmMME4_RTR_LBW_RD_RQ_L_ARB                                   0x100210\n\n#define mmMME4_RTR_LBW_E_ARB_MAX                                     0x100220\n\n#define mmMME4_RTR_LBW_W_ARB_MAX                                     0x100224\n\n#define mmMME4_RTR_LBW_N_ARB_MAX                                     0x100228\n\n#define mmMME4_RTR_LBW_S_ARB_MAX                                     0x10022C\n\n#define mmMME4_RTR_LBW_L_ARB_MAX                                     0x100230\n\n#define mmMME4_RTR_LBW_SRAM_MAX_CREDIT                               0x100240\n\n#define mmMME4_RTR_LBW_RD_RS_E_ARB                                   0x100250\n\n#define mmMME4_RTR_LBW_RD_RS_W_ARB                                   0x100254\n\n#define mmMME4_RTR_LBW_RD_RS_N_ARB                                   0x100258\n\n#define mmMME4_RTR_LBW_RD_RS_S_ARB                                   0x10025C\n\n#define mmMME4_RTR_LBW_RD_RS_L_ARB                                   0x100260\n\n#define mmMME4_RTR_LBW_WR_RQ_E_ARB                                   0x100270\n\n#define mmMME4_RTR_LBW_WR_RQ_W_ARB                                   0x100274\n\n#define mmMME4_RTR_LBW_WR_RQ_N_ARB                                   0x100278\n\n#define mmMME4_RTR_LBW_WR_RQ_S_ARB                                   0x10027C\n\n#define mmMME4_RTR_LBW_WR_RQ_L_ARB                                   0x100280\n\n#define mmMME4_RTR_LBW_WR_RS_E_ARB                                   0x100290\n\n#define mmMME4_RTR_LBW_WR_RS_W_ARB                                   0x100294\n\n#define mmMME4_RTR_LBW_WR_RS_N_ARB                                   0x100298\n\n#define mmMME4_RTR_LBW_WR_RS_S_ARB                                   0x10029C\n\n#define mmMME4_RTR_LBW_WR_RS_L_ARB                                   0x1002A0\n\n#define mmMME4_RTR_DBG_E_ARB                                         0x100300\n\n#define mmMME4_RTR_DBG_W_ARB                                         0x100304\n\n#define mmMME4_RTR_DBG_N_ARB                                         0x100308\n\n#define mmMME4_RTR_DBG_S_ARB                                         0x10030C\n\n#define mmMME4_RTR_DBG_L_ARB                                         0x100310\n\n#define mmMME4_RTR_DBG_E_ARB_MAX                                     0x100320\n\n#define mmMME4_RTR_DBG_W_ARB_MAX                                     0x100324\n\n#define mmMME4_RTR_DBG_N_ARB_MAX                                     0x100328\n\n#define mmMME4_RTR_DBG_S_ARB_MAX                                     0x10032C\n\n#define mmMME4_RTR_DBG_L_ARB_MAX                                     0x100330\n\n#define mmMME4_RTR_SPLIT_COEF_0                                      0x100400\n\n#define mmMME4_RTR_SPLIT_COEF_1                                      0x100404\n\n#define mmMME4_RTR_SPLIT_COEF_2                                      0x100408\n\n#define mmMME4_RTR_SPLIT_COEF_3                                      0x10040C\n\n#define mmMME4_RTR_SPLIT_COEF_4                                      0x100410\n\n#define mmMME4_RTR_SPLIT_COEF_5                                      0x100414\n\n#define mmMME4_RTR_SPLIT_COEF_6                                      0x100418\n\n#define mmMME4_RTR_SPLIT_COEF_7                                      0x10041C\n\n#define mmMME4_RTR_SPLIT_COEF_8                                      0x100420\n\n#define mmMME4_RTR_SPLIT_COEF_9                                      0x100424\n\n#define mmMME4_RTR_SPLIT_CFG                                         0x100440\n\n#define mmMME4_RTR_SPLIT_RD_SAT                                      0x100444\n\n#define mmMME4_RTR_SPLIT_RD_RST_TOKEN                                0x100448\n\n#define mmMME4_RTR_SPLIT_RD_TIMEOUT_0                                0x10044C\n\n#define mmMME4_RTR_SPLIT_RD_TIMEOUT_1                                0x100450\n\n#define mmMME4_RTR_SPLIT_WR_SAT                                      0x100454\n\n#define mmMME4_RTR_WPLIT_WR_TST_TOLEN                                0x100458\n\n#define mmMME4_RTR_SPLIT_WR_TIMEOUT_0                                0x10045C\n\n#define mmMME4_RTR_SPLIT_WR_TIMEOUT_1                                0x100460\n\n#define mmMME4_RTR_HBW_RANGE_HIT                                     0x100470\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_0                                0x100480\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_1                                0x100484\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_2                                0x100488\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_3                                0x10048C\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_4                                0x100490\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_5                                0x100494\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_6                                0x100498\n\n#define mmMME4_RTR_HBW_RANGE_MASK_L_7                                0x10049C\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_0                                0x1004A0\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_1                                0x1004A4\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_2                                0x1004A8\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_3                                0x1004AC\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_4                                0x1004B0\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_5                                0x1004B4\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_6                                0x1004B8\n\n#define mmMME4_RTR_HBW_RANGE_MASK_H_7                                0x1004BC\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_0                                0x1004C0\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_1                                0x1004C4\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_2                                0x1004C8\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_3                                0x1004CC\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_4                                0x1004D0\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_5                                0x1004D4\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_6                                0x1004D8\n\n#define mmMME4_RTR_HBW_RANGE_BASE_L_7                                0x1004DC\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_0                                0x1004E0\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_1                                0x1004E4\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_2                                0x1004E8\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_3                                0x1004EC\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_4                                0x1004F0\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_5                                0x1004F4\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_6                                0x1004F8\n\n#define mmMME4_RTR_HBW_RANGE_BASE_H_7                                0x1004FC\n\n#define mmMME4_RTR_LBW_RANGE_HIT                                     0x100500\n\n#define mmMME4_RTR_LBW_RANGE_MASK_0                                  0x100510\n\n#define mmMME4_RTR_LBW_RANGE_MASK_1                                  0x100514\n\n#define mmMME4_RTR_LBW_RANGE_MASK_2                                  0x100518\n\n#define mmMME4_RTR_LBW_RANGE_MASK_3                                  0x10051C\n\n#define mmMME4_RTR_LBW_RANGE_MASK_4                                  0x100520\n\n#define mmMME4_RTR_LBW_RANGE_MASK_5                                  0x100524\n\n#define mmMME4_RTR_LBW_RANGE_MASK_6                                  0x100528\n\n#define mmMME4_RTR_LBW_RANGE_MASK_7                                  0x10052C\n\n#define mmMME4_RTR_LBW_RANGE_MASK_8                                  0x100530\n\n#define mmMME4_RTR_LBW_RANGE_MASK_9                                  0x100534\n\n#define mmMME4_RTR_LBW_RANGE_MASK_10                                 0x100538\n\n#define mmMME4_RTR_LBW_RANGE_MASK_11                                 0x10053C\n\n#define mmMME4_RTR_LBW_RANGE_MASK_12                                 0x100540\n\n#define mmMME4_RTR_LBW_RANGE_MASK_13                                 0x100544\n\n#define mmMME4_RTR_LBW_RANGE_MASK_14                                 0x100548\n\n#define mmMME4_RTR_LBW_RANGE_MASK_15                                 0x10054C\n\n#define mmMME4_RTR_LBW_RANGE_BASE_0                                  0x100550\n\n#define mmMME4_RTR_LBW_RANGE_BASE_1                                  0x100554\n\n#define mmMME4_RTR_LBW_RANGE_BASE_2                                  0x100558\n\n#define mmMME4_RTR_LBW_RANGE_BASE_3                                  0x10055C\n\n#define mmMME4_RTR_LBW_RANGE_BASE_4                                  0x100560\n\n#define mmMME4_RTR_LBW_RANGE_BASE_5                                  0x100564\n\n#define mmMME4_RTR_LBW_RANGE_BASE_6                                  0x100568\n\n#define mmMME4_RTR_LBW_RANGE_BASE_7                                  0x10056C\n\n#define mmMME4_RTR_LBW_RANGE_BASE_8                                  0x100570\n\n#define mmMME4_RTR_LBW_RANGE_BASE_9                                  0x100574\n\n#define mmMME4_RTR_LBW_RANGE_BASE_10                                 0x100578\n\n#define mmMME4_RTR_LBW_RANGE_BASE_11                                 0x10057C\n\n#define mmMME4_RTR_LBW_RANGE_BASE_12                                 0x100580\n\n#define mmMME4_RTR_LBW_RANGE_BASE_13                                 0x100584\n\n#define mmMME4_RTR_LBW_RANGE_BASE_14                                 0x100588\n\n#define mmMME4_RTR_LBW_RANGE_BASE_15                                 0x10058C\n\n#define mmMME4_RTR_RGLTR                                             0x100590\n\n#define mmMME4_RTR_RGLTR_WR_RESULT                                   0x100594\n\n#define mmMME4_RTR_RGLTR_RD_RESULT                                   0x100598\n\n#define mmMME4_RTR_SCRAMB_EN                                         0x100600\n\n#define mmMME4_RTR_NON_LIN_SCRAMB                                    0x100604\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}