<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/IndustryStandard/Cxl11.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_cxl11_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Cxl11.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___c_a_p_a_b_i_l_i_t_y.html">CXL_DVSEC_FLEX_BUS_DEVICE_CAPABILITY</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___c_o_n_t_r_o_l.html">CXL_DVSEC_FLEX_BUS_DEVICE_CONTROL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___s_t_a_t_u_s.html">CXL_DVSEC_FLEX_BUS_DEVICE_STATUS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___c_o_n_t_r_o_l2.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE_CONTROL2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___s_t_a_t_u_s2.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE_STATUS2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___l_o_c_k.html">CXL_DVSEC_FLEX_BUS_DEVICE_LOCK</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e1___s_i_z_e___h_i_g_h.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE1_SIZE_HIGH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e1___s_i_z_e___l_o_w.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE1_SIZE_LOW</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e1___b_a_s_e___h_i_g_h.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE1_BASE_HIGH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e1___b_a_s_e___l_o_w.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE1_BASE_LOW</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e2___s_i_z_e___h_i_g_h.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE2_SIZE_HIGH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e2___s_i_z_e___l_o_w.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE2_SIZE_LOW</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e2___b_a_s_e___h_i_g_h.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE2_BASE_HIGH</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e___r_a_n_g_e2___b_a_s_e___l_o_w.html">CXL_DVSEC_FLEX_BUS_DEVICE_RANGE2_BASE_LOW</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t___c_a_p_a_b_i_l_i_t_y.html">CXL_1_1_DVSEC_FLEX_BUS_PORT_CAPABILITY</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t___c_o_n_t_r_o_l.html">CXL_1_1_DVSEC_FLEX_BUS_PORT_CONTROL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t___s_t_a_t_u_s.html">CXL_1_1_DVSEC_FLEX_BUS_PORT_STATUS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___c_a_p_a_b_i_l_i_t_y___h_e_a_d_e_r.html">CXL_CAPABILITY_HEADER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___r_a_s___c_a_p_a_b_i_l_i_t_y___h_e_a_d_e_r.html">CXL_RAS_CAPABILITY_HEADER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___s_e_c_u_r_i_t_y___c_a_p_a_b_i_l_i_t_y___h_e_a_d_e_r.html">CXL_SECURITY_CAPABILITY_HEADER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___c_a_p_a_b_i_l_i_t_y___h_e_a_d_e_r.html">CXL_LINK_CAPABILITY_HEADER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___u_n_c_o_r_r_e_c_t_a_b_l_e___e_r_r_o_r___s_t_a_t_u_s.html">CXL_1_1_UNCORRECTABLE_ERROR_STATUS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___u_n_c_o_r_r_e_c_t_a_b_l_e___e_r_r_o_r___m_a_s_k.html">CXL_1_1_UNCORRECTABLE_ERROR_MASK</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___u_n_c_o_r_r_e_c_t_a_b_l_e___e_r_r_o_r___s_e_v_e_r_i_t_y.html">CXL_1_1_UNCORRECTABLE_ERROR_SEVERITY</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___c_o_r_r_e_c_t_a_b_l_e___e_r_r_o_r___s_t_a_t_u_s.html">CXL_CORRECTABLE_ERROR_STATUS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___c_o_r_r_e_c_t_a_b_l_e___e_r_r_o_r___m_a_s_k.html">CXL_CORRECTABLE_ERROR_MASK</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___e_r_r_o_r___c_a_p_a_b_i_l_i_t_i_e_s___a_n_d___c_o_n_t_r_o_l.html">CXL_ERROR_CAPABILITIES_AND_CONTROL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l__1__1___s_e_c_u_r_i_t_y___p_o_l_i_c_y.html">CXL_1_1_SECURITY_POLICY</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_x_l__1__1___s_e_c_u_r_i_t_y___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_SECURITY_CAPABILITY_STRUCTURE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___l_a_y_e_r___c_a_p_a_b_i_l_i_t_y.html">CXL_LINK_LAYER_CAPABILITY</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___l_a_y_e_r___c_o_n_t_r_o_l___a_n_d___s_t_a_t_u_s.html">CXL_LINK_LAYER_CONTROL_AND_STATUS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___l_a_y_e_r___r_x___c_r_e_d_i_t___c_o_n_t_r_o_l.html">CXL_LINK_LAYER_RX_CREDIT_CONTROL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___l_a_y_e_r___r_x___c_r_e_d_i_t___r_e_t_u_r_n___s_t_a_t_u_s.html">CXL_LINK_LAYER_RX_CREDIT_RETURN_STATUS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___l_a_y_e_r___t_x___c_r_e_d_i_t___s_t_a_t_u_s.html">CXL_LINK_LAYER_TX_CREDIT_STATUS</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___l_a_y_e_r___a_c_k___t_i_m_e_r___c_o_n_t_r_o_l.html">CXL_LINK_LAYER_ACK_TIMER_CONTROL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___l_i_n_k___l_a_y_e_r___d_e_f_e_a_t_u_r_e.html">CXL_LINK_LAYER_DEFEATURE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___i_o___a_r_b_i_t_r_a_t_i_o_n___c_o_n_t_r_o_l.html">CXL_IO_ARBITRATION_CONTROL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___c_a_c_h_e___m_e_m_o_r_y___a_r_b_i_t_r_a_t_i_o_n___c_o_n_t_r_o_l.html">CXL_CACHE_MEMORY_ARBITRATION_CONTROL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_c_x_l___r_c_r_b___b_a_s_e.html">CXL_RCRB_BASE</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8b528de0eca517e59a08af6fd1dbe4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a8b528de0eca517e59a08af6fd1dbe4bd">INTEL_CXL_DVSEC_VENDOR_ID</a>&#160;&#160;&#160;0x8086</td></tr>
<tr class="separator:a8b528de0eca517e59a08af6fd1dbe4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16dbbd4ab586f3360da9975c703cb12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#af16dbbd4ab586f3360da9975c703cb12">CXL_DEV_DEV</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af16dbbd4ab586f3360da9975c703cb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93aaf42caf86f5bdfd0ac02935c6350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ae93aaf42caf86f5bdfd0ac02935c6350">CXL_DEV_FUNC</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ae93aaf42caf86f5bdfd0ac02935c6350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75c76446da8917623504c1502fc3ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ae75c76446da8917623504c1502fc3ba6">CXL_11_SIZE_ASSERT</a>(TypeName, ExpectedSize)</td></tr>
<tr class="separator:ae75c76446da8917623504c1502fc3ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4267a3728e70647607f86dc42e966f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ad4267a3728e70647607f86dc42e966f6">CXL_11_OFFSET_ASSERT</a>(TypeName, FieldName, ExpectedOffset)</td></tr>
<tr class="separator:ad4267a3728e70647607f86dc42e966f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd690aefd178fa1de68f02316988706f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#acd690aefd178fa1de68f02316988706f">CXL_PORT_RCRB_MEMBAR0_LOW_OFFSET</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="separator:acd690aefd178fa1de68f02316988706f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0600923091a75b919c6e02aaed46050e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a0600923091a75b919c6e02aaed46050e">CXL_PORT_RCRB_MEMBAR0_HIGH_OFFSET</a>&#160;&#160;&#160;0x014</td></tr>
<tr class="separator:a0600923091a75b919c6e02aaed46050e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace011220560bf069be614ae81757eae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ace011220560bf069be614ae81757eae9">CXL_PORT_RCRB_EXTENDED_CAPABILITY_BASE_OFFSET</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ace011220560bf069be614ae81757eae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab82c874dc09a761b2223fa99a3819209"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ab82c874dc09a761b2223fa99a3819209">CXL_11_SIZE_ASSERT</a> (<a class="el" href="union_c_x_l___r_c_r_b___b_a_s_e.html">CXL_RCRB_BASE</a>, 0x8)</td></tr>
<tr class="separator:ab82c874dc09a761b2223fa99a3819209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cbdf409fc6a027d21fffa4e8799f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a39cbdf409fc6a027d21fffa4e8799f28">FLEX_BUS_DEVICE_DVSEC_ID</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a39cbdf409fc6a027d21fffa4e8799f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b2ea2926e9f1aa0ef261151729a82e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a38b2ea2926e9f1aa0ef261151729a82e">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, <a class="el" href="_acpi62_8h.html#ac3c9cc4bc7a642b8263c7756dd8448c0">Header</a>, 0x00)</td></tr>
<tr class="separator:a38b2ea2926e9f1aa0ef261151729a82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1856147d4b3b39dec9896ff9201aa82"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ae1856147d4b3b39dec9896ff9201aa82">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DesignatedVendorSpecificHeader1, 0x04)</td></tr>
<tr class="separator:ae1856147d4b3b39dec9896ff9201aa82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11558e353f26bad2714a7cace95d0d7b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a11558e353f26bad2714a7cace95d0d7b">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DesignatedVendorSpecificHeader2, 0x08)</td></tr>
<tr class="separator:a11558e353f26bad2714a7cace95d0d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29580c5624158ae59b2a4acb679e708e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a29580c5624158ae59b2a4acb679e708e">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceCapability, 0x0A)</td></tr>
<tr class="separator:a29580c5624158ae59b2a4acb679e708e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885fadb64de059863e31e10a3de23905"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a885fadb64de059863e31e10a3de23905">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceControl, 0x0C)</td></tr>
<tr class="separator:a885fadb64de059863e31e10a3de23905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c856b496c86de5987c32a771e0eb624"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a6c856b496c86de5987c32a771e0eb624">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceStatus, 0x0E)</td></tr>
<tr class="separator:a6c856b496c86de5987c32a771e0eb624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9137ff9ba7dd241f877724fd12f1f38"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#af9137ff9ba7dd241f877724fd12f1f38">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceControl2, 0x10)</td></tr>
<tr class="separator:af9137ff9ba7dd241f877724fd12f1f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862497a56cc496043331ad6b47041bcc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a862497a56cc496043331ad6b47041bcc">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceStatus2, 0x12)</td></tr>
<tr class="separator:a862497a56cc496043331ad6b47041bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2843213e1cf9b16019a44a32b6b4749d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a2843213e1cf9b16019a44a32b6b4749d">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceLock, 0x14)</td></tr>
<tr class="separator:a2843213e1cf9b16019a44a32b6b4749d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7da063e9e011242816ac6b9c1335c08"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#af7da063e9e011242816ac6b9c1335c08">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange1SizeHigh, 0x18)</td></tr>
<tr class="separator:af7da063e9e011242816ac6b9c1335c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9274fac417675ba7b023b3d4ae2f2b64"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a9274fac417675ba7b023b3d4ae2f2b64">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange1SizeLow, 0x1C)</td></tr>
<tr class="separator:a9274fac417675ba7b023b3d4ae2f2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9444405c2a3ba6c2c43e872382cac5f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ad9444405c2a3ba6c2c43e872382cac5f">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange1BaseHigh, 0x20)</td></tr>
<tr class="separator:ad9444405c2a3ba6c2c43e872382cac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af832042e418c825883023a609432254d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#af832042e418c825883023a609432254d">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange1BaseLow, 0x24)</td></tr>
<tr class="separator:af832042e418c825883023a609432254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20fddc6ba2b33de290cb073d2e80076"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ae20fddc6ba2b33de290cb073d2e80076">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange2SizeHigh, 0x28)</td></tr>
<tr class="separator:ae20fddc6ba2b33de290cb073d2e80076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafedf6d87a27666e101e4919baa28ae6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#aafedf6d87a27666e101e4919baa28ae6">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange2SizeLow, 0x2C)</td></tr>
<tr class="separator:aafedf6d87a27666e101e4919baa28ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0d464a94e7d5e2d8a6cb4aafd1d01a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a8e0d464a94e7d5e2d8a6cb4aafd1d01a">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange2BaseHigh, 0x30)</td></tr>
<tr class="separator:a8e0d464a94e7d5e2d8a6cb4aafd1d01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d1cafe63cceac1ae83d5e7b8f2f074"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a85d1cafe63cceac1ae83d5e7b8f2f074">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, DeviceRange2BaseLow, 0x34)</td></tr>
<tr class="separator:a85d1cafe63cceac1ae83d5e7b8f2f074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d616e300207aeb5f5161a9a7235f8cf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a4d616e300207aeb5f5161a9a7235f8cf">CXL_11_SIZE_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>, 0x38)</td></tr>
<tr class="separator:a4d616e300207aeb5f5161a9a7235f8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cdcd74f2cb438103bf87a23d6ea5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ab4cdcd74f2cb438103bf87a23d6ea5d1">FLEX_BUS_PORT_DVSEC_ID</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ab4cdcd74f2cb438103bf87a23d6ea5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a48c65778b33ca1c9b54fbcca6dec11"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a7a48c65778b33ca1c9b54fbcca6dec11">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>, <a class="el" href="_acpi62_8h.html#ac3c9cc4bc7a642b8263c7756dd8448c0">Header</a>, 0x00)</td></tr>
<tr class="separator:a7a48c65778b33ca1c9b54fbcca6dec11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c30c3654c6721d968ba39a364ece98d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a9c30c3654c6721d968ba39a364ece98d">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>, DesignatedVendorSpecificHeader1, 0x04)</td></tr>
<tr class="separator:a9c30c3654c6721d968ba39a364ece98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbf2aab5dc456d307bc08e3f7f46912"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a6bbf2aab5dc456d307bc08e3f7f46912">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>, DesignatedVendorSpecificHeader2, 0x08)</td></tr>
<tr class="separator:a6bbf2aab5dc456d307bc08e3f7f46912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cb5be11fa35f322a948773f084ba94"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a91cb5be11fa35f322a948773f084ba94">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>, PortCapability, 0x0A)</td></tr>
<tr class="separator:a91cb5be11fa35f322a948773f084ba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37ac37385a3434b0ec6ca1611737662"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ad37ac37385a3434b0ec6ca1611737662">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>, PortControl, 0x0C)</td></tr>
<tr class="separator:ad37ac37385a3434b0ec6ca1611737662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601374d6c0b0f022d8ed5db9cf2c57b4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a601374d6c0b0f022d8ed5db9cf2c57b4">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>, PortStatus, 0x0E)</td></tr>
<tr class="separator:a601374d6c0b0f022d8ed5db9cf2c57b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3d768a93314d027fdb0ee0edf58d6c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a5e3d768a93314d027fdb0ee0edf58d6c">CXL_11_SIZE_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>, 0x10)</td></tr>
<tr class="separator:a5e3d768a93314d027fdb0ee0edf58d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80295e27dc4f7d19fe6315f6313de963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a80295e27dc4f7d19fe6315f6313de963">CXL_CAPABILITY_HEADER_OFFSET</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a80295e27dc4f7d19fe6315f6313de963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c38a1c150e6a0482005986f9a2891f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a41c38a1c150e6a0482005986f9a2891f">CXL_RAS_CAPABILITY_HEADER_OFFSET</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a41c38a1c150e6a0482005986f9a2891f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade946046da221da4334648f68478e15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ade946046da221da4334648f68478e15e">CXL_SECURITY_CAPABILITY_HEADER_OFFSET</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ade946046da221da4334648f68478e15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b96d1d3be0ce5cb2d884c8f731ddef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a0b96d1d3be0ce5cb2d884c8f731ddef1">CXL_LINK_CAPABILITY_HEADER_OFFSET</a>&#160;&#160;&#160;0xC</td></tr>
<tr class="separator:a0b96d1d3be0ce5cb2d884c8f731ddef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6464f73441808c8339c9d182f36ef09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a6464f73441808c8339c9d182f36ef09e">CXL_IO_ARBITRATION_CONTROL_OFFSET</a>&#160;&#160;&#160;0x180</td></tr>
<tr class="separator:a6464f73441808c8339c9d182f36ef09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16259729781b0fceceb7af29644d3235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a16259729781b0fceceb7af29644d3235">CXL_CACHE_MEMORY_ARBITRATION_CONTROL_OFFSET</a>&#160;&#160;&#160;0x1C0</td></tr>
<tr class="separator:a16259729781b0fceceb7af29644d3235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af850c7b686f21d9e4f9b2d7c706eef15"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#af850c7b686f21d9e4f9b2d7c706eef15">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, UncorrectableErrorStatus, 0x00)</td></tr>
<tr class="separator:af850c7b686f21d9e4f9b2d7c706eef15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9397f40a0d0873135c56856f920ed6e0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a9397f40a0d0873135c56856f920ed6e0">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, UncorrectableErrorMask, 0x04)</td></tr>
<tr class="separator:a9397f40a0d0873135c56856f920ed6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4edcdc86c4d1e53f332ed5ba8cd2dbf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ab4edcdc86c4d1e53f332ed5ba8cd2dbf">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, UncorrectableErrorSeverity, 0x08)</td></tr>
<tr class="separator:ab4edcdc86c4d1e53f332ed5ba8cd2dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb18c30f1418dd1341f64ed151993de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a4bb18c30f1418dd1341f64ed151993de">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, CorrectableErrorStatus, 0x0C)</td></tr>
<tr class="separator:a4bb18c30f1418dd1341f64ed151993de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42c882eedc126ab5c24bb33ac8d0808"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#af42c882eedc126ab5c24bb33ac8d0808">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, CorrectableErrorMask, 0x10)</td></tr>
<tr class="separator:af42c882eedc126ab5c24bb33ac8d0808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4035760315b3ef1d0d749200b0d6cc91"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a4035760315b3ef1d0d749200b0d6cc91">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, ErrorCapabilitiesAndControl, 0x14)</td></tr>
<tr class="separator:a4035760315b3ef1d0d749200b0d6cc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c7a7def4ba3a578010acfc37c56fc7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a54c7a7def4ba3a578010acfc37c56fc7">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, HeaderLog, 0x18)</td></tr>
<tr class="separator:a54c7a7def4ba3a578010acfc37c56fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664d67e012f8553beb72714f2cacf92d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a664d67e012f8553beb72714f2cacf92d">CXL_11_SIZE_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>, 0x58)</td></tr>
<tr class="separator:a664d67e012f8553beb72714f2cacf92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9f06b7b10a5fd073a24290fdb316dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#aab9f06b7b10a5fd073a24290fdb316dd">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___s_e_c_u_r_i_t_y___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_SECURITY_CAPABILITY_STRUCTURE</a>, SecurityPolicy, 0x0)</td></tr>
<tr class="separator:aab9f06b7b10a5fd073a24290fdb316dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba087a5edfcf9ffc37f087544286fb2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#acba087a5edfcf9ffc37f087544286fb2">CXL_11_SIZE_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___s_e_c_u_r_i_t_y___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_SECURITY_CAPABILITY_STRUCTURE</a>, 0x4)</td></tr>
<tr class="separator:acba087a5edfcf9ffc37f087544286fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24f01ecb8aef71623e64816bb4492a9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#af24f01ecb8aef71623e64816bb4492a9">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, LinkLayerCapability, 0x00)</td></tr>
<tr class="separator:af24f01ecb8aef71623e64816bb4492a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc44f6187195cd46ffdd0fb6f25aed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#abdc44f6187195cd46ffdd0fb6f25aed9">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, LinkLayerControlStatus, 0x08)</td></tr>
<tr class="separator:abdc44f6187195cd46ffdd0fb6f25aed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d099a66327aaff619c7a922dfefff6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#ad0d099a66327aaff619c7a922dfefff6">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, LinkLayerRxCreditControl, 0x10)</td></tr>
<tr class="separator:ad0d099a66327aaff619c7a922dfefff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e1291c15d8376fe6c2b1c135995ff9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a74e1291c15d8376fe6c2b1c135995ff9">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, LinkLayerRxCreditReturnStatus, 0x18)</td></tr>
<tr class="separator:a74e1291c15d8376fe6c2b1c135995ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe52ebd8213ebd17b77ea5a30ce3999"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#afbe52ebd8213ebd17b77ea5a30ce3999">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, LinkLayerTxCreditStatus, 0x20)</td></tr>
<tr class="separator:afbe52ebd8213ebd17b77ea5a30ce3999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d96de6424d597656f91c1a729dc910b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a5d96de6424d597656f91c1a729dc910b">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, LinkLayerAckTimerControl, 0x28)</td></tr>
<tr class="separator:a5d96de6424d597656f91c1a729dc910b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719a6899508ccbf8109bcd881e1fd917"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a719a6899508ccbf8109bcd881e1fd917">CXL_11_OFFSET_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, LinkLayerDefeature, 0x30)</td></tr>
<tr class="separator:a719a6899508ccbf8109bcd881e1fd917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9898eac9ddd1d6c26c8650d9379c54a0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a9898eac9ddd1d6c26c8650d9379c54a0">CXL_11_SIZE_ASSERT</a> (<a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>, 0x38)</td></tr>
<tr class="separator:a9898eac9ddd1d6c26c8650d9379c54a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76477dcd74442c91de538afc43a86e50"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a76477dcd74442c91de538afc43a86e50">CXL_11_SIZE_ASSERT</a> (<a class="el" href="union_c_x_l___i_o___a_r_b_i_t_r_a_t_i_o_n___c_o_n_t_r_o_l.html">CXL_IO_ARBITRATION_CONTROL</a>, 0x4)</td></tr>
<tr class="separator:a76477dcd74442c91de538afc43a86e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bc8a9b26d59914fdfcd32e298a89a2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_cxl11_8h.html#a23bc8a9b26d59914fdfcd32e298a89a2">CXL_11_SIZE_ASSERT</a> (<a class="el" href="union_c_x_l___c_a_c_h_e___m_e_m_o_r_y___a_r_b_i_t_r_a_t_i_o_n___c_o_n_t_r_o_l.html">CXL_CACHE_MEMORY_ARBITRATION_CONTROL</a>, 0x4)</td></tr>
<tr class="separator:a23bc8a9b26d59914fdfcd32e298a89a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CXL 1.1 Register definitions</p>
<p>This file contains the register definitions based on the Compute Express Link (CXL) Specification Revision 1.1.</p>
<p>Copyright (c) 2020, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad4267a3728e70647607f86dc42e966f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_11_OFFSET_ASSERT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TypeName, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">FieldName, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ExpectedOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="_base_8h.html#afc23babab19b9300d8b522233e9cb462">STATIC_ASSERT</a> (                                                  \</div>
<div class="line">    <a class="code" href="_base_8h.html#acd839018085c6f6e21bb86d9e331f1ab">OFFSET_OF</a> (TypeName, FieldName) == ExpectedOffset,             \</div>
<div class="line">    <span class="stringliteral">&quot;Offset of &quot;</span> #TypeName <span class="stringliteral">&quot;.&quot;</span> #FieldName                          \</div>
<div class="line">    <span class="stringliteral">&quot; does not meet CXL 1.1 Specification requirements.&quot;</span>           \</div>
<div class="line">    )</div>
<div class="ttc" id="_base_8h_html_afc23babab19b9300d8b522233e9cb462"><div class="ttname"><a href="_base_8h.html#afc23babab19b9300d8b522233e9cb462">STATIC_ASSERT</a></div><div class="ttdeci">#define STATIC_ASSERT(Expression, Message)</div><div class="ttdef"><b>Definition:</b> Base.h:801</div></div>
<div class="ttc" id="_base_8h_html_acd839018085c6f6e21bb86d9e331f1ab"><div class="ttname"><a href="_base_8h.html#acd839018085c6f6e21bb86d9e331f1ab">OFFSET_OF</a></div><div class="ttdeci">#define OFFSET_OF(TYPE, Field)</div><div class="ttdef"><b>Definition:</b> Base.h:789</div></div>
</div><!-- fragment --><p>Macro used to verify the offset of a field in a data type at compile time and trigger a <a class="el" href="_base_8h.html#afc23babab19b9300d8b522233e9cb462">STATIC_ASSERT()</a> with an error message if the offset of the field in the data type does not match the expected offset.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TypeName</td><td>Type name of data type to verify. </td></tr>
    <tr><td class="paramname">FieldName</td><td>Field name in the data type specified by TypeName to verify. </td></tr>
    <tr><td class="paramname">ExpectedOffset</td><td>The expected offset, in bytes, of the field specified by TypeName and FieldName. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ae75c76446da8917623504c1502fc3ba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_11_SIZE_ASSERT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TypeName, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ExpectedSize&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="_base_8h.html#afc23babab19b9300d8b522233e9cb462">STATIC_ASSERT</a> (                                         \</div>
<div class="line">    <span class="keyword">sizeof</span> (TypeName) == ExpectedSize,                    \</div>
<div class="line">    <span class="stringliteral">&quot;Size of &quot;</span> #TypeName                                  \</div>
<div class="line">    <span class="stringliteral">&quot; does not meet CXL 1.1 Specification requirements.&quot;</span>  \</div>
<div class="line">    )</div>
<div class="ttc" id="_base_8h_html_afc23babab19b9300d8b522233e9cb462"><div class="ttname"><a href="_base_8h.html#afc23babab19b9300d8b522233e9cb462">STATIC_ASSERT</a></div><div class="ttdeci">#define STATIC_ASSERT(Expression, Message)</div><div class="ttdef"><b>Definition:</b> Base.h:801</div></div>
</div><!-- fragment --><p>Macro used to verify the size of a data type at compile time and trigger a <a class="el" href="_base_8h.html#afc23babab19b9300d8b522233e9cb462">STATIC_ASSERT()</a> with an error message if the size of the data type does not match the expected size.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TypeName</td><td>Type name of data type to verify. </td></tr>
    <tr><td class="paramname">ExpectedSize</td><td>The expected size, in bytes, of the data type specified by TypeName. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a16259729781b0fceceb7af29644d3235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_CACHE_MEMORY_ARBITRATION_CONTROL_OFFSET&#160;&#160;&#160;0x1C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a80295e27dc4f7d19fe6315f6313de963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_CAPABILITY_HEADER_OFFSET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="af16dbbd4ab586f3360da9975c703cb12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_DEV_DEV&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae93aaf42caf86f5bdfd0ac02935c6350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_DEV_FUNC&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6464f73441808c8339c9d182f36ef09e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_IO_ARBITRATION_CONTROL_OFFSET&#160;&#160;&#160;0x180</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a0b96d1d3be0ce5cb2d884c8f731ddef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_LINK_CAPABILITY_HEADER_OFFSET&#160;&#160;&#160;0xC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="ace011220560bf069be614ae81757eae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_PORT_RCRB_EXTENDED_CAPABILITY_BASE_OFFSET&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0600923091a75b919c6e02aaed46050e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_PORT_RCRB_MEMBAR0_HIGH_OFFSET&#160;&#160;&#160;0x014</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd690aefd178fa1de68f02316988706f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_PORT_RCRB_MEMBAR0_LOW_OFFSET&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41c38a1c150e6a0482005986f9a2891f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_RAS_CAPABILITY_HEADER_OFFSET&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="ade946046da221da4334648f68478e15e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CXL_SECURITY_CAPABILITY_HEADER_OFFSET&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a39cbdf409fc6a027d21fffa4e8799f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEX_BUS_DEVICE_DVSEC_ID&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4cdcd74f2cb438103bf87a23d6ea5d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLEX_BUS_PORT_DVSEC_ID&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b528de0eca517e59a08af6fd1dbe4bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTEL_CXL_DVSEC_VENDOR_ID&#160;&#160;&#160;0x8086</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a38b2ea2926e9f1aa0ef261151729a82e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_acpi62_8h.html#ac3c9cc4bc7a642b8263c7756dd8448c0">Header</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x00&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1856147d4b3b39dec9896ff9201aa82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DesignatedVendorSpecificHeader1&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x04&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11558e353f26bad2714a7cace95d0d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DesignatedVendorSpecificHeader2&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x08&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29580c5624158ae59b2a4acb679e708e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceCapability&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0A&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a885fadb64de059863e31e10a3de23905"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceControl&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0C&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c856b496c86de5987c32a771e0eb624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceStatus&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0E&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9137ff9ba7dd241f877724fd12f1f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceControl2&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x10&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a862497a56cc496043331ad6b47041bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceStatus2&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x12&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2843213e1cf9b16019a44a32b6b4749d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceLock&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x14&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7da063e9e011242816ac6b9c1335c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange1SizeHigh&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x18&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9274fac417675ba7b023b3d4ae2f2b64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange1SizeLow&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x1C&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9444405c2a3ba6c2c43e872382cac5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange1BaseHigh&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x20&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af832042e418c825883023a609432254d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange1BaseLow&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x24&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae20fddc6ba2b33de290cb073d2e80076"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange2SizeHigh&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x28&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafedf6d87a27666e101e4919baa28ae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange2SizeLow&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x2C&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e0d464a94e7d5e2d8a6cb4aafd1d01a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange2BaseHigh&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x30&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85d1cafe63cceac1ae83d5e7b8f2f074"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DeviceRange2BaseLow&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x34&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a48c65778b33ca1c9b54fbcca6dec11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_acpi62_8h.html#ac3c9cc4bc7a642b8263c7756dd8448c0">Header</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x00&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c30c3654c6721d968ba39a364ece98d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DesignatedVendorSpecificHeader1&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x04&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bbf2aab5dc456d307bc08e3f7f46912"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DesignatedVendorSpecificHeader2&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x08&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91cb5be11fa35f322a948773f084ba94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PortCapability&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0A&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad37ac37385a3434b0ec6ca1611737662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PortControl&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0C&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a601374d6c0b0f022d8ed5db9cf2c57b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PortStatus&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0E&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af850c7b686f21d9e4f9b2d7c706eef15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UncorrectableErrorStatus&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x00&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a9397f40a0d0873135c56856f920ed6e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UncorrectableErrorMask&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x04&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="ab4edcdc86c4d1e53f332ed5ba8cd2dbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UncorrectableErrorSeverity&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x08&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a4bb18c30f1418dd1341f64ed151993de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CorrectableErrorStatus&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0C&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="af42c882eedc126ab5c24bb33ac8d0808"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CorrectableErrorMask&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x10&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a4035760315b3ef1d0d749200b0d6cc91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ErrorCapabilitiesAndControl&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x14&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a54c7a7def4ba3a578010acfc37c56fc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">HeaderLog&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x18&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="aab9f06b7b10a5fd073a24290fdb316dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___s_e_c_u_r_i_t_y___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_SECURITY_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SecurityPolicy&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="af24f01ecb8aef71623e64816bb4492a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LinkLayerCapability&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x00&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="abdc44f6187195cd46ffdd0fb6f25aed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LinkLayerControlStatus&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x08&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="ad0d099a66327aaff619c7a922dfefff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LinkLayerRxCreditControl&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x10&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a74e1291c15d8376fe6c2b1c135995ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LinkLayerRxCreditReturnStatus&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x18&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="afbe52ebd8213ebd17b77ea5a30ce3999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LinkLayerTxCreditStatus&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x20&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a5d96de6424d597656f91c1a729dc910b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LinkLayerAckTimerControl&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x28&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a719a6899508ccbf8109bcd881e1fd917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_OFFSET_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">LinkLayerDefeature&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x30&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a4d616e300207aeb5f5161a9a7235f8cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___d_e_v_i_c_e.html">CXL_1_1_DVSEC_FLEX_BUS_DEVICE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x38&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e3d768a93314d027fdb0ee0edf58d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___d_v_s_e_c___f_l_e_x___b_u_s___p_o_r_t.html">CXL_1_1_DVSEC_FLEX_BUS_PORT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x10&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a664d67e012f8553beb72714f2cacf92d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___r_a_s___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_RAS_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x58&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="acba087a5edfcf9ffc37f087544286fb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___s_e_c_u_r_i_t_y___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_SECURITY_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x4&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a9898eac9ddd1d6c26c8650d9379c54a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_c_x_l__1__1___l_i_n_k___c_a_p_a_b_i_l_i_t_y___s_t_r_u_c_t_u_r_e.html">CXL_1_1_LINK_CAPABILITY_STRUCTURE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x38&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a76477dcd74442c91de538afc43a86e50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="union_c_x_l___i_o___a_r_b_i_t_r_a_t_i_o_n___c_o_n_t_r_o_l.html">CXL_IO_ARBITRATION_CONTROL</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x4&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="a23bc8a9b26d59914fdfcd32e298a89a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="union_c_x_l___c_a_c_h_e___m_e_m_o_r_y___a_r_b_i_t_r_a_t_i_o_n___c_o_n_t_r_o_l.html">CXL_CACHE_MEMORY_ARBITRATION_CONTROL</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x4&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CXL 1.1 Upstream and Downstream Port Subsystem Component registers The CXL.Cache and CXL.Memory Architectural register definitions Based on chapter 7.2.2 of Compute Express Link Specification Revision: 1.1 </p>

</div>
</div>
<a class="anchor" id="ab82c874dc09a761b2223fa99a3819209"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CXL_11_SIZE_ASSERT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="union_c_x_l___r_c_r_b___b_a_s_e.html">CXL_RCRB_BASE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x8&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_7da7d0cc3d4a2115d4623f7d13317bde.html">IndustryStandard</a></li><li class="navelem"><a class="el" href="_cxl11_8h.html">Cxl11.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:48 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
