{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669513546614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669513546614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 22:45:46 2022 " "Processing started: Sat Nov 26 22:45:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669513546614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513546614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoRotacao -c ProjetoRotacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoRotacao -c ProjetoRotacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513546614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669513547231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669513547231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxThroughput-rtl " "Found design unit 1: maxThroughput-rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556455 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxThroughput " "Found entity 1: maxThroughput" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl " "Found design unit 1: neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl" {  } { { "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556456 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_test_setup_bootloader " "Found entity 1: neorv32_test_setup_bootloader" {  } { { "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556458 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 505 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556460 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556460 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556461 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556462 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556463 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556465 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 307 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556466 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 612 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556466 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556466 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556466 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556469 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556470 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556472 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556473 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package " "Found design unit 1: neorv32_package" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556479 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 2240 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556479 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image " "Found design unit 3: neorv32_bootloader_image" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 2547 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556479 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image " "Found design unit 4: neorv32_application_image" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 2564 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556480 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556482 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556483 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556485 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 398 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556485 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556485 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556486 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556486 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556487 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556489 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556491 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556492 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556493 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556494 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556495 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556500 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1581 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556500 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556500 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556500 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556501 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556503 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556509 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_bus-neorv32_cpu_bus_rtl " "Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556511 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_bus " "Found entity 1: neorv32_cpu_bus" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556512 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556513 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556514 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_busswitch-neorv32_busswitch_rtl " "Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556515 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_busswitch " "Found entity 1: neorv32_busswitch" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_keeper-neorv32_bus_keeper_rtl " "Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556516 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_keeper " "Found entity 1: neorv32_bus_keeper" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556518 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513556519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556519 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "RESIZE 1 SIGNED UNSIGNED SIGNED neorv32_cfs.vhd(213) " "VHDL type inferencing warning at neorv32_cfs.vhd(213): two visible identifiers match \"RESIZE\" because the actual at position 1 has an ambiguous type - it could be \"SIGNED\" or \"UNSIGNED\", assuming \"SIGNED\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 213 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neorv32_test_setup_bootloader " "Elaborating entity \"neorv32_test_setup_bootloader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669513556800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "neorv32_top_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstn_ext neorv32_top.vhd(258) " "Verilog HDL or VHDL warning at neorv32_top.vhd(258): object \"rstn_ext\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669513556825 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_s neorv32_top.vhd(286) " "Verilog HDL or VHDL warning at neorv32_top.vhd(286): object \"cpu_s\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669513556825 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi neorv32_top.vhd(339) " "Verilog HDL or VHDL warning at neorv32_top.vhd(339): object \"dmi\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669513556825 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_enable neorv32_top.vhd(392) " "Verilog HDL or VHDL warning at neorv32_top.vhd(392): object \"xip_enable\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669513556826 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_page neorv32_top.vhd(393) " "Verilog HDL or VHDL warning at neorv32_top.vhd(393): object \"xip_page\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669513556826 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Peripherals = GPIO MTIME UART0 CFS \" neorv32_top.vhd(399) " "VHDL Assertion Statement at neorv32_top.vhd(399): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Peripherals = GPIO MTIME UART0 CFS \" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 399 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556826 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" neorv32_top.vhd(424) " "VHDL Assertion Statement at neorv32_top.vhd(424): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 424 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556826 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_cpu_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556888 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: ISA (MARCH) = RV32IMC_Zicsr_Zicntr\" neorv32_cpu.vhd(148) " "VHDL Assertion Statement at neorv32_cpu.vhd(148): assertion is false - report \"NEORV32 CPU CONFIG NOTE: ISA (MARCH) = RV32IMC_Zicsr_Zicntr\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 148 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556891 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"The NEORV32 RISC-V Processor - https://github.com/stnolting/neorv32\" neorv32_cpu.vhd(170) " "VHDL Assertion Statement at neorv32_cpu.vhd(170): assertion is false - report \"The NEORV32 RISC-V Processor - https://github.com/stnolting/neorv32\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 170 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556891 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU NOTE: Assuming this is real hardware.\" neorv32_cpu.vhd(174) " "VHDL Assertion Statement at neorv32_cpu.vhd(174): assertion is false - report \"NEORV32 CPU NOTE: Assuming this is real hardware.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 174 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556891 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" neorv32_cpu.vhd(178) " "VHDL Assertion Statement at neorv32_cpu.vhd(178): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 178 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556891 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556892 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(248) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(248): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 248 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(250) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(250): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 250 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(251) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(251): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 251 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(253) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(253): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 253 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(254) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(254): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 254 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(255) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(255): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 255 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(285) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(285): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 285 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(364) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(364): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 364 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2492) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2492): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2492 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_control.vhd(1157) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1157): conditional expression evaluates to a constant" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1157 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trap_ctrl neorv32_cpu_control.vhd(1456) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1456): inferring latch(es) for signal or variable \"trap_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csr neorv32_cpu_control.vhd(1725) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1725): inferring latch(es) for signal or variable \"csr\", which holds its previous value in one or more paths through the process" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2071) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2071): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2071 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2455) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2455): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2455 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_cpu_control.vhd(2524) " "VHDL warning at neorv32_cpu_control.vhd(2524): ignored assignment of value to null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2524 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.frm\[0\] neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.frm\[0\]\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.frm\[1\] neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.frm\[1\]\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.frm\[2\] neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.frm\[2\]\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.privilege neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.privilege\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556906 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mcounteren_ir neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mcounteren_ir\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mcounteren_tm neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mcounteren_tm\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mcounteren_cy neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mcounteren_cy\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mstatus_tw neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mstatus_tw\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mstatus_mprv neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mstatus_mprv\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mstatus_mpp neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mstatus_mpp\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[19\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.irq_buf\[19\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[20\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.irq_buf\[20\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[10\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.exc_buf\[10\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[11\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.exc_buf\[11\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513556907 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_bus neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst " "Elaborating entity \"neorv32_cpu_bus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_bus_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556926 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(113) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(113): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 113 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(114) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(114): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(115) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(115): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 115 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(116) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(116): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 116 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(117) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(117): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 117 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(118) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(118): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 118 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(119) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(119): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 119 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(120) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(120): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 120 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556928 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(121) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(121): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 121 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556929 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(286) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(286): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 286 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556929 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(304) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(304): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 304 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556929 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(324) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(324): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 324 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556929 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(352) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(352): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 352 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513556929 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_busswitch neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst " "Elaborating entity \"neorv32_busswitch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_busswitch_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_keeper neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst " "Elaborating entity \"neorv32_bus_keeper\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_bus_keeper_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556937 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" neorv32_imem.default.vhd(89) " "VHDL Assertion Statement at neorv32_imem.default.vhd(89): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" 89 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556939 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" neorv32_imem.default.vhd(93) " "VHDL Assertion Statement at neorv32_imem.default.vhd(93): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" 93 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513556939 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513556940 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" neorv32_dmem.default.vhd(72) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(72): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" 72 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513557548 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 389120 bytes).\" neorv32_dmem.default.vhd(73) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(73): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 389120 bytes).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" 73 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513557548 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557559 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" neorv32_boot_rom.vhd(81) " "VHDL Assertion Statement at neorv32_boot_rom.vhd(81): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" 81 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669513557564 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cfs neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst " "Elaborating entity \"neorv32_cfs\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_cfs_inst_true:neorv32_cfs_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "calculed neorv32_cfs.vhd(116) " "Verilog HDL or VHDL warning at neorv32_cfs.vhd(116): object \"calculed\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669513557567 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxThroughput neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance " "Elaborating entity \"maxThroughput\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "maxThroughputInstance" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557578 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(130) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(130): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 130 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513557578 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "rx_engine_fifo_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557579 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(130) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(130): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 130 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669513557580 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_sysinfo_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513557581 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669513604264 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669513604264 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669513604265 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669513604265 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669513604265 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669513604265 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669513604265 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1669513611484 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 97280 " "Parameter NUMWORDS_A set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 97280 " "Parameter NUMWORDS_B set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 97280 " "Parameter NUMWORDS_A set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 97280 " "Parameter NUMWORDS_B set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 97280 " "Parameter NUMWORDS_A set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 97280 " "Parameter NUMWORDS_B set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 97280 " "Parameter NUMWORDS_A set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 97280 " "Parameter NUMWORDS_B set to 97280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513669861 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669513669861 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "38 " "Inferred 38 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div0\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div0" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div1" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div20\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div20" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div19\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div19" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult1" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div2" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult2" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div3\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div3" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult9\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult9" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div13\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div13" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult10\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult10" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div14\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div14" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult11\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult11" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div16\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div16" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult12\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult12" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div17\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div17" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div18\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div18" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult16\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult16" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult15\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult15" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult14\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult14" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult13\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult13" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div6\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div6" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult4\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult4" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div7\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div7" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult5\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult5" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div8\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div8" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult6\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult6" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div9\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div9" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult7\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult7" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult8\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult8" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div10\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div10" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div11\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div11" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div15\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div15" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult3\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult3" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div4\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div4" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div5\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div5" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div12\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div12" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513669888 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669513669888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513669973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513669974 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513669974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icu1 " "Found entity 1: altsyncram_icu1" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 97280 " "Parameter \"NUMWORDS_A\" = \"97280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 97280 " "Parameter \"NUMWORDS_B\" = \"97280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670115 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513670115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q3e1 " "Found entity 1: altsyncram_q3e1" {  } { { "db/altsyncram_q3e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_q3e1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7ua " "Found entity 1: decode_7ua" {  } { { "db/decode_7ua.tdf" "" { Text "/home/matheus/projeto/db/decode_7ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "/home/matheus/projeto/db/mux_nob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513670313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60e1 " "Found entity 1: altsyncram_60e1" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670404 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513670404 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670418 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "/home/matheus/projeto/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "/home/matheus/projeto/db/add_sub_h9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "/home/matheus/projeto/db/add_sub_fkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670573 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513670573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t0p " "Found entity 1: lpm_divide_t0p" {  } { { "db/lpm_divide_t0p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_t0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6v9 " "Found entity 1: lpm_abs_6v9" {  } { { "db/lpm_abs_6v9.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_6v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670745 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513670745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513670844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513670844 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513670844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d2p " "Found entity 1: lpm_divide_d2p" {  } { { "db/lpm_divide_d2p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_d2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_8dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ef " "Found entity 1: alt_u_div_8ef" {  } { { "db/alt_u_div_8ef.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_8ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513670967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513670967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_94a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_94a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_94a " "Found entity 1: lpm_abs_94a" {  } { { "db/lpm_abs_94a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_94a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_j4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_j4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_j4a " "Found entity 1: lpm_abs_j4a" {  } { { "db/lpm_abs_j4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_j4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671103 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/matheus/projeto/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671150 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62p " "Found entity 1: lpm_divide_62p" {  } { { "db/lpm_divide_62p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_62p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qdf " "Found entity 1: alt_u_div_qdf" {  } { { "db/alt_u_div_qdf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_qdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_c4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_c4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_c4a " "Found entity 1: lpm_abs_c4a" {  } { { "db/lpm_abs_c4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_c4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671266 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_96t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96t " "Found entity 1: mult_96t" {  } { { "db/mult_96t.tdf" "" { Text "/home/matheus/projeto/db/mult_96t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671308 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 48 " "Parameter \"LPM_WIDTHA\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671349 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d6t " "Found entity 1: mult_d6t" {  } { { "db/mult_d6t.tdf" "" { Text "/home/matheus/projeto/db/mult_d6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671397 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2p " "Found entity 1: lpm_divide_b2p" {  } { { "db/lpm_divide_b2p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_b2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_6dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_6dg " "Found entity 1: abs_divider_6dg" {  } { { "db/abs_divider_6dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_6dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5ef " "Found entity 1: alt_u_div_5ef" {  } { { "db/alt_u_div_5ef.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h4a " "Found entity 1: lpm_abs_h4a" {  } { { "db/lpm_abs_h4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_h4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671629 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2p " "Found entity 1: lpm_divide_e2p" {  } { { "db/lpm_divide_e2p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_e2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_9dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_9dg " "Found entity 1: abs_divider_9dg" {  } { { "db/abs_divider_9dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_9dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aef " "Found entity 1: alt_u_div_aef" {  } { { "db/alt_u_div_aef.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_aef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_d4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_d4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_d4a " "Found entity 1: lpm_abs_d4a" {  } { { "db/lpm_abs_d4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_d4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671832 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/matheus/projeto/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671884 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82p " "Found entity 1: lpm_divide_82p" {  } { { "db/lpm_divide_82p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_82p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_3dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vdf " "Found entity 1: alt_u_div_vdf" {  } { { "db/alt_u_div_vdf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_vdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_e4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_e4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_e4a " "Found entity 1: lpm_abs_e4a" {  } { { "db/lpm_abs_e4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_e4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513671953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513671953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513671998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513671998 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513671998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513672045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672046 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513672046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513672068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672068 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513672068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_11p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_11p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_11p " "Found entity 1: lpm_divide_11p" {  } { { "db/lpm_divide_11p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_11p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_sbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_sbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_sbg " "Found entity 1: abs_divider_sbg" {  } { { "db/abs_divider_sbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_sbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gbf " "Found entity 1: alt_u_div_gbf" {  } { { "db/alt_u_div_gbf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_gbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_v2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_v2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_v2a " "Found entity 1: lpm_abs_v2a" {  } { { "db/lpm_abs_v2a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_v2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513672280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672280 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513672280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v0p " "Found entity 1: lpm_divide_v0p" {  } { { "db/lpm_divide_v0p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_v0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_qbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_qbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_qbg " "Found entity 1: abs_divider_qbg" {  } { { "db/abs_divider_qbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_qbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cbf " "Found entity 1: alt_u_div_cbf" {  } { { "db/alt_u_div_cbf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_cbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_t2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_t2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_t2a " "Found entity 1: lpm_abs_t2a" {  } { { "db/lpm_abs_t2a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_t2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513672460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513672460 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513672460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_01p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_01p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_01p " "Found entity 1: lpm_divide_01p" {  } { { "db/lpm_divide_01p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_01p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_rbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_rbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_rbg " "Found entity 1: abs_divider_rbg" {  } { { "db/abs_divider_rbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_rbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_dbf " "Found entity 1: alt_u_div_dbf" {  } { { "db/alt_u_div_dbf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_dbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r2a " "Found entity 1: lpm_abs_r2a" {  } { { "db/lpm_abs_r2a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_r2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513672577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513672577 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669513695867 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2885 " "Ignored 2885 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "1001 " "Ignored 1001 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1669513697162 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1884 " "Ignored 1884 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1669513697162 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1669513697162 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 150 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 663 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 219 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" 107 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 336 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669513699082 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669513699083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669513766825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669513900344 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[2\]~10 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[2\]~10\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_11_result_int\[2\]~10" { Text "/home/matheus/projeto/db/alt_u_div_cbf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[1\]~12 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[1\]~12\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_11_result_int\[1\]~12" { Text "/home/matheus/projeto/db/alt_u_div_cbf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[3\]~18 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[3\]~18\"" {  } { { "db/alt_u_div_5ef.tdf" "add_sub_16_result_int\[3\]~18" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[2\]~20 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[2\]~20\"" {  } { { "db/alt_u_div_5ef.tdf" "add_sub_16_result_int\[2\]~20" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[1\]~22 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[1\]~22\"" {  } { { "db/alt_u_div_5ef.tdf" "add_sub_16_result_int\[1\]~22" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[2\]~14 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[2\]~14\"" {  } { { "db/alt_u_div_gbf.tdf" "add_sub_13_result_int\[2\]~14" { Text "/home/matheus/projeto/db/alt_u_div_gbf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[1\]~16 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[1\]~16\"" {  } { { "db/alt_u_div_gbf.tdf" "add_sub_13_result_int\[1\]~16" { Text "/home/matheus/projeto/db/alt_u_div_gbf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\|lpm_divide_e2p:auto_generated\|abs_divider_9dg:divider\|alt_u_div_aef:divider\|add_sub_19_result_int\[1\]~24 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\|lpm_divide_e2p:auto_generated\|abs_divider_9dg:divider\|alt_u_div_aef:divider\|add_sub_19_result_int\[1\]~24\"" {  } { { "db/alt_u_div_aef.tdf" "add_sub_19_result_int\[1\]~24" { Text "/home/matheus/projeto/db/alt_u_div_aef.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513900951 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669513900951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669513909796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513909796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153078 " "Implemented 153078 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669513919003 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669513919003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152556 " "Implemented 152556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669513919003 ""} { "Info" "ICUT_CUT_TM_RAMS" "440 " "Implemented 440 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669513919003 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669513919003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669513919003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1223 " "Peak virtual memory: 1223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669513919219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 22:51:59 2022 " "Processing ended: Sat Nov 26 22:51:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669513919219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:13 " "Elapsed time: 00:06:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669513919219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:27 " "Total CPU time (on all processors): 00:06:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669513919219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513919219 ""}
