

================================================================
== Vivado HLS Report for 'output_result_11'
================================================================
* Date:           Sun Apr 28 15:54:17 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|       ?|    no    |
        | + Loop 1.1          |    ?|    ?|         1|          -|          -|       ?|    no    |
        | + Loop 1.2          |    ?|    ?|         ?|          -|          -| 2 ~ 32 |    no    |
        |  ++ Loop 1.2.1      |    ?|    ?|         ?|          -|          -|  1 ~ 8 |    no    |
        |   +++ Loop 1.2.1.1  |    ?|    ?|         2|          1|          1|       ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp)
	4  / (tmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_649_i_i_i)
	2  / (!tmp_649_i_i_i & tmp_252)
6 --> 
	7  / (tmp_650_i_i_i)
	5  / (!tmp_650_i_i_i)
7 --> 
	8  / true
8 --> 
	10  / (!tmp_652_i_i_i)
	9  / (tmp_652_i_i_i)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str25, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str25, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_fifo.i31P(i31* %outputs_offset)"   --->   Operation 26 'read' 'outputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str25, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%outputs_offset_c_rea = call i17 @_ssdm_op_Read.ap_fifo.i17P(i17* %outputs_offset_c)"   --->   Operation 36 'read' 'outputs_offset_c_rea' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0_V, half* %output_buffer_1_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str25, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%outputs_offset_cast_s = zext i17 %outputs_offset_c_rea to i33" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 39 'zext' 'outputs_offset_cast_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_cast_i_i = zext i31 %outputs_offset_read to i34" [mobile_net_hls_v1/conv.hpp:845->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 40 'zext' 'sext_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i.i" [mobile_net_hls_v1/conv.hpp:845->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:847->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:848->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 43 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:848->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.83ns)   --->   "%result_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_c_V)" [mobile_net_hls_v1/conv.hpp:851->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 45 'nbread' 'result_c_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_249 = extractvalue { i1, i32 } %result_c_V_read, 1" [mobile_net_hls_v1/conv.hpp:851->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 46 'extractvalue' 'tmp_249' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.83ns)   --->   "%result_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_r_V)" [mobile_net_hls_v1/conv.hpp:852->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 47 'nbread' 'result_r_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_250 = extractvalue { i1, i32 } %result_r_V_read, 1" [mobile_net_hls_v1/conv.hpp:852->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 48 'extractvalue' 'tmp_250' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.83ns)   --->   "%result_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:853->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 49 'nbread' 'result_n_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_251 = extractvalue { i1, i32 } %result_n_V_read, 1" [mobile_net_hls_v1/conv.hpp:853->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 50 'extractvalue' 'tmp_251' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_250, i32 31)" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 51 'bitselect' 'tmp_241' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.01ns)   --->   "%p_neg8_i_i_i = sub i32 0, %tmp_250" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 52 'sub' 'p_neg8_i_i_i' <Predicate = (tmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_973_i_i_i = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg8_i_i_i, i32 1, i32 28)" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 53 'partselect' 'tmp_973_i_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_129_i_i = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_250, i32 1, i32 28)" [mobile_net_hls_v1/conv.hpp:852->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 54 'partselect' 'tmp_129_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_249, i32 31)" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 55 'bitselect' 'tmp_242' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.01ns)   --->   "%p_neg9_i_i_i = sub i32 0, %tmp_249" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 56 'sub' 'p_neg9_i_i_i' <Predicate = (tmp)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_lshr9_i_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg9_i_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 57 'partselect' 'p_lshr9_i_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_lshr_f9_i_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_249, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 58 'partselect' 'p_lshr_f9_i_i_i' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.48>
ST_4 : Operation 59 [1/1] (1.01ns)   --->   "%tmp_i_i_i = sub nsw i32 32, %tmp_249" [mobile_net_hls_v1/conv.hpp:855->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 59 'sub' 'tmp_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.99ns)   --->   "%tmp_637_i_i_i = icmp sgt i32 %tmp_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:855->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 60 'icmp' 'tmp_637_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.01ns)   --->   "%tmp_638_i_i_i = sub nsw i32 32, %tmp_250" [mobile_net_hls_v1/conv.hpp:856->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 61 'sub' 'tmp_638_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.99ns)   --->   "%tmp_639_i_i_i = icmp sgt i32 %tmp_638_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:856->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 62 'icmp' 'tmp_639_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.01ns)   --->   "%tmp_640_i_i_i = sub nsw i32 256, %tmp_251" [mobile_net_hls_v1/conv.hpp:857->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 63 'sub' 'tmp_640_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.99ns)   --->   "%tmp_641_i_i_i = icmp sgt i32 %tmp_640_i_i_i, 2" [mobile_net_hls_v1/conv.hpp:857->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 64 'icmp' 'tmp_641_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.44ns)   --->   "%nLoops = select i1 %tmp_641_i_i_i, i32 2, i32 %tmp_640_i_i_i" [mobile_net_hls_v1/conv.hpp:857->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 65 'select' 'nLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_240 = shl i32 %tmp_251, 8" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 66 'shl' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.97ns)   --->   "%tmp_974_i_i_i = sub i28 0, %tmp_973_i_i_i" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 67 'sub' 'tmp_974_i_i_i' <Predicate = (tmp_241)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.32ns)   --->   "%tmp_130_i_i = select i1 %tmp_241, i28 %tmp_974_i_i_i, i28 %tmp_129_i_i" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 68 'select' 'tmp_130_i_i' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_644_i_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_130_i_i, i4 0)" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 69 'bitconcatenate' 'tmp_644_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_131_i_i = zext i31 %p_lshr9_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 70 'zext' 'tmp_131_i_i' <Predicate = (tmp_242)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.00ns)   --->   "%p_neg_t4_i_i_i = sub i32 0, %tmp_131_i_i" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 71 'sub' 'p_neg_t4_i_i_i' <Predicate = (tmp_242)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_132_i_i = zext i31 %p_lshr_f9_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 72 'zext' 'tmp_132_i_i' <Predicate = (!tmp_242)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.44ns)   --->   "%tmp_645_i_i_i = select i1 %tmp_242, i32 %p_neg_t4_i_i_i, i32 %tmp_132_i_i" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 73 'select' 'tmp_645_i_i_i' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1_i_i = add i32 %tmp_240, %tmp_645_i_i_i" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 74 'add' 'tmp1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%base_addr = add i32 %tmp1_i_i, %tmp_644_i_i_i" [mobile_net_hls_v1/conv.hpp:810->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 75 'add' 'base_addr' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_647_i_i_i)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_638_i_i_i, i32 31)" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 76 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.01ns)   --->   "%p_neg4_i_i_i = sub i32 0, %tmp_638_i_i_i" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 77 'sub' 'p_neg4_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_lshr5_i_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg4_i_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 78 'partselect' 'p_lshr5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_133_i_i = zext i31 %p_lshr5_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 79 'zext' 'tmp_133_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.00ns)   --->   "%p_neg_t6_i_i_i = sub i32 0, %tmp_133_i_i" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 80 'sub' 'p_neg_t6_i_i_i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_647_i_i_i)   --->   "%p_lshr_f7_i_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_638_i_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 81 'partselect' 'p_lshr_f7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_647_i_i_i)   --->   "%tmp_134_i_i = zext i31 %p_lshr_f7_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 82 'zext' 'tmp_134_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_647_i_i_i)   --->   "%p_op_i_i_i = select i1 %tmp_243, i32 %p_neg_t6_i_i_i, i32 %tmp_134_i_i" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 83 'select' 'p_op_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_647_i_i_i = select i1 %tmp_639_i_i_i, i32 8, i32 %p_op_i_i_i" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 84 'select' 'tmp_647_i_i_i' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_648_i_i_i)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_i_i_i, i32 31)" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 85 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.01ns)   --->   "%p_neg_i_i_i = sub i32 0, %tmp_i_i_i" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 86 'sub' 'p_neg_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%p_lshr_i_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg_i_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 87 'partselect' 'p_lshr_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_135_i_i = zext i31 %p_lshr_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 88 'zext' 'tmp_135_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.00ns)   --->   "%p_neg_t_i_i_i = sub i32 0, %tmp_135_i_i" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 89 'sub' 'p_neg_t_i_i_i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_648_i_i_i)   --->   "%p_lshr_f_i_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_i_i_i, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 90 'partselect' 'p_lshr_f_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_648_i_i_i)   --->   "%tmp_136_i_i = zext i31 %p_lshr_f_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 91 'zext' 'tmp_136_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_648_i_i_i)   --->   "%p_op2_i_i_i = select i1 %tmp_244, i32 %p_neg_t_i_i_i, i32 %tmp_136_i_i" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 92 'select' 'p_op2_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_648_i_i_i = select i1 %tmp_637_i_i_i, i32 8, i32 %p_op2_i_i_i" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 93 'select' 'tmp_648_i_i_i' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%base_addr_d2 = phi i32 [ %base_addr, %0 ], [ %base_addr_d1_11, %9 ]"   --->   Operation 95 'phi' 'base_addr_d2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tn_0_i_i_i_i = phi i2 [ 0, %0 ], [ %tn, %9 ]"   --->   Operation 96 'phi' 'tn_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tn_0_i_cast_i_i_i = zext i2 %tn_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 97 'zext' 'tn_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.99ns)   --->   "%tmp_649_i_i_i = icmp slt i32 %tn_0_i_cast_i_i_i, %nLoops" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 98 'icmp' 'tmp_649_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.54ns)   --->   "%tn = add i2 %tn_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 99 'add' 'tn' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_649_i_i_i, label %2, label %"copy_output_fbuffer2mem<32, 2, 16, 16, 1024, 2>.exit.i.i.i"" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_977_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str170)" [mobile_net_hls_v1/conv.hpp:813->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 101 'specregionbegin' 'tmp_977_i_i_i' <Predicate = (tmp_649_i_i_i)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 32, i32 17, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:814->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 102 'speclooptripcount' <Predicate = (tmp_649_i_i_i)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_245 = trunc i2 %tn_0_i_i_i_i to i1" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 103 'trunc' 'tmp_245' <Predicate = (tmp_649_i_i_i)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 104 'br' <Predicate = (tmp_649_i_i_i)> <Delay = 0.65>
ST_5 : Operation 105 [1/1] (1.83ns)   --->   "%result_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %result_buffer_V)" [mobile_net_hls_v1/conv.hpp:862->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 105 'nbread' 'result_buffer_V_read' <Predicate = (!tmp_649_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_252 = extractvalue { i1, i1 } %result_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:862->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 106 'extractvalue' 'tmp_252' <Predicate = (!tmp_649_i_i_i)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_252, label %._crit_edge1.i.i.i, label %.exit" [mobile_net_hls_v1/conv.hpp:864->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 107 'br' <Predicate = (!tmp_649_i_i_i)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:866->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 108 'write' <Predicate = (!tmp_649_i_i_i & !tmp_252)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 109 'ret' <Predicate = (!tmp_649_i_i_i & !tmp_252)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%base_addr_d2_0_i_i_i = phi i32 [ %base_addr_d2, %2 ], [ %base_addr_d2_11, %8 ]"   --->   Operation 110 'phi' 'base_addr_d2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tr_divS_0_i_i_i_i = phi i31 [ 0, %2 ], [ %tr_divS, %8 ]"   --->   Operation 111 'phi' 'tr_divS_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tr_divS_0_i_cast_i_i = zext i31 %tr_divS_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 112 'zext' 'tr_divS_0_i_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.99ns)   --->   "%tmp_650_i_i_i = icmp slt i32 %tr_divS_0_i_cast_i_i, %tmp_647_i_i_i" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 113 'icmp' 'tmp_650_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (1.00ns)   --->   "%tr_divS = add i31 %tr_divS_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 114 'add' 'tr_divS' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_650_i_i_i, label %4, label %9" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = sext i32 %base_addr_d2_0_i_i_i to i33" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 116 'sext' 'tmp_cast_i_i' <Predicate = (tmp_650_i_i_i)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.01ns)   --->   "%tmp_35_i_i = add i33 %outputs_offset_cast_s, %tmp_cast_i_i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 117 'add' 'tmp_35_i_i' <Predicate = (tmp_650_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_35_cast_i_i = sext i33 %tmp_35_i_i to i34" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 118 'sext' 'tmp_35_cast_i_i' <Predicate = (tmp_650_i_i_i)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.01ns)   --->   "%sum_i_i = add i34 %sext_cast_i_i, %tmp_35_cast_i_i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 119 'add' 'sum_i_i' <Predicate = (tmp_650_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%sum_cast_i_i = sext i34 %sum_i_i to i64" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 120 'sext' 'sum_cast_i_i' <Predicate = (tmp_650_i_i_i)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%outputs_addr = getelementptr half* %outputs, i64 %sum_cast_i_i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 121 'getelementptr' 'outputs_addr' <Predicate = (tmp_650_i_i_i)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.01ns)   --->   "%base_addr_d1_11 = add nsw i32 %base_addr_d2, 256" [mobile_net_hls_v1/conv.hpp:827->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 122 'add' 'base_addr_d1_11' <Predicate = (!tmp_650_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str170, i32 %tmp_977_i_i_i)" [mobile_net_hls_v1/conv.hpp:828->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 123 'specregionend' 'empty_44' <Predicate = (!tmp_650_i_i_i)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:812->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 124 'br' <Predicate = (!tmp_650_i_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_980_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str171)" [mobile_net_hls_v1/conv.hpp:817->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 125 'specregionbegin' 'tmp_980_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 8, i32 4, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:819->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 126 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (3.67ns)   --->   "%outputs_addr_i_i_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.halfP(half* %outputs_addr, i32 %tmp_648_i_i_i)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 127 'writereq' 'outputs_addr_i_i_wr_s' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 128 [1/1] (0.65ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 1.63>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i31 [ 0, %4 ], [ %i, %7 ]"   --->   Operation 129 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%i_0_i_cast_i_i_i = zext i31 %i_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 130 'zext' 'i_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.99ns)   --->   "%tmp_652_i_i_i = icmp slt i32 %i_0_i_cast_i_i_i, %tmp_648_i_i_i" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 131 'icmp' 'tmp_652_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (1.00ns)   --->   "%i = add i31 %i_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 132 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp_652_i_i_i, label %6, label %8" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_245, label %branch1.i.i.i, label %branch0.i.i.i" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 134 'br' <Predicate = (tmp_652_i_i_i)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.63ns)   --->   "%output_buffer_0_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_0_V)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 135 'nbread' 'output_buffer_0_V_r' <Predicate = (tmp_652_i_i_i & !tmp_245)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_248 = extractvalue { i1, half } %output_buffer_0_V_r, 1" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 136 'extractvalue' 'tmp_248' <Predicate = (tmp_652_i_i_i & !tmp_245)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.65ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 137 'br' <Predicate = (tmp_652_i_i_i & !tmp_245)> <Delay = 0.65>
ST_8 : Operation 138 [1/1] (1.63ns)   --->   "%output_buffer_1_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_1_V)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 138 'nbread' 'output_buffer_1_V_r' <Predicate = (tmp_652_i_i_i & tmp_245)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_247 = extractvalue { i1, half } %output_buffer_1_V_r, 1" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 139 'extractvalue' 'tmp_247' <Predicate = (tmp_652_i_i_i & tmp_245)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.65ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 140 'br' <Predicate = (tmp_652_i_i_i & tmp_245)> <Delay = 0.65>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_981_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str172)" [mobile_net_hls_v1/conv.hpp:821->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 141 'specregionbegin' 'tmp_981_i_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:822->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 142 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_139_load_i_i = phi half [ %tmp_247, %branch1.i.i.i ], [ %tmp_248, %branch0.i.i.i ]"   --->   Operation 143 'phi' 'tmp_139_load_i_i' <Predicate = (tmp_652_i_i_i)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (3.67ns)   --->   "call void @_ssdm_op_Write.m_axi.halfP(half* %outputs_addr, half %tmp_139_load_i_i, i2 -1)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 144 'write' <Predicate = (tmp_652_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str172, i32 %tmp_981_i_i_i)" [mobile_net_hls_v1/conv.hpp:824->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 145 'specregionend' 'empty' <Predicate = (tmp_652_i_i_i)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:820->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 146 'br' <Predicate = (tmp_652_i_i_i)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.67>
ST_10 : Operation 147 [5/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_11 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 147 'writeresp' 'outputs_addr_i_i_wr_11' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 148 [1/1] (1.01ns)   --->   "%base_addr_d2_11 = add nsw i32 %base_addr_d2_0_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:825->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 148 'add' 'base_addr_d2_11' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.67>
ST_11 : Operation 149 [4/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_11 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 149 'writeresp' 'outputs_addr_i_i_wr_11' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.67>
ST_12 : Operation 150 [3/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_11 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 150 'writeresp' 'outputs_addr_i_i_wr_11' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 3.67>
ST_13 : Operation 151 [2/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_11 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 151 'writeresp' 'outputs_addr_i_i_wr_11' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 3.67>
ST_14 : Operation 152 [1/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_11 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:823->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 152 'writeresp' 'outputs_addr_i_i_wr_11' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str171, i32 %tmp_980_i_i_i)" [mobile_net_hls_v1/conv.hpp:826->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 153 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:816->mobile_net_hls_v1/conv.hpp:859->mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15            (specinterface    ) [ 000000000000000]
StgValue_16            (specinterface    ) [ 000000000000000]
StgValue_17            (specinterface    ) [ 000000000000000]
StgValue_18            (specinterface    ) [ 000000000000000]
StgValue_19            (specinterface    ) [ 000000000000000]
StgValue_20            (specinterface    ) [ 000000000000000]
StgValue_21            (specinterface    ) [ 000000000000000]
StgValue_22            (specinterface    ) [ 000000000000000]
StgValue_23            (specinterface    ) [ 000000000000000]
StgValue_24            (specinterface    ) [ 000000000000000]
StgValue_25            (specinterface    ) [ 000000000000000]
outputs_offset_read    (read             ) [ 000000000000000]
StgValue_27            (specinterface    ) [ 000000000000000]
StgValue_28            (specinterface    ) [ 000000000000000]
StgValue_29            (specinterface    ) [ 000000000000000]
StgValue_30            (specinterface    ) [ 000000000000000]
StgValue_31            (specinterface    ) [ 000000000000000]
StgValue_32            (specinterface    ) [ 000000000000000]
StgValue_33            (specinterface    ) [ 000000000000000]
StgValue_34            (specinterface    ) [ 000000000000000]
StgValue_35            (specinterface    ) [ 000000000000000]
outputs_offset_c_rea   (read             ) [ 000000000000000]
StgValue_37            (specmemcore      ) [ 000000000000000]
StgValue_38            (specinterface    ) [ 000000000000000]
outputs_offset_cast_s  (zext             ) [ 001111111111111]
sext_cast_i_i          (zext             ) [ 001111111111111]
StgValue_41            (br               ) [ 000000000000000]
StgValue_42            (br               ) [ 000000000000000]
tmp                    (nbreadreq        ) [ 001111111111111]
StgValue_44            (br               ) [ 000000000000000]
result_c_V_read        (nbread           ) [ 000000000000000]
tmp_249                (extractvalue     ) [ 000010000000000]
result_r_V_read        (nbread           ) [ 000000000000000]
tmp_250                (extractvalue     ) [ 000010000000000]
result_n_V_read        (nbread           ) [ 000000000000000]
tmp_251                (extractvalue     ) [ 000010000000000]
tmp_241                (bitselect        ) [ 000010000000000]
p_neg8_i_i_i           (sub              ) [ 000000000000000]
tmp_973_i_i_i          (partselect       ) [ 000010000000000]
tmp_129_i_i            (partselect       ) [ 000010000000000]
tmp_242                (bitselect        ) [ 000010000000000]
p_neg9_i_i_i           (sub              ) [ 000000000000000]
p_lshr9_i_i_i          (partselect       ) [ 000010000000000]
p_lshr_f9_i_i_i        (partselect       ) [ 000010000000000]
tmp_i_i_i              (sub              ) [ 000000000000000]
tmp_637_i_i_i          (icmp             ) [ 000000000000000]
tmp_638_i_i_i          (sub              ) [ 000000000000000]
tmp_639_i_i_i          (icmp             ) [ 000000000000000]
tmp_640_i_i_i          (sub              ) [ 000000000000000]
tmp_641_i_i_i          (icmp             ) [ 000000000000000]
nLoops                 (select           ) [ 000001111111111]
tmp_240                (shl              ) [ 000000000000000]
tmp_974_i_i_i          (sub              ) [ 000000000000000]
tmp_130_i_i            (select           ) [ 000000000000000]
tmp_644_i_i_i          (bitconcatenate   ) [ 000000000000000]
tmp_131_i_i            (zext             ) [ 000000000000000]
p_neg_t4_i_i_i         (sub              ) [ 000000000000000]
tmp_132_i_i            (zext             ) [ 000000000000000]
tmp_645_i_i_i          (select           ) [ 000000000000000]
tmp1_i_i               (add              ) [ 000000000000000]
base_addr              (add              ) [ 001111111111111]
tmp_243                (bitselect        ) [ 000000000000000]
p_neg4_i_i_i           (sub              ) [ 000000000000000]
p_lshr5_i_i_i          (partselect       ) [ 000000000000000]
tmp_133_i_i            (zext             ) [ 000000000000000]
p_neg_t6_i_i_i         (sub              ) [ 000000000000000]
p_lshr_f7_i_i_i        (partselect       ) [ 000000000000000]
tmp_134_i_i            (zext             ) [ 000000000000000]
p_op_i_i_i             (select           ) [ 000000000000000]
tmp_647_i_i_i          (select           ) [ 000001111111111]
tmp_244                (bitselect        ) [ 000000000000000]
p_neg_i_i_i            (sub              ) [ 000000000000000]
p_lshr_i_i_i           (partselect       ) [ 000000000000000]
tmp_135_i_i            (zext             ) [ 000000000000000]
p_neg_t_i_i_i          (sub              ) [ 000000000000000]
p_lshr_f_i_i_i         (partselect       ) [ 000000000000000]
tmp_136_i_i            (zext             ) [ 000000000000000]
p_op2_i_i_i            (select           ) [ 000000000000000]
tmp_648_i_i_i          (select           ) [ 000001111111111]
StgValue_94            (br               ) [ 001111111111111]
base_addr_d2           (phi              ) [ 000001111111111]
tn_0_i_i_i_i           (phi              ) [ 000001000000000]
tn_0_i_cast_i_i_i      (zext             ) [ 000000000000000]
tmp_649_i_i_i          (icmp             ) [ 001111111111111]
tn                     (add              ) [ 001111111111111]
StgValue_100           (br               ) [ 000000000000000]
tmp_977_i_i_i          (specregionbegin  ) [ 000000111111111]
StgValue_102           (speclooptripcount) [ 000000000000000]
tmp_245                (trunc            ) [ 000000111111111]
StgValue_104           (br               ) [ 001111111111111]
result_buffer_V_read   (nbread           ) [ 000000000000000]
tmp_252                (extractvalue     ) [ 001111111111111]
StgValue_107           (br               ) [ 000000000000000]
StgValue_108           (write            ) [ 000000000000000]
StgValue_109           (ret              ) [ 000000000000000]
base_addr_d2_0_i_i_i   (phi              ) [ 000000111110000]
tr_divS_0_i_i_i_i      (phi              ) [ 000000100000000]
tr_divS_0_i_cast_i_i   (zext             ) [ 000000000000000]
tmp_650_i_i_i          (icmp             ) [ 001111111111111]
tr_divS                (add              ) [ 001111111111111]
StgValue_115           (br               ) [ 000000000000000]
tmp_cast_i_i           (sext             ) [ 000000000000000]
tmp_35_i_i             (add              ) [ 000000000000000]
tmp_35_cast_i_i        (sext             ) [ 000000000000000]
sum_i_i                (add              ) [ 000000000000000]
sum_cast_i_i           (sext             ) [ 000000000000000]
outputs_addr           (getelementptr    ) [ 000000011111111]
base_addr_d1_11        (add              ) [ 001111111111111]
empty_44               (specregionend    ) [ 000000000000000]
StgValue_124           (br               ) [ 001111111111111]
tmp_980_i_i_i          (specregionbegin  ) [ 000000001111111]
StgValue_126           (speclooptripcount) [ 000000000000000]
outputs_addr_i_i_wr_s  (writereq         ) [ 000000000000000]
StgValue_128           (br               ) [ 001111111111111]
i_0_i_i_i_i            (phi              ) [ 000000001000000]
i_0_i_cast_i_i_i       (zext             ) [ 000000000000000]
tmp_652_i_i_i          (icmp             ) [ 001111111111111]
i                      (add              ) [ 001111111111111]
StgValue_133           (br               ) [ 000000000000000]
StgValue_134           (br               ) [ 000000000000000]
output_buffer_0_V_r    (nbread           ) [ 000000000000000]
tmp_248                (extractvalue     ) [ 001111111111111]
StgValue_137           (br               ) [ 001111111111111]
output_buffer_1_V_r    (nbread           ) [ 000000000000000]
tmp_247                (extractvalue     ) [ 001111111111111]
StgValue_140           (br               ) [ 001111111111111]
tmp_981_i_i_i          (specregionbegin  ) [ 000000000000000]
StgValue_142           (specpipeline     ) [ 000000000000000]
tmp_139_load_i_i       (phi              ) [ 000000001100000]
StgValue_144           (write            ) [ 000000000000000]
empty                  (specregionend    ) [ 000000000000000]
StgValue_146           (br               ) [ 001111111111111]
base_addr_d2_11        (add              ) [ 001111100001111]
outputs_addr_i_i_wr_11 (writeresp        ) [ 000000000000000]
empty_43               (specregionend    ) [ 000000000000000]
StgValue_154           (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputs_offset_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buffer_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_buffer_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_buffer_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_c_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_c_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result_r_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_r_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="result_n_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cntl_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i17P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="outputs_offset_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="0" index="1" bw="31" slack="0"/>
<pin id="125" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="outputs_offset_c_rea_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="0"/>
<pin id="130" dir="0" index="1" bw="17" slack="0"/>
<pin id="131" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_c_rea/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="result_c_V_read_nbread_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="33" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_c_V_read/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="result_r_V_read_nbread_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="33" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_r_V_read/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="result_n_V_read_nbread_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_n_V_read/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="result_buffer_V_read_nbread_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_buffer_V_read/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_108_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_108/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_writeresp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="0" index="2" bw="32" slack="3"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outputs_addr_i_i_wr_s/7 outputs_addr_i_i_wr_11/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="output_buffer_0_V_r_nbread_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_0_V_r/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_buffer_1_V_r_nbread_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_1_V_r/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="StgValue_144_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="3"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="0" index="3" bw="1" slack="0"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/9 "/>
</bind>
</comp>

<comp id="201" class="1005" name="base_addr_d2_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="base_addr_d2_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tn_0_i_i_i_i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="1"/>
<pin id="213" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tn_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="tn_0_i_i_i_i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="2" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn_0_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="222" class="1005" name="base_addr_d2_0_i_i_i_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="3"/>
<pin id="224" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_d2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="base_addr_d2_0_i_i_i_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2_0_i_i_i/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tr_divS_0_i_i_i_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="1"/>
<pin id="235" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tr_divS_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="tr_divS_0_i_i_i_i_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="31" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr_divS_0_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_0_i_i_i_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="1"/>
<pin id="246" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_0_i_i_i_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="31" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_139_load_i_i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="257" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_139_load_i_i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_139_load_i_i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="16" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_139_load_i_i/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="outputs_offset_cast_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="17" slack="0"/>
<pin id="267" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outputs_offset_cast_s/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_cast_i_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast_i_i/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_249_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="33" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_249/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_250_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="33" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_250/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_251_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="33" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_251/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_241_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_241/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_neg8_i_i_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg8_i_i_i/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_973_i_i_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="28" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="6" slack="0"/>
<pin id="304" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_973_i_i_i/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_129_i_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="28" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_129_i_i/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_242_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_242/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_neg9_i_i_i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg9_i_i_i/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_lshr9_i_i_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="6" slack="0"/>
<pin id="338" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr9_i_i_i/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_lshr_f9_i_i_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f9_i_i_i/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_i_i_i_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="1"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_637_i_i_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="6" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_637_i_i_i/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_638_i_i_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_638_i_i_i/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_639_i_i_i_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_639_i_i_i/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_640_i_i_i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_640_i_i_i/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_641_i_i_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="3" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_641_i_i_i/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="nLoops_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_240_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_240/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_974_i_i_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="28" slack="1"/>
<pin id="402" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_974_i_i_i/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_130_i_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="28" slack="0"/>
<pin id="407" dir="0" index="2" bw="28" slack="1"/>
<pin id="408" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_130_i_i/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_644_i_i_i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="28" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_644_i_i_i/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_131_i_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="31" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_i_i/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_neg_t4_i_i_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="31" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t4_i_i_i/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_132_i_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132_i_i/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_645_i_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="31" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_645_i_i_i/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp1_i_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1_i_i/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="base_addr_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_243_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_243/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_neg4_i_i_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg4_i_i_i/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_lshr5_i_i_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="0" index="3" bw="6" slack="0"/>
<pin id="468" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr5_i_i_i/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_133_i_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_133_i_i/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_neg_t6_i_i_i_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="31" slack="0"/>
<pin id="480" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t6_i_i_i/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_lshr_f7_i_i_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="0" index="3" bw="6" slack="0"/>
<pin id="488" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f7_i_i_i/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_134_i_i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="31" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_134_i_i/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_op_i_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="31" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_op_i_i_i/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_647_i_i_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="5" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_647_i_i_i/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_244_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_244/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_neg_i_i_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i_i/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_lshr_i_i_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="31" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_i_i_i/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_135_i_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="31" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_135_i_i/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_neg_t_i_i_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="31" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_i_i_i/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_lshr_f_i_i_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="31" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="0" index="3" bw="6" slack="0"/>
<pin id="552" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_i_i/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_136_i_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_136_i_i/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_op2_i_i_i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="31" slack="0"/>
<pin id="565" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_op2_i_i_i/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_648_i_i_i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_648_i_i_i/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tn_0_i_cast_i_i_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tn_0_i_cast_i_i_i/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_649_i_i_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="1"/>
<pin id="584" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_649_i_i_i/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tn_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_245_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_245/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_252_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_252/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tr_divS_0_i_cast_i_i_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_divS_0_i_cast_i_i/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_650_i_i_i_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="2"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_650_i_i_i/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tr_divS_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="31" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_divS/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_cast_i_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i_i/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_35_i_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="17" slack="5"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35_i_i/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_35_cast_i_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="33" slack="0"/>
<pin id="626" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast_i_i/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sum_i_i_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="31" slack="5"/>
<pin id="630" dir="0" index="1" bw="33" slack="0"/>
<pin id="631" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sum_cast_i_i_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="34" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast_i_i/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="outputs_addr_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="34" slack="0"/>
<pin id="640" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_addr/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="base_addr_d1_11_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="0" index="1" bw="10" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d1_11/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_0_i_cast_i_i_i_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="31" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast_i_i_i/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_652_i_i_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="31" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="4"/>
<pin id="656" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_652_i_i_i/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="i_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_248_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="17" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_248/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_247_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="17" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_247/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="base_addr_d2_11_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="3"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d2_11/10 "/>
</bind>
</comp>

<comp id="678" class="1005" name="outputs_offset_cast_s_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="33" slack="5"/>
<pin id="680" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="outputs_offset_cast_s "/>
</bind>
</comp>

<comp id="683" class="1005" name="sext_cast_i_i_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="34" slack="5"/>
<pin id="685" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opset="sext_cast_i_i "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_249_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_249 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_250_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_250 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_251_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_251 "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_241_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_241 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_973_i_i_i_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="28" slack="1"/>
<pin id="714" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_973_i_i_i "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_129_i_i_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="28" slack="1"/>
<pin id="719" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129_i_i "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_242_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_242 "/>
</bind>
</comp>

<comp id="727" class="1005" name="p_lshr9_i_i_i_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="31" slack="1"/>
<pin id="729" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr9_i_i_i "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_lshr_f9_i_i_i_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="1"/>
<pin id="734" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f9_i_i_i "/>
</bind>
</comp>

<comp id="737" class="1005" name="nLoops_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nLoops "/>
</bind>
</comp>

<comp id="742" class="1005" name="base_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_647_i_i_i_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="2"/>
<pin id="749" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_647_i_i_i "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_648_i_i_i_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="3"/>
<pin id="754" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_648_i_i_i "/>
</bind>
</comp>

<comp id="761" class="1005" name="tn_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="0"/>
<pin id="763" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tn "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_245_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="3"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_245 "/>
</bind>
</comp>

<comp id="776" class="1005" name="tr_divS_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="31" slack="0"/>
<pin id="778" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tr_divS "/>
</bind>
</comp>

<comp id="781" class="1005" name="outputs_addr_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="1"/>
<pin id="783" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outputs_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="base_addr_d1_11_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d1_11 "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_652_i_i_i_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_652_i_i_i "/>
</bind>
</comp>

<comp id="796" class="1005" name="i_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="31" slack="0"/>
<pin id="798" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_248_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_248 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_247_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="1"/>
<pin id="808" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_247 "/>
</bind>
</comp>

<comp id="811" class="1005" name="base_addr_d2_11_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="92" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="94" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="96" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="108" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="110" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="110" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="116" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="118" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="200"><net_src comp="120" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="210"><net_src comp="204" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="231"><net_src comp="201" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="98" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="98" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="264"><net_src comp="258" pin="4"/><net_sink comp="192" pin=2"/></net>

<net id="268"><net_src comp="128" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="122" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="142" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="148" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="154" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="277" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="277" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="277" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="273" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="273" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="273" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="375" pin="2"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="72" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="74" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="78" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="425"><net_src comp="24" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="435"><net_src comp="421" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="394" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="430" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="410" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="58" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="364" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="24" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="364" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="54" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="60" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="463" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="24" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="364" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="496"><net_src comp="483" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="449" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="477" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="493" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="369" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="497" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="353" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="60" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="24" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="353" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="66" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="54" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="60" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="353" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="54" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="560"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="513" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="541" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="557" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="358" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="72" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="561" pin="3"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="215" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="215" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="82" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="215" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="160" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="237" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="237" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="100" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="225" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="0" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="201" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="70" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="248" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="248" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="100" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="180" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="186" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="222" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="34" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="265" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="686"><net_src comp="269" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="694"><net_src comp="273" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="699"><net_src comp="277" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="704"><net_src comp="281" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="710"><net_src comp="285" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="715"><net_src comp="299" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="720"><net_src comp="309" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="725"><net_src comp="319" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="730"><net_src comp="333" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="735"><net_src comp="343" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="740"><net_src comp="386" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="745"><net_src comp="443" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="750"><net_src comp="505" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="755"><net_src comp="569" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="764"><net_src comp="586" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="769"><net_src comp="592" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="779"><net_src comp="609" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="784"><net_src comp="637" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="790"><net_src comp="643" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="795"><net_src comp="653" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="658" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="804"><net_src comp="664" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="809"><net_src comp="668" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="814"><net_src comp="672" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="225" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {7 9 10 11 12 13 14 }
	Port: cntl_V | {5 }
 - Input state : 
	Port: output_result.11 : outputs_offset | {1 }
	Port: output_result.11 : outputs_offset_c | {1 }
	Port: output_result.11 : output_buffer_0_V | {8 }
	Port: output_result.11 : output_buffer_1_V | {8 }
	Port: output_result.11 : result_buffer_V | {3 5 }
	Port: output_result.11 : result_c_V | {3 }
	Port: output_result.11 : result_r_V | {3 }
	Port: output_result.11 : result_n_V | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp_241 : 1
		p_neg8_i_i_i : 1
		tmp_973_i_i_i : 2
		tmp_129_i_i : 1
		tmp_242 : 1
		p_neg9_i_i_i : 1
		p_lshr9_i_i_i : 2
		p_lshr_f9_i_i_i : 1
	State 4
		tmp_637_i_i_i : 1
		tmp_639_i_i_i : 1
		tmp_641_i_i_i : 1
		nLoops : 2
		tmp_130_i_i : 1
		tmp_644_i_i_i : 2
		p_neg_t4_i_i_i : 1
		tmp_645_i_i_i : 2
		tmp1_i_i : 3
		base_addr : 4
		tmp_243 : 1
		p_neg4_i_i_i : 1
		p_lshr5_i_i_i : 2
		tmp_133_i_i : 3
		p_neg_t6_i_i_i : 4
		p_lshr_f7_i_i_i : 1
		tmp_134_i_i : 2
		p_op_i_i_i : 5
		tmp_647_i_i_i : 6
		tmp_244 : 1
		p_neg_i_i_i : 1
		p_lshr_i_i_i : 2
		tmp_135_i_i : 3
		p_neg_t_i_i_i : 4
		p_lshr_f_i_i_i : 1
		tmp_136_i_i : 2
		p_op2_i_i_i : 5
		tmp_648_i_i_i : 6
	State 5
		tn_0_i_cast_i_i_i : 1
		tmp_649_i_i_i : 2
		tn : 1
		StgValue_100 : 3
		tmp_245 : 1
		StgValue_107 : 1
	State 6
		tr_divS_0_i_cast_i_i : 1
		tmp_650_i_i_i : 2
		tr_divS : 1
		StgValue_115 : 3
		tmp_cast_i_i : 1
		tmp_35_i_i : 2
		tmp_35_cast_i_i : 3
		sum_i_i : 4
		sum_cast_i_i : 5
		outputs_addr : 6
	State 7
	State 8
		i_0_i_cast_i_i_i : 1
		tmp_652_i_i_i : 2
		i : 1
		StgValue_133 : 3
	State 9
		StgValue_144 : 1
		empty : 1
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |         p_neg8_i_i_i_fu_293        |    0    |    39   |
|          |         p_neg9_i_i_i_fu_327        |    0    |    39   |
|          |          tmp_i_i_i_fu_353          |    0    |    39   |
|          |        tmp_638_i_i_i_fu_364        |    0    |    39   |
|          |        tmp_640_i_i_i_fu_375        |    0    |    39   |
|    sub   |        tmp_974_i_i_i_fu_399        |    0    |    35   |
|          |        p_neg_t4_i_i_i_fu_421       |    0    |    38   |
|          |         p_neg4_i_i_i_fu_457        |    0    |    39   |
|          |        p_neg_t6_i_i_i_fu_477       |    0    |    38   |
|          |         p_neg_i_i_i_fu_521         |    0    |    39   |
|          |        p_neg_t_i_i_i_fu_541        |    0    |    38   |
|----------|------------------------------------|---------|---------|
|          |           tmp1_i_i_fu_437          |    0    |    32   |
|          |          base_addr_fu_443          |    0    |    32   |
|          |              tn_fu_586             |    0    |    9    |
|          |           tr_divS_fu_609           |    0    |    38   |
|    add   |          tmp_35_i_i_fu_619         |    0    |    39   |
|          |           sum_i_i_fu_628           |    0    |    40   |
|          |       base_addr_d1_11_fu_643       |    0    |    39   |
|          |              i_fu_658              |    0    |    38   |
|          |       base_addr_d2_11_fu_672       |    0    |    39   |
|----------|------------------------------------|---------|---------|
|          |            nLoops_fu_386           |    0    |    32   |
|          |         tmp_130_i_i_fu_404         |    0    |    28   |
|          |        tmp_645_i_i_i_fu_430        |    0    |    32   |
|  select  |          p_op_i_i_i_fu_497         |    0    |    32   |
|          |        tmp_647_i_i_i_fu_505        |    0    |    32   |
|          |         p_op2_i_i_i_fu_561         |    0    |    32   |
|          |        tmp_648_i_i_i_fu_569        |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |        tmp_637_i_i_i_fu_358        |    0    |    20   |
|          |        tmp_639_i_i_i_fu_369        |    0    |    20   |
|   icmp   |        tmp_641_i_i_i_fu_380        |    0    |    20   |
|          |        tmp_649_i_i_i_fu_581        |    0    |    20   |
|          |        tmp_650_i_i_i_fu_604        |    0    |    20   |
|          |        tmp_652_i_i_i_fu_653        |    0    |    20   |
|----------|------------------------------------|---------|---------|
|   read   |   outputs_offset_read_read_fu_122  |    0    |    0    |
|          |  outputs_offset_c_rea_read_fu_128  |    0    |    0    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_134        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    result_c_V_read_nbread_fu_142   |    0    |    0    |
|          |    result_r_V_read_nbread_fu_148   |    0    |    0    |
|  nbread  |    result_n_V_read_nbread_fu_154   |    0    |    0    |
|          | result_buffer_V_read_nbread_fu_160 |    0    |    0    |
|          |  output_buffer_0_V_r_nbread_fu_180 |    0    |    0    |
|          |  output_buffer_1_V_r_nbread_fu_186 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      StgValue_108_write_fu_166     |    0    |    0    |
|          |      StgValue_144_write_fu_192     |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_174        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    outputs_offset_cast_s_fu_265    |    0    |    0    |
|          |        sext_cast_i_i_fu_269        |    0    |    0    |
|          |         tmp_131_i_i_fu_418         |    0    |    0    |
|          |         tmp_132_i_i_fu_427         |    0    |    0    |
|          |         tmp_133_i_i_fu_473         |    0    |    0    |
|   zext   |         tmp_134_i_i_fu_493         |    0    |    0    |
|          |         tmp_135_i_i_fu_537         |    0    |    0    |
|          |         tmp_136_i_i_fu_557         |    0    |    0    |
|          |      tn_0_i_cast_i_i_i_fu_577      |    0    |    0    |
|          |     tr_divS_0_i_cast_i_i_fu_600    |    0    |    0    |
|          |       i_0_i_cast_i_i_i_fu_649      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           tmp_249_fu_273           |    0    |    0    |
|          |           tmp_250_fu_277           |    0    |    0    |
|extractvalue|           tmp_251_fu_281           |    0    |    0    |
|          |           tmp_252_fu_596           |    0    |    0    |
|          |           tmp_248_fu_664           |    0    |    0    |
|          |           tmp_247_fu_668           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           tmp_241_fu_285           |    0    |    0    |
| bitselect|           tmp_242_fu_319           |    0    |    0    |
|          |           tmp_243_fu_449           |    0    |    0    |
|          |           tmp_244_fu_513           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        tmp_973_i_i_i_fu_299        |    0    |    0    |
|          |         tmp_129_i_i_fu_309         |    0    |    0    |
|          |        p_lshr9_i_i_i_fu_333        |    0    |    0    |
|partselect|       p_lshr_f9_i_i_i_fu_343       |    0    |    0    |
|          |        p_lshr5_i_i_i_fu_463        |    0    |    0    |
|          |       p_lshr_f7_i_i_i_fu_483       |    0    |    0    |
|          |         p_lshr_i_i_i_fu_527        |    0    |    0    |
|          |        p_lshr_f_i_i_i_fu_547       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    shl   |           tmp_240_fu_394           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|        tmp_644_i_i_i_fu_410        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |           tmp_245_fu_592           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         tmp_cast_i_i_fu_615        |    0    |    0    |
|   sext   |       tmp_35_cast_i_i_fu_624       |    0    |    0    |
|          |         sum_cast_i_i_fu_633        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   1068  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   base_addr_d1_11_reg_787   |   32   |
| base_addr_d2_0_i_i_i_reg_222|   32   |
|   base_addr_d2_11_reg_811   |   32   |
|     base_addr_d2_reg_201    |   32   |
|      base_addr_reg_742      |   32   |
|     i_0_i_i_i_i_reg_244     |   31   |
|          i_reg_796          |   31   |
|        nLoops_reg_737       |   32   |
|     outputs_addr_reg_781    |   16   |
|outputs_offset_cast_s_reg_678|   33   |
|    p_lshr9_i_i_i_reg_727    |   31   |
|   p_lshr_f9_i_i_i_reg_732   |   31   |
|    sext_cast_i_i_reg_683    |   34   |
|     tmp_129_i_i_reg_717     |   28   |
|   tmp_139_load_i_i_reg_255  |   16   |
|       tmp_241_reg_707       |    1   |
|       tmp_242_reg_722       |    1   |
|       tmp_245_reg_766       |    1   |
|       tmp_247_reg_806       |   16   |
|       tmp_248_reg_801       |   16   |
|       tmp_249_reg_691       |   32   |
|       tmp_250_reg_696       |   32   |
|       tmp_251_reg_701       |   32   |
|    tmp_647_i_i_i_reg_747    |   32   |
|    tmp_648_i_i_i_reg_752    |   32   |
|    tmp_652_i_i_i_reg_792    |    1   |
|    tmp_973_i_i_i_reg_712    |   28   |
|     tn_0_i_i_i_i_reg_211    |    2   |
|          tn_reg_761         |    2   |
|  tr_divS_0_i_i_i_i_reg_233  |   31   |
|       tr_divS_reg_776       |   31   |
+-----------------------------+--------+
|            Total            |   733  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_174 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.656  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1068  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   733  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   733  |  1068  |
+-----------+--------+--------+--------+
