{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 01:45:38 2020 " "Info: Processing started: Mon Jan 27 01:45:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM_B -c RAM_B --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_B -c RAM_B --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk memory memory altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_memory_reg0 195.01 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 195.01 MHz between source memory \"altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.780 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X26_Y35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.780 ns) 2.780 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X26_Y35 0 " "Info: 2: + IC(0.000 ns) + CELL(2.780 ns) = 2.780 ns; Loc. = M4K_X26_Y35; Fanout = 0; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 100.00 % ) " "Info: Total cell delay = 2.780 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.022 ns - Smallest " "Info: - Smallest clock skew is -0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.989 ns + Shortest memory " "Info: + Shortest clock path from clock \"Clk\" to destination memory is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.724 ns) 2.989 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X26_Y35 0 " "Info: 3: + IC(1.050 ns) + CELL(0.724 ns) = 2.989 ns; Loc. = M4K_X26_Y35; Fanout = 0; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.760 ns ( 58.88 % ) " "Info: Total cell delay = 1.760 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.229 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.011 ns - Longest memory " "Info: - Longest clock path from clock \"Clk\" to source memory is 3.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.746 ns) 3.011 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X26_Y35 1 " "Info: 3: + IC(1.050 ns) + CELL(0.746 ns) = 3.011 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 59.18 % ) " "Info: Total cell delay = 1.782 ns ( 59.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 40.82 % ) " "Info: Total interconnect delay = 1.229 ns ( 40.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.780ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.989 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.989 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.746ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_address_reg1 Addr\[1\] Clk 4.975 ns memory " "Info: tsu for memory \"altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"Addr\[1\]\", clock pin = \"Clk\") is 4.975 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.947 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Addr\[1\] 1 PIN PIN_AF10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AF10; Fanout = 2; PIN Node = 'Addr\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[1] } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.915 ns) + CELL(0.159 ns) 7.947 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X26_Y35 0 " "Info: 2: + IC(6.915 ns) + CELL(0.159 ns) = 7.947 ns; Loc. = M4K_X26_Y35; Fanout = 0; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.074 ns" { Addr[1] altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.032 ns ( 12.99 % ) " "Info: Total cell delay = 1.032 ns ( 12.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.915 ns ( 87.01 % ) " "Info: Total interconnect delay = 6.915 ns ( 87.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.947 ns" { Addr[1] altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.947 ns" { Addr[1] {} Addr[1]~combout {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 6.915ns } { 0.000ns 0.873ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.012 ns - Shortest memory " "Info: - Shortest clock path from clock \"Clk\" to destination memory is 3.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.747 ns) 3.012 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y35 0 " "Info: 3: + IC(1.050 ns) + CELL(0.747 ns) = 3.012 ns; Loc. = M4K_X26_Y35; Fanout = 0; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.783 ns ( 59.20 % ) " "Info: Total cell delay = 1.783 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 40.80 % ) " "Info: Total interconnect delay = 1.229 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.947 ns" { Addr[1] altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.947 ns" { Addr[1] {} Addr[1]~combout {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 6.915ns } { 0.000ns 0.873ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.012 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Dout\[0\] altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~portb_address_reg0 13.723 ns memory " "Info: tco from clock \"Clk\" to destination pin \"Dout\[0\]\" through memory \"altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~portb_address_reg0\" is 13.723 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.048 ns + Longest memory " "Info: + Longest clock path from clock \"Clk\" to source memory is 3.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.783 ns) 3.048 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X26_Y35 8 " "Info: 3: + IC(1.050 ns) + CELL(0.783 ns) = 3.048 ns; Loc. = M4K_X26_Y35; Fanout = 8; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.819 ns ( 59.68 % ) " "Info: Total cell delay = 1.819 ns ( 59.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 40.32 % ) " "Info: Total interconnect delay = 1.229 ns ( 40.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.048 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.441 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X26_Y35 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y35; Fanout = 8; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0 2 MEM M4K_X26_Y35 1 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'altsyncram:I_rtl_0\|altsyncram_4lg1:auto_generated\|ram_block1a0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_4lg1.tdf" "" { Text "C:/LAB3/part4/db/altsyncram_4lg1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.051 ns) + CELL(3.016 ns) 10.441 ns Dout\[0\] 3 PIN PIN_AD11 0 " "Info: 3: + IC(4.051 ns) + CELL(3.016 ns) = 10.441 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'Dout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0 Dout[0] } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.390 ns ( 61.20 % ) " "Info: Total cell delay = 6.390 ns ( 61.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.051 ns ( 38.80 % ) " "Info: Total interconnect delay = 4.051 ns ( 38.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.441 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0 Dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.441 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0 {} Dout[0] {} } { 0.000ns 0.000ns 4.051ns } { 0.000ns 3.374ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.048 ns" { Clk Clk~clkctrl altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.048 ns" { Clk {} Clk~combout {} Clk~clkctrl {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.179ns 1.050ns } { 0.000ns 1.036ns 0.000ns 0.783ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.441 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0 Dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.441 ns" { altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 {} altsyncram:I_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0 {} Dout[0] {} } { 0.000ns 0.000ns 4.051ns } { 0.000ns 3.374ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Dout\[0\]~en RW Clk 0.798 ns register " "Info: th for register \"Dout\[0\]~en\" (data pin = \"RW\", clock pin = \"Clk\") is 0.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.929 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns Clk~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.602 ns) 2.929 ns Dout\[0\]~en 3 REG LCFF_X32_Y31_N17 1 " "Info: 3: + IC(1.112 ns) + CELL(0.602 ns) = 2.929 ns; Loc. = LCFF_X32_Y31_N17; Fanout = 1; REG Node = 'Dout\[0\]~en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { Clk~clkctrl Dout[0]~en } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 55.92 % ) " "Info: Total cell delay = 1.638 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 44.08 % ) " "Info: Total interconnect delay = 1.291 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { Clk Clk~clkctrl Dout[0]~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Dout[0]~en {} } { 0.000ns 0.000ns 0.179ns 1.112ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.417 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns RW 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.177 ns) 2.321 ns Dout\[1\]~8 2 COMB LCCOMB_X32_Y31_N16 8 " "Info: 2: + IC(1.128 ns) + CELL(0.177 ns) = 2.321 ns; Loc. = LCCOMB_X32_Y31_N16; Fanout = 8; COMB Node = 'Dout\[1\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { RW Dout[1]~8 } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.417 ns Dout\[0\]~en 3 REG LCFF_X32_Y31_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.417 ns; Loc. = LCFF_X32_Y31_N17; Fanout = 1; REG Node = 'Dout\[0\]~en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Dout[1]~8 Dout[0]~en } "NODE_NAME" } } { "RAM_B.vhd" "" { Text "C:/LAB3/part4/RAM_B.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 53.33 % ) " "Info: Total cell delay = 1.289 ns ( 53.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 46.67 % ) " "Info: Total interconnect delay = 1.128 ns ( 46.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { RW Dout[1]~8 Dout[0]~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { RW {} RW~combout {} Dout[1]~8 {} Dout[0]~en {} } { 0.000ns 0.000ns 1.128ns 0.000ns } { 0.000ns 1.016ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { Clk Clk~clkctrl Dout[0]~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Dout[0]~en {} } { 0.000ns 0.000ns 0.179ns 1.112ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { RW Dout[1]~8 Dout[0]~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.417 ns" { RW {} RW~combout {} Dout[1]~8 {} Dout[0]~en {} } { 0.000ns 0.000ns 1.128ns 0.000ns } { 0.000ns 1.016ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 01:45:39 2020 " "Info: Processing ended: Mon Jan 27 01:45:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
