{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697358710204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697358710209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 16:31:50 2023 " "Processing started: Sun Oct 15 16:31:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697358710209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697358710209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timeclk -c timeclk " "Command: quartus_map --read_settings_files=on --write_settings_files=off timeclk -c timeclk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697358710209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1697358710462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/time_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/time_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "../src/time_counter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/time_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/stop_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/stop_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_watch " "Found entity 1: stop_watch" {  } { { "../src/stop_watch.v" "" { Text "D:/my_file/project_fpga/shizhong/src/stop_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/model_change.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/model_change.v" { { "Info" "ISGN_ENTITY_NAME" "1 model_change " "Found entity 1: model_change" {  } { { "../src/model_change.v" "" { Text "D:/my_file/project_fpga/shizhong/src/model_change.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/led_seg7_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/led_seg7_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_seg7_display " "Found entity 1: led_seg7_display" {  } { { "../src/led_seg7_display.v" "" { Text "D:/my_file/project_fpga/shizhong/src/led_seg7_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_module " "Found entity 1: key_module" {  } { { "../src/key_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/key_module.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../src/key_filter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/digital_clock_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/digital_clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_top " "Found entity 1: digital_clock_top" {  } { { "../src/digital_clock_top.v" "" { Text "D:/my_file/project_fpga/shizhong/src/digital_clock_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../src/clk_div.v" "" { Text "D:/my_file/project_fpga/shizhong/src/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/alarm_music.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/alarm_music.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_music " "Found entity 1: alarm_music" {  } { { "../src/alarm_music.v" "" { Text "D:/my_file/project_fpga/shizhong/src/alarm_music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716971 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(190) " "Verilog HDL warning at adjust_module.v(190): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(191) " "Verilog HDL warning at adjust_module.v(191): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(192) " "Verilog HDL warning at adjust_module.v(192): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(193) " "Verilog HDL warning at adjust_module.v(193): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(194) " "Verilog HDL warning at adjust_module.v(194): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 194 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(195) " "Verilog HDL warning at adjust_module.v(195): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(272) " "Verilog HDL warning at adjust_module.v(272): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 272 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(273) " "Verilog HDL warning at adjust_module.v(273): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 273 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(274) " "Verilog HDL warning at adjust_module.v(274): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 274 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "adjust_module.v(275) " "Verilog HDL warning at adjust_module.v(275): extended using \"x\" or \"z\"" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/shizhong/src/adjust_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/shizhong/src/adjust_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjust_module " "Found entity 1: adjust_module" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697358716972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697358716972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock_top " "Elaborating entity \"digital_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697358716997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_module key_module:key " "Elaborating entity \"key_module\" for hierarchy \"key_module:key\"" {  } { { "../src/digital_clock_top.v" "key" { Text "D:/my_file/project_fpga/shizhong/src/digital_clock_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358716999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_module:key\|key_filter:specify7_key_filter\[0\].fliter1 " "Elaborating entity \"key_filter\" for hierarchy \"key_module:key\|key_filter:specify7_key_filter\[0\].fliter1\"" {  } { { "../src/key_module.v" "specify7_key_filter\[0\].fliter1" { Text "D:/my_file/project_fpga/shizhong/src/key_module.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_filter.v(19) " "Verilog HDL assignment warning at key_filter.v(19): truncated value with size 32 to match size of target (20)" {  } { { "../src/key_filter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/key_filter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717000 "|digital_clock_top|key_module:key|key_filter:specify7_key_filter[0].fliter1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_filter.v(31) " "Verilog HDL assignment warning at key_filter.v(31): truncated value with size 32 to match size of target (20)" {  } { { "../src/key_filter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/key_filter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717000 "|digital_clock_top|key_module:key|key_filter:specify7_key_filter[0].fliter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "model_change key_module:key\|model_change:model1 " "Elaborating entity \"model_change\" for hierarchy \"key_module:key\|model_change:model1\"" {  } { { "../src/key_module.v" "model1" { Text "D:/my_file/project_fpga/shizhong/src/key_module.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter time_counter:time1 " "Elaborating entity \"time_counter\" for hierarchy \"time_counter:time1\"" {  } { { "../src/digital_clock_top.v" "time1" { Text "D:/my_file/project_fpga/shizhong/src/digital_clock_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_counter.v(131) " "Verilog HDL assignment warning at time_counter.v(131): truncated value with size 32 to match size of target (4)" {  } { { "../src/time_counter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/time_counter.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717009 "|digital_clock_top|time_counter:time1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div time_counter:time1\|clk_div:clk_div_1s " "Elaborating entity \"clk_div\" for hierarchy \"time_counter:time1\|clk_div:clk_div_1s\"" {  } { { "../src/time_counter.v" "clk_div_1s" { Text "D:/my_file/project_fpga/shizhong/src/time_counter.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_module adjust_module:adjust " "Elaborating entity \"adjust_module\" for hierarchy \"adjust_module:adjust\"" {  } { { "../src/digital_clock_top.v" "adjust" { Text "D:/my_file/project_fpga/shizhong/src/digital_clock_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adjust_module.v(181) " "Verilog HDL assignment warning at adjust_module.v(181): truncated value with size 32 to match size of target (4)" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717012 "|digital_clock_top|adjust_module:adjust"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adjust_module.v(206) " "Verilog HDL assignment warning at adjust_module.v(206): truncated value with size 32 to match size of target (4)" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717012 "|digital_clock_top|adjust_module:adjust"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adjust_module.v(217) " "Verilog HDL assignment warning at adjust_module.v(217): truncated value with size 32 to match size of target (4)" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717013 "|digital_clock_top|adjust_module:adjust"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adjust_module.v(230) " "Verilog HDL assignment warning at adjust_module.v(230): truncated value with size 32 to match size of target (4)" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717013 "|digital_clock_top|adjust_module:adjust"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adjust_module.v(241) " "Verilog HDL assignment warning at adjust_module.v(241): truncated value with size 32 to match size of target (4)" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717013 "|digital_clock_top|adjust_module:adjust"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adjust_module.v(254) " "Verilog HDL assignment warning at adjust_module.v(254): truncated value with size 32 to match size of target (4)" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717013 "|digital_clock_top|adjust_module:adjust"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adjust_module.v(265) " "Verilog HDL assignment warning at adjust_module.v(265): truncated value with size 32 to match size of target (4)" {  } { { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717013 "|digital_clock_top|adjust_module:adjust"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_watch stop_watch:stop " "Elaborating entity \"stop_watch\" for hierarchy \"stop_watch:stop\"" {  } { { "../src/digital_clock_top.v" "stop" { Text "D:/my_file/project_fpga/shizhong/src/digital_clock_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div stop_watch:stop\|clk_div:clk_div_10ms " "Elaborating entity \"clk_div\" for hierarchy \"stop_watch:stop\|clk_div:clk_div_10ms\"" {  } { { "../src/stop_watch.v" "clk_div_10ms" { Text "D:/my_file/project_fpga/shizhong/src/stop_watch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_seg7_display led_seg7_display:len_seg7 " "Elaborating entity \"led_seg7_display\" for hierarchy \"led_seg7_display:len_seg7\"" {  } { { "../src/digital_clock_top.v" "len_seg7" { Text "D:/my_file/project_fpga/shizhong/src/digital_clock_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 led_seg7_display.v(57) " "Verilog HDL assignment warning at led_seg7_display.v(57): truncated value with size 6 to match size of target (3)" {  } { { "../src/led_seg7_display.v" "" { Text "D:/my_file/project_fpga/shizhong/src/led_seg7_display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717015 "|digital_clock_top|led_seg7_display:len_seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 led_seg7_display.v(59) " "Verilog HDL assignment warning at led_seg7_display.v(59): truncated value with size 6 to match size of target (3)" {  } { { "../src/led_seg7_display.v" "" { Text "D:/my_file/project_fpga/shizhong/src/led_seg7_display.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697358717015 "|digital_clock_top|led_seg7_display:len_seg7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div led_seg7_display:len_seg7\|clk_div:clk_div_1ms " "Elaborating entity \"clk_div\" for hierarchy \"led_seg7_display:len_seg7\|clk_div:clk_div_1ms\"" {  } { { "../src/led_seg7_display.v" "clk_div_1ms" { Text "D:/my_file/project_fpga/shizhong/src/led_seg7_display.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_music alarm_music:alarm " "Elaborating entity \"alarm_music\" for hierarchy \"alarm_music:alarm\"" {  } { { "../src/digital_clock_top.v" "alarm" { Text "D:/my_file/project_fpga/shizhong/src/digital_clock_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697358717017 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/alarm_music.v" "" { Text "D:/my_file/project_fpga/shizhong/src/alarm_music.v" 47 -1 0 } } { "../src/time_counter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/time_counter.v" 67 -1 0 } } { "../src/adjust_module.v" "" { Text "D:/my_file/project_fpga/shizhong/src/adjust_module.v" 119 -1 0 } } { "../src/time_counter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/time_counter.v" 130 -1 0 } } { "../src/key_filter.v" "" { Text "D:/my_file/project_fpga/shizhong/src/key_filter.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1697358717848 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1697358717848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1697358718315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/my_file/project_fpga/shizhong/prj/output_files/timeclk.map.smsg " "Generated suppressed messages file D:/my_file/project_fpga/shizhong/prj/output_files/timeclk.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1697358720513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697358720628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697358720628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1270 " "Implemented 1270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697358720712 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697358720712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1249 " "Implemented 1249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1697358720712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697358720712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697358720743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 16:32:00 2023 " "Processing ended: Sun Oct 15 16:32:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697358720743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697358720743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697358720743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697358720743 ""}
