Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "memory.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "memory"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\memory.v" into library work
Parsing module <memory>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <memory>.
Reading initialization file \"P:/input.mem\".
WARNING:HDLCompiler:1670 - "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\memory.v" Line 61: Signal <store> in initial block is partially initialized.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <memory>.
    Related source file is "C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\memory.v".
        VIEW_PORT = 16'b0000000000010000
    Found 16-bit register for signal <o0>.
    Found 1-bit register for signal <memory_ready>.
    Found 16-bit register for signal <old_addr>.
    Found 4096-bit register for signal <n0535[4095:0]>.
    Found 16-bit 256-to-1 multiplexer for signal <addr[7]_store[255][15]_wide_mux_261_OUT> created at line 42.
    Found 16-bit comparator lessequal for signal <n0001> created at line 32
    Found 16-bit comparator equal for signal <n0516> created at line 39
    Summary:
	inferred 4129 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 258 Multiplexer(s).
Unit <memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 1-bit register                                        : 1
 16-bit register                                       : 2
 4096-bit register                                     : 1
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 258
 16-bit 2-to-1 multiplexer                             : 257
 16-bit 256-to-1 multiplexer                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4129
 Flip-Flops                                            : 4129
# Comparators                                          : 2
 16-bit comparator equal                               : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 4098
 1-bit 2-to-1 multiplexer                              : 4080
 1-bit 256-to-1 multiplexer                            : 16
 16-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block memory, actual ratio is 99.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4129
 Flip-Flops                                            : 4129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : memory.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6057
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 21
#      LUT4                        : 16
#      LUT5                        : 4112
#      LUT6                        : 1094
#      MUXCY                       : 7
#      MUXF7                       : 544
#      MUXF8                       : 256
#      VCC                         : 1
# FlipFlops/Latches                : 4129
#      FD                          : 17
#      FDE                         : 4112
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 33
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4129  out of  18224    22%  
 Number of Slice LUTs:                 5248  out of   9112    57%  
    Number used as Logic:              5248  out of   9112    57%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5248
   Number with an unused Flip Flop:    1119  out of   5248    21%  
   Number with an unused LUT:             0  out of   5248     0%  
   Number of fully used LUT-FF pairs:  4129  out of   5248    78%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    232    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4129  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.008ns (Maximum Frequency: 249.501MHz)
   Minimum input arrival time before clock: 6.745ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.008ns (frequency: 249.501MHz)
  Total number of paths / destination ports: 8738 / 4145
-------------------------------------------------------------------------
Delay:               4.008ns (Levels of Logic = 9)
  Source:            old_addr_2 (FF)
  Destination:       memory_ready (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: old_addr_2 to memory_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.845  old_addr_2 (old_addr_2)
     LUT6:I3->O            1   0.205   0.000  Mcompar_n0516_lut<0> (Mcompar_n0516_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0516_cy<0> (Mcompar_n0516_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0516_cy<1> (Mcompar_n0516_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0516_cy<2> (Mcompar_n0516_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0516_cy<3> (Mcompar_n0516_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0516_cy<4> (Mcompar_n0516_cy<4>)
     MUXCY:CI->O          18   0.019   1.050  Mcompar_n0516_cy<5> (n0516)
     LUT2:I1->O            1   0.205   0.684  memory_ready_glue_set (memory_ready_glue_set)
     LUT2:I0->O            1   0.203   0.000  memory_ready_rstpot (memory_ready_rstpot)
     FD:D                      0.102          memory_ready
    ----------------------------------------
    Total                      4.008ns (1.429ns logic, 2.579ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 77329 / 8241
-------------------------------------------------------------------------
Offset:              6.745ns (Levels of Logic = 5)
  Source:            addr<12> (PAD)
  Destination:       store_0_0 (FF)
  Destination Clock: clk rising

  Data Path: addr<12> to store_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  addr_12_IBUF (addr_12_IBUF)
     LUT3:I0->O            1   0.205   0.580  addr[15]_GND_1_o_LessThan_3_o1_SW0 (N2)
     LUT6:I5->O            4   0.205   0.684  addr[15]_GND_1_o_LessThan_3_o1 (addr[15]_GND_1_o_LessThan_3_o)
     LUT3:I2->O         1024   0.205   2.460  addr[7]_addr[15]_AND_511_o11 (addr[7]_addr[15]_AND_511_o1)
     LUT5:I1->O            1   0.203   0.000  mux110001 (store[255][15]_i0[15]_mux_4_OUT<0>)
     FDE:D                     0.102          store_0_4080
    ----------------------------------------
    Total                      6.745ns (2.142ns logic, 4.603ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            store_0_271 (FF)
  Destination:       port<15> (PAD)
  Source Clock:      clk rising

  Data Path: store_0_271 to port<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  store_0_271 (store_0_271)
     OBUF:I->O                 2.571          port_15_OBUF (port<15>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.008|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.41 secs
 
--> 

Total memory usage is 307604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

