// Seed: 1056434438
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3
);
  wire id_5;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output tri0  id_4
);
  always id_0 = ~1;
  module_0(
      id_3, id_3, id_4, id_3
  );
endmodule
module module_2 (
    output wire  id_0,
    input  wor   id_1,
    input  tri   id_2,
    output uwire id_3
);
  wire id_5;
  module_0(
      id_2, id_2, id_3, id_1
  );
endmodule : id_6
