ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB693:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** 
   3:main_cm4.c    **** ********************************************************************************/
   4:main_cm4.c    **** 
   5:main_cm4.c    **** #include "project.h"
   6:main_cm4.c    **** #include "GUI.h"
   7:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   8:main_cm4.c    **** #include "cy_eink_library.h"
   9:main_cm4.c    **** #include "LCDConf.h"
  10:main_cm4.c    **** #include <stdlib.h>
  11:main_cm4.c    **** #include "algorithme.h"
  12:main_cm4.c    **** #include "FreeRTOS.h"
  13:main_cm4.c    **** #include "queue.h"
  14:main_cm4.c    **** #include "task.h"     
  15:main_cm4.c    **** #include "semphr.h"
  16:main_cm4.c    **** #include "display_task.h"
  17:main_cm4.c    **** #include "touch_task.h"
  18:main_cm4.c    **** #include "MAX30102.h"
  19:main_cm4.c    **** #include "variables.h"
  20:main_cm4.c    **** #include "bmi160_task.h"
  21:main_cm4.c    **** #include "bmi160.h"
  22:main_cm4.c    **** #include "bmi160_defs.h"
  23:main_cm4.c    **** 
  24:main_cm4.c    **** 
  25:main_cm4.c    **** /* Priorities of user tasks in this project */
  26:main_cm4.c    **** #define TASK_TOUCH_PRIORITY         (10u)
  27:main_cm4.c    **** #define TASK_DISPLAY_PRIORITY       (5u)
  28:main_cm4.c    **** #define TASK_BOUTON_PRIORITY        (4u)
  29:main_cm4.c    **** #define TASK_SAMPLE_PRIORITY        (4u)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 2


  30:main_cm4.c    **** #define TASK_FILTER_PRIORITY        (4u)
  31:main_cm4.c    **** #define TASK_RESULT_PROIRITY        (4u)
  32:main_cm4.c    **** 
  33:main_cm4.c    **** 
  34:main_cm4.c    **** /* Stack sizes of user tasks in this project */
  35:main_cm4.c    **** #define DISPLAY_TASK_STACK_SIZE     (1024u)
  36:main_cm4.c    **** #define TOUCH_TASK_STACK_SIZE       (configMINIMAL_STACK_SIZE)
  37:main_cm4.c    **** #define BOUTON_TASK_STACK_SIZE      (configMINIMAL_STACK_SIZE)
  38:main_cm4.c    **** 
  39:main_cm4.c    **** 
  40:main_cm4.c    **** /* Variables globales*/
  41:main_cm4.c    **** volatile SemaphoreHandle_t bouton_semph;
  42:main_cm4.c    **** volatile SemaphoreHandle_t active_task;
  43:main_cm4.c    **** 
  44:main_cm4.c    **** 
  45:main_cm4.c    **** /*************************************************************************/
  46:main_cm4.c    **** /*!
  47:main_cm4.c    ****  * @ Résumé Cette fonction permet d'écrire une valeur 
  48:main_cm4.c    ****  * dans un registre du BMI160.
  49:main_cm4.c    ****  *
  50:main_cm4.c    ****  * @param[in] dev_adresse  : adresse fixe du capteur
  51:main_cm4.c    ****  * @param[in] reg_adresse  : adresse du registre dans lequel il faut écrire
  52:main_cm4.c    ****  * @param[in] data         : tableau où les données contenant les valeurs à écrire
  53:main_cm4.c    ****  * @param[in] length       : nombre de bits à écrire
  54:main_cm4.c    ****  * 
  55:main_cm4.c    ****  *
  56:main_cm4.c    ****  * @return 0
  57:main_cm4.c    ****  * 
  58:main_cm4.c    ****  */
  59:main_cm4.c    **** 
  60:main_cm4.c    **** void isr_bouton(void){
  29              		.loc 1 60 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  61:main_cm4.c    ****     
  62:main_cm4.c    ****     xSemaphoreGiveFromISR(bouton_semph, NULL);
  37              		.loc 1 62 0
  38 0002 0F4B     		ldr	r3, .L4
  39 0004 1868     		ldr	r0, [r3]
  40 0006 0021     		movs	r1, #0
  41 0008 FFF7FEFF 		bl	xQueueGiveFromISR
  42              	.LVL0:
  63:main_cm4.c    ****     CyDelay(1000);      // more or less ??
  43              		.loc 1 63 0
  44 000c 4FF47A70 		mov	r0, #1000
  45 0010 FFF7FEFF 		bl	Cy_SysLib_Delay
  46              	.LVL1:
  47              	.LBB14:
  48              	.LBB15:
  49              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 3


   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 4


  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 5


 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 6


 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 7


 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 8


 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 9


 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 10


 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 11


 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 12


 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 13


 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 14


 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 15


 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 16


 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 17


 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 18


 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 19


 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 20


 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 21


1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 22


1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 23


1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 24


1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 25


1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 26


1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 27


1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 28


1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 29


1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 30


1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 31


1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  50              		.loc 2 1603 0
  51 0014 0B4B     		ldr	r3, .L4+4
  52 0016 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  53              		.loc 2 1605 0
  54 0018 1022     		movs	r2, #16
  55 001a 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  56              		.loc 2 1608 0
  57 001c 5B69     		ldr	r3, [r3, #20]
  58              	.LVL2:
  59              	.LBE15:
  60              	.LBE14:
  64:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
  65:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
  61              		.loc 1 65 0
  62 001e 0A4B     		ldr	r3, .L4+8
  63 0020 B3F90030 		ldrsh	r3, [r3]
  64              	.LVL3:
  65              	.LBB16:
  66              	.LBB17:
  67              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 32


  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 33


  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 34


 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 35


 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 36


 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 37


 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 38


 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 39


 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 40


 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 41


 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 42


 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 43


 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 44


 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 45


 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 46


 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 47


 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 48


 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 49


 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 50


1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 51


1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 52


1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 53


1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 54


1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 55


1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 56


1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 57


1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 58


1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 59


1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 60


1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 61


1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 62


1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  68              		.loc 3 1776 0
  69 0024 002B     		cmp	r3, #0
  70 0026 09DB     		blt	.L1
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 3 1778 0
  72 0028 5A09     		lsrs	r2, r3, #5
  73 002a 03F01F03 		and	r3, r3, #31
  74              	.LVL4:
  75 002e 0121     		movs	r1, #1
  76 0030 01FA03F3 		lsl	r3, r1, r3
  77 0034 6032     		adds	r2, r2, #96
  78 0036 0549     		ldr	r1, .L4+12
  79 0038 41F82230 		str	r3, [r1, r2, lsl #2]
  80              	.LVL5:
  81              	.L1:
  82 003c 08BD     		pop	{r3, pc}
  83              	.L5:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 63


  84 003e 00BF     		.align	2
  85              	.L4:
  86 0040 00000000 		.word	bouton_semph
  87 0044 00003240 		.word	1077018624
  88 0048 00000000 		.word	Bouton_ISR_cfg
  89 004c 00E100E0 		.word	-536813312
  90              	.LBE17:
  91              	.LBE16:
  92              		.cfi_endproc
  93              	.LFE693:
  94              		.size	isr_bouton, .-isr_bouton
  95              		.section	.text.Task_Bouton2,"ax",%progbits
  96              		.align	2
  97              		.global	Task_Bouton2
  98              		.thumb
  99              		.thumb_func
 100              		.type	Task_Bouton2, %function
 101              	Task_Bouton2:
 102              	.LFB694:
  66:main_cm4.c    **** 
  67:main_cm4.c    **** }
  68:main_cm4.c    **** 
  69:main_cm4.c    **** /*!
  70:main_cm4.c    ****  * @ Résumé Cette fonction permet d'écrire une valeur 
  71:main_cm4.c    ****  * dans un registre du BMI160.
  72:main_cm4.c    ****  *
  73:main_cm4.c    ****  * @param[in] dev_adresse  : adresse fixe du capteur
  74:main_cm4.c    ****  * @param[in] reg_adresse  : adresse du registre dans lequel il faut écrire
  75:main_cm4.c    ****  * @param[in] data         : tableau où les données contenant les valeurs à écrire
  76:main_cm4.c    ****  * @param[in] length       : nombre de bits à écrire
  77:main_cm4.c    ****  * 
  78:main_cm4.c    ****  *
  79:main_cm4.c    ****  * @return 0
  80:main_cm4.c    ****  * 
  81:main_cm4.c    ****  */
  82:main_cm4.c    **** 
  83:main_cm4.c    **** void Task_Bouton2(void *arg){
 103              		.loc 1 83 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 0, uses_anonymous_args = 0
 107              	.LVL6:
 108 0000 00B5     		push	{lr}
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              		.cfi_def_cfa_offset 16
  84:main_cm4.c    ****     
  85:main_cm4.c    ****     (void) arg;
  86:main_cm4.c    ****     
  87:main_cm4.c    ****     touch_data_t currentTouch = NO_TOUCH;
 113              		.loc 1 87 0
 114 0004 0323     		movs	r3, #3
 115 0006 8DF80730 		strb	r3, [sp, #7]
 116              	.LVL7:
 117              	.L7:
  88:main_cm4.c    ****     
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 64


  89:main_cm4.c    ****     for(;;){
  90:main_cm4.c    ****         
  91:main_cm4.c    ****         if(xSemaphoreTake(bouton_semph, portMAX_DELAY) == pdTRUE){
 118              		.loc 1 91 0
 119 000a 0C4B     		ldr	r3, .L10
 120 000c 1868     		ldr	r0, [r3]
 121 000e 4FF0FF31 		mov	r1, #-1
 122 0012 FFF7FEFF 		bl	xQueueSemaphoreTake
 123              	.LVL8:
 124 0016 0128     		cmp	r0, #1
 125 0018 F7D1     		bne	.L7
  92:main_cm4.c    ****             
  93:main_cm4.c    ****             currentTouch =  BUTTON2_TOUCHED;
 126              		.loc 1 93 0
 127 001a 02A9     		add	r1, sp, #8
 128 001c 0223     		movs	r3, #2
 129 001e 01F8013D 		strb	r3, [r1, #-1]!
  94:main_cm4.c    ****             xQueueSend(touchDataQ, &currentTouch, ( TickType_t ) 0);
 130              		.loc 1 94 0
 131 0022 0023     		movs	r3, #0
 132 0024 1A46     		mov	r2, r3
 133 0026 0648     		ldr	r0, .L10+4
 134 0028 0068     		ldr	r0, [r0]
 135 002a FFF7FEFF 		bl	xQueueGenericSend
 136              	.LVL9:
  95:main_cm4.c    ****             currentTouch = NO_TOUCH;
 137              		.loc 1 95 0
 138 002e 0323     		movs	r3, #3
 139 0030 8DF80730 		strb	r3, [sp, #7]
  96:main_cm4.c    ****             vTaskDelay(pdMS_TO_TICKS(100));
 140              		.loc 1 96 0
 141 0034 6420     		movs	r0, #100
 142 0036 FFF7FEFF 		bl	vTaskDelay
 143              	.LVL10:
 144 003a E6E7     		b	.L7
 145              	.L11:
 146              		.align	2
 147              	.L10:
 148 003c 00000000 		.word	bouton_semph
 149 0040 00000000 		.word	touchDataQ
 150              		.cfi_endproc
 151              	.LFE694:
 152              		.size	Task_Bouton2, .-Task_Bouton2
 153              		.section	.text.vSample_task,"ax",%progbits
 154              		.align	2
 155              		.global	vSample_task
 156              		.thumb
 157              		.thumb_func
 158              		.type	vSample_task, %function
 159              	vSample_task:
 160              	.LFB695:
  97:main_cm4.c    ****             
  98:main_cm4.c    ****             //vTaskDelay(pdMS_TO_TICKS(20));
  99:main_cm4.c    ****         }
 100:main_cm4.c    **** 
 101:main_cm4.c    ****     }
 102:main_cm4.c    **** }
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 65


 103:main_cm4.c    **** 
 104:main_cm4.c    **** /*!
 105:main_cm4.c    ****  * @ Résumé Cette tâche permet l'acquisition des données
 106:main_cm4.c    ****  * et la vérification de l'interruption.
 107:main_cm4.c    ****  *
 108:main_cm4.c    ****  * @param[in] : none
 109:main_cm4.c    ****  *
 110:main_cm4.c    ****  * @return none
 111:main_cm4.c    ****  * 
 112:main_cm4.c    ****  */
 113:main_cm4.c    **** void vSample_task(void *arg){
 161              		.loc 1 113 0
 162              		.cfi_startproc
 163              		@ Volatile: function does not return.
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              	.LVL11:
 167 0000 08B5     		push	{r3, lr}
 168              		.cfi_def_cfa_offset 8
 169              		.cfi_offset 3, -8
 170              		.cfi_offset 14, -4
 171              	.LVL12:
 172              	.L15:
 114:main_cm4.c    ****     
 115:main_cm4.c    ****     (void) arg;
 116:main_cm4.c    ****     for (;;){
 117:main_cm4.c    ****            
 118:main_cm4.c    ****         for(indexBuffer=0; indexBuffer<BUFFER_LENGTH; indexBuffer++)
 173              		.loc 1 118 0
 174 0002 0022     		movs	r2, #0
 175 0004 114B     		ldr	r3, .L18
 176 0006 1A80     		strh	r2, [r3]	@ movhi
 177 0008 0DE0     		b	.L13
 178              	.L14:
 119:main_cm4.c    ****         {
 120:main_cm4.c    ****             get_accData ();                             // Regarde s'il y a du mouvement et si oui 
 179              		.loc 1 120 0 discriminator 3
 180 000a FFF7FEFF 		bl	get_accData
 181              	.LVL13:
 121:main_cm4.c    ****             readFIFO(red, ir, indexBuffer);             // Procède à la lecture des données
 182              		.loc 1 121 0 discriminator 3
 183 000e 0F4C     		ldr	r4, .L18
 184 0010 2288     		ldrh	r2, [r4]
 185 0012 0F49     		ldr	r1, .L18+4
 186 0014 0F48     		ldr	r0, .L18+8
 187 0016 FFF7FEFF 		bl	readFIFO
 188              	.LVL14:
 122:main_cm4.c    ****             vTaskDelay(pdMS_TO_TICKS(3));
 189              		.loc 1 122 0 discriminator 3
 190 001a 0320     		movs	r0, #3
 191 001c FFF7FEFF 		bl	vTaskDelay
 192              	.LVL15:
 118:main_cm4.c    ****         {
 193              		.loc 1 118 0 discriminator 3
 194 0020 2388     		ldrh	r3, [r4]
 195 0022 0133     		adds	r3, r3, #1
 196 0024 2380     		strh	r3, [r4]	@ movhi
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 66


 197              	.L13:
 118:main_cm4.c    ****         {
 198              		.loc 1 118 0 is_stmt 0 discriminator 1
 199 0026 094B     		ldr	r3, .L18
 200 0028 1B88     		ldrh	r3, [r3]
 201 002a B3F57A7F 		cmp	r3, #1000
 202 002e ECD3     		bcc	.L14
 123:main_cm4.c    ****                
 124:main_cm4.c    ****         }
 125:main_cm4.c    ****         if(indexBuffer == BUFFER_LENGTH){
 203              		.loc 1 125 0 is_stmt 1
 204 0030 E7D1     		bne	.L15
 126:main_cm4.c    ****             indexBuffer = 0;                            // Lorsque le buffer est plein, on reprend 
 205              		.loc 1 126 0
 206 0032 0022     		movs	r2, #0
 207 0034 054B     		ldr	r3, .L18
 208 0036 1A80     		strh	r2, [r3]	@ movhi
 127:main_cm4.c    ****             vTaskResume(xFiltering);
 209              		.loc 1 127 0
 210 0038 074B     		ldr	r3, .L18+12
 211 003a 1868     		ldr	r0, [r3]
 212 003c FFF7FEFF 		bl	vTaskResume
 213              	.LVL16:
 128:main_cm4.c    ****             vTaskSuspend(xSample); 
 214              		.loc 1 128 0
 215 0040 064B     		ldr	r3, .L18+16
 216 0042 1868     		ldr	r0, [r3]
 217 0044 FFF7FEFF 		bl	vTaskSuspend
 218              	.LVL17:
 219 0048 DBE7     		b	.L15
 220              	.L19:
 221 004a 00BF     		.align	2
 222              	.L18:
 223 004c 00000000 		.word	indexBuffer
 224 0050 00000000 		.word	ir
 225 0054 00000000 		.word	red
 226 0058 00000000 		.word	xFiltering
 227 005c 00000000 		.word	xSample
 228              		.cfi_endproc
 229              	.LFE695:
 230              		.size	vSample_task, .-vSample_task
 231              		.section	.text.vFiltering_task,"ax",%progbits
 232              		.align	2
 233              		.global	vFiltering_task
 234              		.thumb
 235              		.thumb_func
 236              		.type	vFiltering_task, %function
 237              	vFiltering_task:
 238              	.LFB696:
 129:main_cm4.c    ****         }
 130:main_cm4.c    ****     
 131:main_cm4.c    ****     }
 132:main_cm4.c    **** 
 133:main_cm4.c    **** }
 134:main_cm4.c    **** 
 135:main_cm4.c    **** /*!
 136:main_cm4.c    ****  * @ Résumé Cette tâche permet de filtre les signaux acquis.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 67


 137:main_cm4.c    ****  *
 138:main_cm4.c    ****  * @param[in] : none
 139:main_cm4.c    ****  *
 140:main_cm4.c    ****  * @return none
 141:main_cm4.c    ****  * 
 142:main_cm4.c    ****  */
 143:main_cm4.c    **** 
 144:main_cm4.c    **** void vFiltering_task(void *arg){
 239              		.loc 1 144 0
 240              		.cfi_startproc
 241              		@ Volatile: function does not return.
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              	.LVL18:
 245 0000 08B5     		push	{r3, lr}
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 3, -8
 248              		.cfi_offset 14, -4
 249              	.LVL19:
 250              	.L21:
 145:main_cm4.c    ****     (void) arg;
 146:main_cm4.c    ****     for(;;){
 147:main_cm4.c    ****  
 148:main_cm4.c    ****         filtre(red, filteredRED);
 251              		.loc 1 148 0 discriminator 1
 252 0002 0849     		ldr	r1, .L23
 253 0004 0848     		ldr	r0, .L23+4
 254 0006 FFF7FEFF 		bl	filtre
 255              	.LVL20:
 149:main_cm4.c    ****         filtre(ir, filteredIR);
 256              		.loc 1 149 0 discriminator 1
 257 000a 0849     		ldr	r1, .L23+8
 258 000c 0848     		ldr	r0, .L23+12
 259 000e FFF7FEFF 		bl	filtre
 260              	.LVL21:
 150:main_cm4.c    ****         
 151:main_cm4.c    ****         vTaskResume(xResults);
 261              		.loc 1 151 0 discriminator 1
 262 0012 084B     		ldr	r3, .L23+16
 263 0014 1868     		ldr	r0, [r3]
 264 0016 FFF7FEFF 		bl	vTaskResume
 265              	.LVL22:
 152:main_cm4.c    ****         vTaskSuspend(xFiltering);
 266              		.loc 1 152 0 discriminator 1
 267 001a 074B     		ldr	r3, .L23+20
 268 001c 1868     		ldr	r0, [r3]
 269 001e FFF7FEFF 		bl	vTaskSuspend
 270              	.LVL23:
 271 0022 EEE7     		b	.L21
 272              	.L24:
 273              		.align	2
 274              	.L23:
 275 0024 00000000 		.word	filteredRED
 276 0028 00000000 		.word	red
 277 002c 00000000 		.word	filteredIR
 278 0030 00000000 		.word	ir
 279 0034 00000000 		.word	xResults
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 68


 280 0038 00000000 		.word	xFiltering
 281              		.cfi_endproc
 282              	.LFE696:
 283              		.size	vFiltering_task, .-vFiltering_task
 284              		.section	.text.vResults,"ax",%progbits
 285              		.align	2
 286              		.global	vResults
 287              		.thumb
 288              		.thumb_func
 289              		.type	vResults, %function
 290              	vResults:
 291              	.LFB697:
 153:main_cm4.c    ****     }
 154:main_cm4.c    ****     
 155:main_cm4.c    **** }
 156:main_cm4.c    **** 
 157:main_cm4.c    **** /*!
 158:main_cm4.c    ****  * @ Résumé Cette tâche calcule le BPM et le SpO2 
 159:main_cm4.c    ****  *
 160:main_cm4.c    ****  * @param[in] : none
 161:main_cm4.c    ****  * 
 162:main_cm4.c    ****  * @return none
 163:main_cm4.c    ****  * 
 164:main_cm4.c    ****  */
 165:main_cm4.c    **** 
 166:main_cm4.c    **** void vResults(void *arg){
 292              		.loc 1 166 0
 293              		.cfi_startproc
 294              		@ Volatile: function does not return.
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              	.LVL24:
 298 0000 08B5     		push	{r3, lr}
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 3, -8
 301              		.cfi_offset 14, -4
 302              	.LVL25:
 303              	.L27:
 167:main_cm4.c    ****     (void) arg;
 168:main_cm4.c    ****     for(;;){
 169:main_cm4.c    ****     
 170:main_cm4.c    ****         if(indexBuffer == 0){
 304              		.loc 1 170 0
 305 0002 0C4B     		ldr	r3, .L29
 306 0004 1B88     		ldrh	r3, [r3]
 307 0006 83B9     		cbnz	r3, .L26
 171:main_cm4.c    ****             SPO2 = calculSpO2(red, ir, 0, BUFFER_LENGTH);
 308              		.loc 1 171 0
 309 0008 4FF47A73 		mov	r3, #1000
 310 000c 0022     		movs	r2, #0
 311 000e 0A49     		ldr	r1, .L29+4
 312 0010 0A48     		ldr	r0, .L29+8
 313 0012 FFF7FEFF 		bl	calculSpO2
 314              	.LVL26:
 315 0016 0A4B     		ldr	r3, .L29+12
 316 0018 1860     		str	r0, [r3]	@ float
 172:main_cm4.c    ****             BPM = HeartRate(filteredIR, 0, BUFFER_LENGTH);
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 69


 317              		.loc 1 172 0
 318 001a 4FF47A72 		mov	r2, #1000
 319 001e 0021     		movs	r1, #0
 320 0020 0848     		ldr	r0, .L29+16
 321 0022 FFF7FEFF 		bl	HeartRate
 322              	.LVL27:
 323 0026 084B     		ldr	r3, .L29+20
 324 0028 1860     		str	r0, [r3]	@ float
 325              	.L26:
 173:main_cm4.c    ****         }
 174:main_cm4.c    ****         
 175:main_cm4.c    ****         vTaskSuspend(xResults);
 326              		.loc 1 175 0
 327 002a 084B     		ldr	r3, .L29+24
 328 002c 1868     		ldr	r0, [r3]
 329 002e FFF7FEFF 		bl	vTaskSuspend
 330              	.LVL28:
 176:main_cm4.c    ****     }
 331              		.loc 1 176 0
 332 0032 E6E7     		b	.L27
 333              	.L30:
 334              		.align	2
 335              	.L29:
 336 0034 00000000 		.word	indexBuffer
 337 0038 00000000 		.word	ir
 338 003c 00000000 		.word	red
 339 0040 00000000 		.word	SPO2
 340 0044 00000000 		.word	filteredIR
 341 0048 00000000 		.word	BPM
 342 004c 00000000 		.word	xResults
 343              		.cfi_endproc
 344              	.LFE697:
 345              		.size	vResults, .-vResults
 346              		.section	.text.main,"ax",%progbits
 347              		.align	2
 348              		.global	main
 349              		.thumb
 350              		.thumb_func
 351              		.type	main, %function
 352              	main:
 353              	.LFB698:
 177:main_cm4.c    ****        
 178:main_cm4.c    **** }
 179:main_cm4.c    **** 
 180:main_cm4.c    **** /***************************************************************/
 181:main_cm4.c    **** 
 182:main_cm4.c    **** int main(void)
 183:main_cm4.c    **** {
 354              		.loc 1 183 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 359              		.cfi_def_cfa_offset 20
 360              		.cfi_offset 4, -20
 361              		.cfi_offset 5, -16
 362              		.cfi_offset 6, -12
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 70


 363              		.cfi_offset 7, -8
 364              		.cfi_offset 14, -4
 365 0002 83B0     		sub	sp, sp, #12
 366              		.cfi_def_cfa_offset 32
 184:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
 367              		.loc 1 184 0
 368 0004 0322     		movs	r2, #3
 369 0006 0021     		movs	r1, #0
 370 0008 0120     		movs	r0, #1
 371 000a FFF7FEFF 		bl	xQueueGenericCreate
 372              	.LVL29:
 373 000e 3D4B     		ldr	r3, .L35
 374 0010 1860     		str	r0, [r3]
 375              	.LBB18:
 376              	.LBB19:
 377              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 71


  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 72


  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 378              		.loc 4 131 0
 379              		.syntax unified
 380              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 381 0012 62B6     		cpsie i
 382              	@ 0 "" 2
 383              		.thumb
 384              		.syntax unified
 385              	.LBE19:
 386              	.LBE18:
 185:main_cm4.c    ****     
 186:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 187:main_cm4.c    ****     
 188:main_cm4.c    ****     DisplayInit();
 387              		.loc 1 188 0
 388 0014 FFF7FEFF 		bl	DisplayInit
 389              	.LVL30:
 189:main_cm4.c    ****     I2C_MAX_Start();
 390              		.loc 1 189 0
 391 0018 FFF7FEFF 		bl	I2C_MAX_Start
 392              	.LVL31:
 190:main_cm4.c    ****     MAX30102_config();
 393              		.loc 1 190 0
 394 001c FFF7FEFF 		bl	MAX30102_config
 395              	.LVL32:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 73


 191:main_cm4.c    ****     UART_1_Start();
 396              		.loc 1 191 0
 397 0020 FFF7FEFF 		bl	UART_1_Start
 398              	.LVL33:
 192:main_cm4.c    ****     Task_Motion();
 399              		.loc 1 192 0
 400 0024 FFF7FEFF 		bl	Task_Motion
 401              	.LVL34:
 193:main_cm4.c    **** 
 194:main_cm4.c    ****     touchDataQ = xQueueCreate(10, sizeof(touch_data_t));
 402              		.loc 1 194 0
 403 0028 0022     		movs	r2, #0
 404 002a 0121     		movs	r1, #1
 405 002c 0A20     		movs	r0, #10
 406 002e FFF7FEFF 		bl	xQueueGenericCreate
 407              	.LVL35:
 408 0032 354B     		ldr	r3, .L35+4
 409 0034 1860     		str	r0, [r3]
 195:main_cm4.c    ****     
 196:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
 410              		.loc 1 196 0
 411 0036 354C     		ldr	r4, .L35+8
 412 0038 3549     		ldr	r1, .L35+12
 413 003a 2046     		mov	r0, r4
 414 003c FFF7FEFF 		bl	Cy_SysInt_Init
 415              	.LVL36:
 197:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 416              		.loc 1 197 0
 417 0040 B4F90030 		ldrsh	r3, [r4]
 418              	.LVL37:
 419              	.LBB20:
 420              	.LBB21:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 421              		.loc 3 1776 0
 422 0044 002B     		cmp	r3, #0
 423 0046 08DB     		blt	.L32
 424              		.loc 3 1778 0
 425 0048 5A09     		lsrs	r2, r3, #5
 426 004a 03F01F00 		and	r0, r3, #31
 427 004e 0121     		movs	r1, #1
 428 0050 8140     		lsls	r1, r1, r0
 429 0052 6032     		adds	r2, r2, #96
 430 0054 2F48     		ldr	r0, .L35+16
 431 0056 40F82210 		str	r1, [r0, r2, lsl #2]
 432              	.L32:
 433              	.LVL38:
 434              	.LBE21:
 435              	.LBE20:
 436              	.LBB22:
 437              	.LBB23:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 438              		.loc 3 1687 0
 439 005a 002B     		cmp	r3, #0
 440 005c 08DB     		blt	.L33
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 441              		.loc 3 1689 0
 442 005e 5909     		lsrs	r1, r3, #5
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 74


 443 0060 03F01F03 		and	r3, r3, #31
 444              	.LVL39:
 445 0064 0122     		movs	r2, #1
 446 0066 02FA03F3 		lsl	r3, r2, r3
 447 006a 2A4A     		ldr	r2, .L35+16
 448 006c 42F82130 		str	r3, [r2, r1, lsl #2]
 449              	.L33:
 450              	.LVL40:
 451              	.LBE23:
 452              	.LBE22:
 198:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
 199:main_cm4.c    ****     
 200:main_cm4.c    ****          
 201:main_cm4.c    ****     /* Create the user Tasks. See the respective Task definition for more
 202:main_cm4.c    ****        details of these tasks */       
 203:main_cm4.c    ****     
 204:main_cm4.c    ****     xTaskCreate(Task_Touch, "Touch Task", TOUCH_TASK_STACK_SIZE, NULL, TASK_TOUCH_PRIORITY, NULL);
 453              		.loc 1 204 0
 454 0070 0024     		movs	r4, #0
 455 0072 0194     		str	r4, [sp, #4]
 456 0074 0A23     		movs	r3, #10
 457 0076 0093     		str	r3, [sp]
 458 0078 2346     		mov	r3, r4
 459 007a 8022     		movs	r2, #128
 460 007c 2649     		ldr	r1, .L35+20
 461 007e 2748     		ldr	r0, .L35+24
 462 0080 FFF7FEFF 		bl	xTaskCreate
 463              	.LVL41:
 205:main_cm4.c    **** 
 206:main_cm4.c    ****     xTaskCreate(Task_AffichageGraphique, "Task A", DISPLAY_TASK_STACK_SIZE, NULL, TASK_DISPLAY_PRIO
 464              		.loc 1 206 0
 465 0084 0194     		str	r4, [sp, #4]
 466 0086 0523     		movs	r3, #5
 467 0088 0093     		str	r3, [sp]
 468 008a 2346     		mov	r3, r4
 469 008c 4FF48062 		mov	r2, #1024
 470 0090 2349     		ldr	r1, .L35+28
 471 0092 2448     		ldr	r0, .L35+32
 472 0094 FFF7FEFF 		bl	xTaskCreate
 473              	.LVL42:
 207:main_cm4.c    ****     
 208:main_cm4.c    ****     xTaskCreate(Task_Bouton2, "Task Bouton 2", BOUTON_TASK_STACK_SIZE, NULL, TASK_BOUTON_PRIORITY, 
 474              		.loc 1 208 0
 475 0098 0194     		str	r4, [sp, #4]
 476 009a 0425     		movs	r5, #4
 477 009c 0095     		str	r5, [sp]
 478 009e 2346     		mov	r3, r4
 479 00a0 8022     		movs	r2, #128
 480 00a2 2149     		ldr	r1, .L35+36
 481 00a4 2148     		ldr	r0, .L35+40
 482 00a6 FFF7FEFF 		bl	xTaskCreate
 483              	.LVL43:
 209:main_cm4.c    ****     
 210:main_cm4.c    ****     xTaskCreate(vSample_task, "Acquisition",1024,NULL, TASK_SAMPLE_PRIORITY,&xSample);
 484              		.loc 1 210 0
 485 00aa 214B     		ldr	r3, .L35+44
 486 00ac 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 75


 487 00ae 0095     		str	r5, [sp]
 488 00b0 2346     		mov	r3, r4
 489 00b2 4FF48062 		mov	r2, #1024
 490 00b6 1F49     		ldr	r1, .L35+48
 491 00b8 1F48     		ldr	r0, .L35+52
 492 00ba FFF7FEFF 		bl	xTaskCreate
 493              	.LVL44:
 211:main_cm4.c    ****     
 212:main_cm4.c    ****     xTaskCreate(vFiltering_task, "Filtrage", 1024, NULL, TASK_FILTER_PRIORITY, &xFiltering);
 494              		.loc 1 212 0
 495 00be 1F4F     		ldr	r7, .L35+56
 496 00c0 0197     		str	r7, [sp, #4]
 497 00c2 0095     		str	r5, [sp]
 498 00c4 2346     		mov	r3, r4
 499 00c6 4FF48062 		mov	r2, #1024
 500 00ca 1D49     		ldr	r1, .L35+60
 501 00cc 1D48     		ldr	r0, .L35+64
 502 00ce FFF7FEFF 		bl	xTaskCreate
 503              	.LVL45:
 213:main_cm4.c    ****     
 214:main_cm4.c    ****     xTaskCreate(vResults, "Resultat", 1024, NULL, TASK_RESULT_PROIRITY, &xResults);
 504              		.loc 1 214 0
 505 00d2 1D4E     		ldr	r6, .L35+68
 506 00d4 0196     		str	r6, [sp, #4]
 507 00d6 0095     		str	r5, [sp]
 508 00d8 2346     		mov	r3, r4
 509 00da 4FF48062 		mov	r2, #1024
 510 00de 1B49     		ldr	r1, .L35+72
 511 00e0 1B48     		ldr	r0, .L35+76
 512 00e2 FFF7FEFF 		bl	xTaskCreate
 513              	.LVL46:
 215:main_cm4.c    ****     
 216:main_cm4.c    ****     vTaskSuspend(xFiltering);
 514              		.loc 1 216 0
 515 00e6 3868     		ldr	r0, [r7]
 516 00e8 FFF7FEFF 		bl	vTaskSuspend
 517              	.LVL47:
 217:main_cm4.c    ****     vTaskSuspend(xResults);
 518              		.loc 1 217 0
 519 00ec 3068     		ldr	r0, [r6]
 520 00ee FFF7FEFF 		bl	vTaskSuspend
 521              	.LVL48:
 218:main_cm4.c    ****     
 219:main_cm4.c    ****     /* Start the RTOS scheduler. This function should never return */
 220:main_cm4.c    ****     vTaskStartScheduler();
 522              		.loc 1 220 0
 523 00f2 FFF7FEFF 		bl	vTaskStartScheduler
 524              	.LVL49:
 221:main_cm4.c    ****     
 222:main_cm4.c    **** 
 223:main_cm4.c    ****     /* Halt the CPU if scheduler exits */
 224:main_cm4.c    ****     CY_ASSERT(0);
 525              		.loc 1 224 0
 526 00f6 E021     		movs	r1, #224
 527 00f8 1648     		ldr	r0, .L35+80
 528 00fa FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 529              	.LVL50:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 76


 225:main_cm4.c    **** 
 226:main_cm4.c    **** }
 530              		.loc 1 226 0
 531 00fe 2046     		mov	r0, r4
 532 0100 03B0     		add	sp, sp, #12
 533              		.cfi_def_cfa_offset 20
 534              		@ sp needed
 535 0102 F0BD     		pop	{r4, r5, r6, r7, pc}
 536              	.L36:
 537              		.align	2
 538              	.L35:
 539 0104 00000000 		.word	bouton_semph
 540 0108 00000000 		.word	touchDataQ
 541 010c 00000000 		.word	Bouton_ISR_cfg
 542 0110 00000000 		.word	isr_bouton
 543 0114 00E100E0 		.word	-536813312
 544 0118 00000000 		.word	.LC0
 545 011c 00000000 		.word	Task_Touch
 546 0120 0C000000 		.word	.LC1
 547 0124 00000000 		.word	Task_AffichageGraphique
 548 0128 14000000 		.word	.LC2
 549 012c 00000000 		.word	Task_Bouton2
 550 0130 00000000 		.word	xSample
 551 0134 24000000 		.word	.LC3
 552 0138 00000000 		.word	vSample_task
 553 013c 00000000 		.word	xFiltering
 554 0140 30000000 		.word	.LC4
 555 0144 00000000 		.word	vFiltering_task
 556 0148 00000000 		.word	xResults
 557 014c 3C000000 		.word	.LC5
 558 0150 00000000 		.word	vResults
 559 0154 48000000 		.word	.LC6
 560              		.cfi_endproc
 561              	.LFE698:
 562              		.size	main, .-main
 563              		.comm	active_task,4,4
 564              		.comm	bouton_semph,4,4
 565              		.comm	bmi160Status,4,4
 566              		.section	.rodata.str1.4,"aMS",%progbits,1
 567              		.align	2
 568              	.LC0:
 569 0000 546F7563 		.ascii	"Touch Task\000"
 569      68205461 
 569      736B00
 570 000b 00       		.space	1
 571              	.LC1:
 572 000c 5461736B 		.ascii	"Task A\000"
 572      204100
 573 0013 00       		.space	1
 574              	.LC2:
 575 0014 5461736B 		.ascii	"Task Bouton 2\000"
 575      20426F75 
 575      746F6E20 
 575      3200
 576 0022 0000     		.space	2
 577              	.LC3:
 578 0024 41637175 		.ascii	"Acquisition\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 77


 578      69736974 
 578      696F6E00 
 579              	.LC4:
 580 0030 46696C74 		.ascii	"Filtrage\000"
 580      72616765 
 580      00
 581 0039 000000   		.space	3
 582              	.LC5:
 583 003c 52657375 		.ascii	"Resultat\000"
 583      6C746174 
 583      00
 584 0045 000000   		.space	3
 585              	.LC6:
 586 0048 6D61696E 		.ascii	"main_cm4.c\000"
 586      5F636D34 
 586      2E6300
 587              		.text
 588              	.Letext0:
 589              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 590              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 591              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 592              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 593              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 594              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 595              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 596              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 597              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 598              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 599              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 600              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 601              		.file 17 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 602              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 603              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 604              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 605              		.file 21 "touch_task.h"
 606              		.file 22 ".\\BMI160_driver-master/bmi160_defs.h"
 607              		.file 23 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 608              		.file 24 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 609              		.file 25 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 610              		.file 26 "Generated_Source\\PSoC6/I2C_BMI.h"
 611              		.file 27 "Generated_Source\\PSoC6/I2C_MAX.h"
 612              		.file 28 "Generated_Source\\PSoC6/UART_1.h"
 613              		.file 29 "variables.h"
 614              		.file 30 "bmi160_task.h"
 615              		.file 31 "MAX30102.h"
 616              		.file 32 "algorithme.h"
 617              		.file 33 "display_task.h"
 618              		.section	.debug_info,"",%progbits
 619              	.Ldebug_info0:
 620 0000 6F1A0000 		.4byte	0x1a6f
 621 0004 0400     		.2byte	0x4
 622 0006 00000000 		.4byte	.Ldebug_abbrev0
 623 000a 04       		.byte	0x4
 624 000b 01       		.uleb128 0x1
 625 000c 95130000 		.4byte	.LASF492
 626 0010 0C       		.byte	0xc
 627 0011 A3070000 		.4byte	.LASF493
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 78


 628 0015 780D0000 		.4byte	.LASF494
 629 0019 00000000 		.4byte	.Ldebug_ranges0+0
 630 001d 00000000 		.4byte	0
 631 0021 00000000 		.4byte	.Ldebug_line0
 632 0025 02       		.uleb128 0x2
 633 0026 02       		.byte	0x2
 634 0027 E6030000 		.4byte	0x3e6
 635 002b 05       		.byte	0x5
 636 002c 24       		.byte	0x24
 637 002d E6030000 		.4byte	0x3e6
 638 0031 03       		.uleb128 0x3
 639 0032 D8180000 		.4byte	.LASF0
 640 0036 71       		.sleb128 -15
 641 0037 03       		.uleb128 0x3
 642 0038 2F0D0000 		.4byte	.LASF1
 643 003c 72       		.sleb128 -14
 644 003d 03       		.uleb128 0x3
 645 003e 84220000 		.4byte	.LASF2
 646 0042 73       		.sleb128 -13
 647 0043 03       		.uleb128 0x3
 648 0044 F00D0000 		.4byte	.LASF3
 649 0048 74       		.sleb128 -12
 650 0049 03       		.uleb128 0x3
 651 004a 08100000 		.4byte	.LASF4
 652 004e 75       		.sleb128 -11
 653 004f 03       		.uleb128 0x3
 654 0050 74080000 		.4byte	.LASF5
 655 0054 76       		.sleb128 -10
 656 0055 03       		.uleb128 0x3
 657 0056 17120000 		.4byte	.LASF6
 658 005a 7B       		.sleb128 -5
 659 005b 03       		.uleb128 0x3
 660 005c A81B0000 		.4byte	.LASF7
 661 0060 7C       		.sleb128 -4
 662 0061 03       		.uleb128 0x3
 663 0062 AB110000 		.4byte	.LASF8
 664 0066 7E       		.sleb128 -2
 665 0067 03       		.uleb128 0x3
 666 0068 04060000 		.4byte	.LASF9
 667 006c 7F       		.sleb128 -1
 668 006d 04       		.uleb128 0x4
 669 006e BB080000 		.4byte	.LASF10
 670 0072 00       		.byte	0
 671 0073 04       		.uleb128 0x4
 672 0074 74210000 		.4byte	.LASF11
 673 0078 01       		.byte	0x1
 674 0079 04       		.uleb128 0x4
 675 007a D91E0000 		.4byte	.LASF12
 676 007e 02       		.byte	0x2
 677 007f 04       		.uleb128 0x4
 678 0080 13110000 		.4byte	.LASF13
 679 0084 03       		.byte	0x3
 680 0085 04       		.uleb128 0x4
 681 0086 CF030000 		.4byte	.LASF14
 682 008a 04       		.byte	0x4
 683 008b 04       		.uleb128 0x4
 684 008c 5C010000 		.4byte	.LASF15
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 79


 685 0090 05       		.byte	0x5
 686 0091 04       		.uleb128 0x4
 687 0092 13170000 		.4byte	.LASF16
 688 0096 06       		.byte	0x6
 689 0097 04       		.uleb128 0x4
 690 0098 91090000 		.4byte	.LASF17
 691 009c 07       		.byte	0x7
 692 009d 04       		.uleb128 0x4
 693 009e E3060000 		.4byte	.LASF18
 694 00a2 08       		.byte	0x8
 695 00a3 04       		.uleb128 0x4
 696 00a4 3F1D0000 		.4byte	.LASF19
 697 00a8 09       		.byte	0x9
 698 00a9 04       		.uleb128 0x4
 699 00aa AC1D0000 		.4byte	.LASF20
 700 00ae 0A       		.byte	0xa
 701 00af 04       		.uleb128 0x4
 702 00b0 940F0000 		.4byte	.LASF21
 703 00b4 0B       		.byte	0xb
 704 00b5 04       		.uleb128 0x4
 705 00b6 69020000 		.4byte	.LASF22
 706 00ba 0C       		.byte	0xc
 707 00bb 04       		.uleb128 0x4
 708 00bc 74000000 		.4byte	.LASF23
 709 00c0 0D       		.byte	0xd
 710 00c1 04       		.uleb128 0x4
 711 00c2 0E160000 		.4byte	.LASF24
 712 00c6 0E       		.byte	0xe
 713 00c7 04       		.uleb128 0x4
 714 00c8 FF140000 		.4byte	.LASF25
 715 00cc 0F       		.byte	0xf
 716 00cd 04       		.uleb128 0x4
 717 00ce 781F0000 		.4byte	.LASF26
 718 00d2 10       		.byte	0x10
 719 00d3 04       		.uleb128 0x4
 720 00d4 A71C0000 		.4byte	.LASF27
 721 00d8 11       		.byte	0x11
 722 00d9 04       		.uleb128 0x4
 723 00da EB1C0000 		.4byte	.LASF28
 724 00de 12       		.byte	0x12
 725 00df 04       		.uleb128 0x4
 726 00e0 97000000 		.4byte	.LASF29
 727 00e4 13       		.byte	0x13
 728 00e5 04       		.uleb128 0x4
 729 00e6 54160000 		.4byte	.LASF30
 730 00ea 14       		.byte	0x14
 731 00eb 04       		.uleb128 0x4
 732 00ec 69220000 		.4byte	.LASF31
 733 00f0 15       		.byte	0x15
 734 00f1 04       		.uleb128 0x4
 735 00f2 94010000 		.4byte	.LASF32
 736 00f6 16       		.byte	0x16
 737 00f7 04       		.uleb128 0x4
 738 00f8 CA1C0000 		.4byte	.LASF33
 739 00fc 17       		.byte	0x17
 740 00fd 04       		.uleb128 0x4
 741 00fe 84170000 		.4byte	.LASF34
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 80


 742 0102 18       		.byte	0x18
 743 0103 04       		.uleb128 0x4
 744 0104 17210000 		.4byte	.LASF35
 745 0108 19       		.byte	0x19
 746 0109 04       		.uleb128 0x4
 747 010a A31E0000 		.4byte	.LASF36
 748 010e 1A       		.byte	0x1a
 749 010f 04       		.uleb128 0x4
 750 0110 CD100000 		.4byte	.LASF37
 751 0114 1B       		.byte	0x1b
 752 0115 04       		.uleb128 0x4
 753 0116 6E030000 		.4byte	.LASF38
 754 011a 1C       		.byte	0x1c
 755 011b 04       		.uleb128 0x4
 756 011c 26010000 		.4byte	.LASF39
 757 0120 1D       		.byte	0x1d
 758 0121 04       		.uleb128 0x4
 759 0122 F7160000 		.4byte	.LASF40
 760 0126 1E       		.byte	0x1e
 761 0127 04       		.uleb128 0x4
 762 0128 6B090000 		.4byte	.LASF41
 763 012c 1F       		.byte	0x1f
 764 012d 04       		.uleb128 0x4
 765 012e A3060000 		.4byte	.LASF42
 766 0132 20       		.byte	0x20
 767 0133 04       		.uleb128 0x4
 768 0134 0F1D0000 		.4byte	.LASF43
 769 0138 21       		.byte	0x21
 770 0139 04       		.uleb128 0x4
 771 013a 0E0F0000 		.4byte	.LASF44
 772 013e 22       		.byte	0x22
 773 013f 04       		.uleb128 0x4
 774 0140 78130000 		.4byte	.LASF45
 775 0144 23       		.byte	0x23
 776 0145 04       		.uleb128 0x4
 777 0146 BD050000 		.4byte	.LASF46
 778 014a 24       		.byte	0x24
 779 014b 04       		.uleb128 0x4
 780 014c E61B0000 		.4byte	.LASF47
 781 0150 25       		.byte	0x25
 782 0151 04       		.uleb128 0x4
 783 0152 9F190000 		.4byte	.LASF48
 784 0156 26       		.byte	0x26
 785 0157 04       		.uleb128 0x4
 786 0158 9E0B0000 		.4byte	.LASF49
 787 015c 27       		.byte	0x27
 788 015d 04       		.uleb128 0x4
 789 015e 3E220000 		.4byte	.LASF50
 790 0162 28       		.byte	0x28
 791 0163 04       		.uleb128 0x4
 792 0164 FF090000 		.4byte	.LASF51
 793 0168 29       		.byte	0x29
 794 0169 04       		.uleb128 0x4
 795 016a 26190000 		.4byte	.LASF52
 796 016e 2A       		.byte	0x2a
 797 016f 04       		.uleb128 0x4
 798 0170 530F0000 		.4byte	.LASF53
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 81


 799 0174 2B       		.byte	0x2b
 800 0175 04       		.uleb128 0x4
 801 0176 271F0000 		.4byte	.LASF54
 802 017a 2C       		.byte	0x2c
 803 017b 04       		.uleb128 0x4
 804 017c DA150000 		.4byte	.LASF55
 805 0180 2D       		.byte	0x2d
 806 0181 04       		.uleb128 0x4
 807 0182 241C0000 		.4byte	.LASF56
 808 0186 2E       		.byte	0x2e
 809 0187 04       		.uleb128 0x4
 810 0188 031C0000 		.4byte	.LASF57
 811 018c 2F       		.byte	0x2f
 812 018d 04       		.uleb128 0x4
 813 018e FF060000 		.4byte	.LASF58
 814 0192 30       		.byte	0x30
 815 0193 04       		.uleb128 0x4
 816 0194 11060000 		.4byte	.LASF59
 817 0198 31       		.byte	0x31
 818 0199 04       		.uleb128 0x4
 819 019a B60A0000 		.4byte	.LASF60
 820 019e 32       		.byte	0x32
 821 019f 04       		.uleb128 0x4
 822 01a0 D0200000 		.4byte	.LASF61
 823 01a4 33       		.byte	0x33
 824 01a5 04       		.uleb128 0x4
 825 01a6 29130000 		.4byte	.LASF62
 826 01aa 34       		.byte	0x34
 827 01ab 04       		.uleb128 0x4
 828 01ac 99100000 		.4byte	.LASF63
 829 01b0 35       		.byte	0x35
 830 01b1 04       		.uleb128 0x4
 831 01b2 3C030000 		.4byte	.LASF64
 832 01b6 36       		.byte	0x36
 833 01b7 04       		.uleb128 0x4
 834 01b8 3B190000 		.4byte	.LASF65
 835 01bc 37       		.byte	0x37
 836 01bd 04       		.uleb128 0x4
 837 01be A4160000 		.4byte	.LASF66
 838 01c2 38       		.byte	0x38
 839 01c3 04       		.uleb128 0x4
 840 01c4 02090000 		.4byte	.LASF67
 841 01c8 39       		.byte	0x39
 842 01c9 04       		.uleb128 0x4
 843 01ca 451F0000 		.4byte	.LASF68
 844 01ce 3A       		.byte	0x3a
 845 01cf 04       		.uleb128 0x4
 846 01d0 B7110000 		.4byte	.LASF69
 847 01d4 3B       		.byte	0x3b
 848 01d5 04       		.uleb128 0x4
 849 01d6 C40F0000 		.4byte	.LASF70
 850 01da 3C       		.byte	0x3c
 851 01db 04       		.uleb128 0x4
 852 01dc 98020000 		.4byte	.LASF71
 853 01e0 3D       		.byte	0x3d
 854 01e1 04       		.uleb128 0x4
 855 01e2 BB180000 		.4byte	.LASF72
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 82


 856 01e6 3E       		.byte	0x3e
 857 01e7 04       		.uleb128 0x4
 858 01e8 2B160000 		.4byte	.LASF73
 859 01ec 3F       		.byte	0x3f
 860 01ed 04       		.uleb128 0x4
 861 01ee 47080000 		.4byte	.LASF74
 862 01f2 40       		.byte	0x40
 863 01f3 04       		.uleb128 0x4
 864 01f4 861E0000 		.4byte	.LASF75
 865 01f8 41       		.byte	0x41
 866 01f9 04       		.uleb128 0x4
 867 01fa F4210000 		.4byte	.LASF76
 868 01fe 42       		.byte	0x42
 869 01ff 04       		.uleb128 0x4
 870 0200 48140000 		.4byte	.LASF77
 871 0204 43       		.byte	0x43
 872 0205 04       		.uleb128 0x4
 873 0206 DA050000 		.4byte	.LASF78
 874 020a 44       		.byte	0x44
 875 020b 04       		.uleb128 0x4
 876 020c 4F040000 		.4byte	.LASF79
 877 0210 45       		.byte	0x45
 878 0211 04       		.uleb128 0x4
 879 0212 371A0000 		.4byte	.LASF80
 880 0216 46       		.byte	0x46
 881 0217 04       		.uleb128 0x4
 882 0218 FE180000 		.4byte	.LASF81
 883 021c 47       		.byte	0x47
 884 021d 04       		.uleb128 0x4
 885 021e E3090000 		.4byte	.LASF82
 886 0222 48       		.byte	0x48
 887 0223 04       		.uleb128 0x4
 888 0224 37200000 		.4byte	.LASF83
 889 0228 49       		.byte	0x49
 890 0229 04       		.uleb128 0x4
 891 022a 99120000 		.4byte	.LASF84
 892 022e 4A       		.byte	0x4a
 893 022f 04       		.uleb128 0x4
 894 0230 780F0000 		.4byte	.LASF85
 895 0234 4B       		.byte	0x4b
 896 0235 04       		.uleb128 0x4
 897 0236 3B180000 		.4byte	.LASF86
 898 023a 4C       		.byte	0x4c
 899 023b 04       		.uleb128 0x4
 900 023c 4C0A0000 		.4byte	.LASF87
 901 0240 4D       		.byte	0x4d
 902 0241 04       		.uleb128 0x4
 903 0242 96200000 		.4byte	.LASF88
 904 0246 4E       		.byte	0x4e
 905 0247 04       		.uleb128 0x4
 906 0248 9B050000 		.4byte	.LASF89
 907 024c 4F       		.byte	0x4f
 908 024d 04       		.uleb128 0x4
 909 024e D3120000 		.4byte	.LASF90
 910 0252 50       		.byte	0x50
 911 0253 04       		.uleb128 0x4
 912 0254 FA020000 		.4byte	.LASF91
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 83


 913 0258 51       		.byte	0x51
 914 0259 04       		.uleb128 0x4
 915 025a 531A0000 		.4byte	.LASF92
 916 025e 52       		.byte	0x52
 917 025f 04       		.uleb128 0x4
 918 0260 390C0000 		.4byte	.LASF93
 919 0264 53       		.byte	0x53
 920 0265 04       		.uleb128 0x4
 921 0266 A61A0000 		.4byte	.LASF94
 922 026a 54       		.byte	0x54
 923 026b 04       		.uleb128 0x4
 924 026c F3010000 		.4byte	.LASF95
 925 0270 55       		.byte	0x55
 926 0271 04       		.uleb128 0x4
 927 0272 701C0000 		.4byte	.LASF96
 928 0276 56       		.byte	0x56
 929 0277 04       		.uleb128 0x4
 930 0278 610E0000 		.4byte	.LASF97
 931 027c 57       		.byte	0x57
 932 027d 04       		.uleb128 0x4
 933 027e D4210000 		.4byte	.LASF98
 934 0282 58       		.byte	0x58
 935 0283 04       		.uleb128 0x4
 936 0284 661D0000 		.4byte	.LASF99
 937 0288 59       		.byte	0x59
 938 0289 04       		.uleb128 0x4
 939 028a 341B0000 		.4byte	.LASF100
 940 028e 5A       		.byte	0x5a
 941 028f 04       		.uleb128 0x4
 942 0290 03010000 		.4byte	.LASF101
 943 0294 5B       		.byte	0x5b
 944 0295 04       		.uleb128 0x4
 945 0296 EE0A0000 		.4byte	.LASF102
 946 029a 5C       		.byte	0x5c
 947 029b 04       		.uleb128 0x4
 948 029c 7B1A0000 		.4byte	.LASF103
 949 02a0 5D       		.byte	0x5d
 950 02a1 04       		.uleb128 0x4
 951 02a2 BF1E0000 		.4byte	.LASF104
 952 02a6 5E       		.byte	0x5e
 953 02a7 04       		.uleb128 0x4
 954 02a8 F9100000 		.4byte	.LASF105
 955 02ac 5F       		.byte	0x5f
 956 02ad 04       		.uleb128 0x4
 957 02ae 9F030000 		.4byte	.LASF106
 958 02b2 60       		.byte	0x60
 959 02b3 04       		.uleb128 0x4
 960 02b4 42010000 		.4byte	.LASF107
 961 02b8 61       		.byte	0x61
 962 02b9 04       		.uleb128 0x4
 963 02ba 62190000 		.4byte	.LASF108
 964 02be 62       		.byte	0x62
 965 02bf 04       		.uleb128 0x4
 966 02c0 DD160000 		.4byte	.LASF109
 967 02c4 63       		.byte	0x63
 968 02c5 04       		.uleb128 0x4
 969 02c6 44090000 		.4byte	.LASF110
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 84


 970 02ca 64       		.byte	0x64
 971 02cb 04       		.uleb128 0x4
 972 02cc 901F0000 		.4byte	.LASF111
 973 02d0 65       		.byte	0x65
 974 02d1 04       		.uleb128 0x4
 975 02d2 EA110000 		.4byte	.LASF112
 976 02d6 66       		.byte	0x66
 977 02d7 04       		.uleb128 0x4
 978 02d8 F40E0000 		.4byte	.LASF113
 979 02dc 67       		.byte	0x67
 980 02dd 04       		.uleb128 0x4
 981 02de C8010000 		.4byte	.LASF114
 982 02e2 68       		.byte	0x68
 983 02e3 04       		.uleb128 0x4
 984 02e4 F0170000 		.4byte	.LASF115
 985 02e8 69       		.byte	0x69
 986 02e9 04       		.uleb128 0x4
 987 02ea 84150000 		.4byte	.LASF116
 988 02ee 6A       		.byte	0x6a
 989 02ef 04       		.uleb128 0x4
 990 02f0 89070000 		.4byte	.LASF117
 991 02f4 6B       		.byte	0x6b
 992 02f5 04       		.uleb128 0x4
 993 02f6 310A0000 		.4byte	.LASF118
 994 02fa 6C       		.byte	0x6c
 995 02fb 04       		.uleb128 0x4
 996 02fc 430D0000 		.4byte	.LASF119
 997 0300 6D       		.byte	0x6d
 998 0301 04       		.uleb128 0x4
 999 0302 FD120000 		.4byte	.LASF120
 1000 0306 6E       		.byte	0x6e
 1001 0307 04       		.uleb128 0x4
 1002 0308 05050000 		.4byte	.LASF121
 1003 030c 6F       		.byte	0x6f
 1004 030d 04       		.uleb128 0x4
 1005 030e D5020000 		.4byte	.LASF122
 1006 0312 70       		.byte	0x70
 1007 0313 04       		.uleb128 0x4
 1008 0314 E3180000 		.4byte	.LASF123
 1009 0318 71       		.byte	0x71
 1010 0319 04       		.uleb128 0x4
 1011 031a D5170000 		.4byte	.LASF124
 1012 031e 72       		.byte	0x72
 1013 031f 04       		.uleb128 0x4
 1014 0320 84080000 		.4byte	.LASF125
 1015 0324 73       		.byte	0x73
 1016 0325 04       		.uleb128 0x4
 1017 0326 F51E0000 		.4byte	.LASF126
 1018 032a 74       		.byte	0x74
 1019 032b 04       		.uleb128 0x4
 1020 032c 3B110000 		.4byte	.LASF127
 1021 0330 75       		.byte	0x75
 1022 0331 04       		.uleb128 0x4
 1023 0332 E70B0000 		.4byte	.LASF128
 1024 0336 76       		.byte	0x76
 1025 0337 04       		.uleb128 0x4
 1026 0338 A5220000 		.4byte	.LASF129
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 85


 1027 033c 77       		.byte	0x77
 1028 033d 04       		.uleb128 0x4
 1029 033e C2140000 		.4byte	.LASF130
 1030 0342 78       		.byte	0x78
 1031 0343 04       		.uleb128 0x4
 1032 0344 7E120000 		.4byte	.LASF131
 1033 0348 79       		.byte	0x79
 1034 0349 04       		.uleb128 0x4
 1035 034a EF040000 		.4byte	.LASF132
 1036 034e 7A       		.byte	0x7a
 1037 034f 04       		.uleb128 0x4
 1038 0350 4E1B0000 		.4byte	.LASF133
 1039 0354 7B       		.byte	0x7b
 1040 0355 04       		.uleb128 0x4
 1041 0356 E40C0000 		.4byte	.LASF134
 1042 035a 7C       		.byte	0x7c
 1043 035b 04       		.uleb128 0x4
 1044 035c 16000000 		.4byte	.LASF135
 1045 0360 7D       		.byte	0x7d
 1046 0361 04       		.uleb128 0x4
 1047 0362 5E210000 		.4byte	.LASF136
 1048 0366 7E       		.byte	0x7e
 1049 0367 04       		.uleb128 0x4
 1050 0368 4A130000 		.4byte	.LASF137
 1051 036c 7F       		.byte	0x7f
 1052 036d 04       		.uleb128 0x4
 1053 036e 85050000 		.4byte	.LASF138
 1054 0372 80       		.byte	0x80
 1055 0373 04       		.uleb128 0x4
 1056 0374 B9030000 		.4byte	.LASF139
 1057 0378 81       		.byte	0x81
 1058 0379 04       		.uleb128 0x4
 1059 037a 861D0000 		.4byte	.LASF140
 1060 037e 82       		.byte	0x82
 1061 037f 04       		.uleb128 0x4
 1062 0380 880B0000 		.4byte	.LASF141
 1063 0384 83       		.byte	0x83
 1064 0385 04       		.uleb128 0x4
 1065 0386 611F0000 		.4byte	.LASF142
 1066 038a 84       		.byte	0x84
 1067 038b 04       		.uleb128 0x4
 1068 038c D3110000 		.4byte	.LASF143
 1069 0390 85       		.byte	0x85
 1070 0391 04       		.uleb128 0x4
 1071 0392 DD0E0000 		.4byte	.LASF144
 1072 0396 86       		.byte	0x86
 1073 0397 04       		.uleb128 0x4
 1074 0398 B1010000 		.4byte	.LASF145
 1075 039c 87       		.byte	0x87
 1076 039d 04       		.uleb128 0x4
 1077 039e BC190000 		.4byte	.LASF146
 1078 03a2 88       		.byte	0x88
 1079 03a3 04       		.uleb128 0x4
 1080 03a4 47150000 		.4byte	.LASF147
 1081 03a8 89       		.byte	0x89
 1082 03a9 04       		.uleb128 0x4
 1083 03aa 0D0B0000 		.4byte	.LASF148
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 86


 1084 03ae 8A       		.byte	0x8a
 1085 03af 04       		.uleb128 0x4
 1086 03b0 0C1B0000 		.4byte	.LASF149
 1087 03b4 8B       		.byte	0x8b
 1088 03b5 04       		.uleb128 0x4
 1089 03b6 2F170000 		.4byte	.LASF150
 1090 03ba 8C       		.byte	0x8c
 1091 03bb 04       		.uleb128 0x4
 1092 03bc 52020000 		.4byte	.LASF151
 1093 03c0 8D       		.byte	0x8d
 1094 03c1 04       		.uleb128 0x4
 1095 03c2 C1020000 		.4byte	.LASF152
 1096 03c6 8E       		.byte	0x8e
 1097 03c7 04       		.uleb128 0x4
 1098 03c8 82180000 		.4byte	.LASF153
 1099 03cc 8F       		.byte	0x8f
 1100 03cd 04       		.uleb128 0x4
 1101 03ce A4080000 		.4byte	.LASF154
 1102 03d2 90       		.byte	0x90
 1103 03d3 04       		.uleb128 0x4
 1104 03d4 AE070000 		.4byte	.LASF155
 1105 03d8 91       		.byte	0x91
 1106 03d9 04       		.uleb128 0x4
 1107 03da 020C0000 		.4byte	.LASF156
 1108 03de 92       		.byte	0x92
 1109 03df 04       		.uleb128 0x4
 1110 03e0 FD070000 		.4byte	.LASF157
 1111 03e4 F0       		.byte	0xf0
 1112 03e5 00       		.byte	0
 1113 03e6 05       		.uleb128 0x5
 1114 03e7 02       		.byte	0x2
 1115 03e8 05       		.byte	0x5
 1116 03e9 661C0000 		.4byte	.LASF160
 1117 03ed 06       		.uleb128 0x6
 1118 03ee 3F0E0000 		.4byte	.LASF158
 1119 03f2 05       		.byte	0x5
 1120 03f3 F4       		.byte	0xf4
 1121 03f4 25000000 		.4byte	0x25
 1122 03f8 06       		.uleb128 0x6
 1123 03f9 CC170000 		.4byte	.LASF159
 1124 03fd 06       		.byte	0x6
 1125 03fe 1B       		.byte	0x1b
 1126 03ff 03040000 		.4byte	0x403
 1127 0403 05       		.uleb128 0x5
 1128 0404 01       		.byte	0x1
 1129 0405 06       		.byte	0x6
 1130 0406 58060000 		.4byte	.LASF161
 1131 040a 06       		.uleb128 0x6
 1132 040b 23040000 		.4byte	.LASF162
 1133 040f 06       		.byte	0x6
 1134 0410 1D       		.byte	0x1d
 1135 0411 15040000 		.4byte	0x415
 1136 0415 05       		.uleb128 0x5
 1137 0416 01       		.byte	0x1
 1138 0417 08       		.byte	0x8
 1139 0418 39150000 		.4byte	.LASF163
 1140 041c 06       		.uleb128 0x6
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 87


 1141 041d 711A0000 		.4byte	.LASF164
 1142 0421 06       		.byte	0x6
 1143 0422 29       		.byte	0x29
 1144 0423 E6030000 		.4byte	0x3e6
 1145 0427 06       		.uleb128 0x6
 1146 0428 BF090000 		.4byte	.LASF165
 1147 042c 06       		.byte	0x6
 1148 042d 2B       		.byte	0x2b
 1149 042e 32040000 		.4byte	0x432
 1150 0432 05       		.uleb128 0x5
 1151 0433 02       		.byte	0x2
 1152 0434 07       		.byte	0x7
 1153 0435 BD200000 		.4byte	.LASF166
 1154 0439 06       		.uleb128 0x6
 1155 043a CA210000 		.4byte	.LASF167
 1156 043e 06       		.byte	0x6
 1157 043f 3F       		.byte	0x3f
 1158 0440 44040000 		.4byte	0x444
 1159 0444 05       		.uleb128 0x5
 1160 0445 04       		.byte	0x4
 1161 0446 05       		.byte	0x5
 1162 0447 98040000 		.4byte	.LASF168
 1163 044b 06       		.uleb128 0x6
 1164 044c C2100000 		.4byte	.LASF169
 1165 0450 06       		.byte	0x6
 1166 0451 41       		.byte	0x41
 1167 0452 56040000 		.4byte	0x456
 1168 0456 05       		.uleb128 0x5
 1169 0457 04       		.byte	0x4
 1170 0458 07       		.byte	0x7
 1171 0459 D40D0000 		.4byte	.LASF170
 1172 045d 05       		.uleb128 0x5
 1173 045e 08       		.byte	0x8
 1174 045f 05       		.byte	0x5
 1175 0460 C91F0000 		.4byte	.LASF171
 1176 0464 05       		.uleb128 0x5
 1177 0465 08       		.byte	0x8
 1178 0466 07       		.byte	0x7
 1179 0467 1B180000 		.4byte	.LASF172
 1180 046b 07       		.uleb128 0x7
 1181 046c 04       		.byte	0x4
 1182 046d 05       		.byte	0x5
 1183 046e 696E7400 		.ascii	"int\000"
 1184 0472 05       		.uleb128 0x5
 1185 0473 04       		.byte	0x4
 1186 0474 07       		.byte	0x7
 1187 0475 60130000 		.4byte	.LASF173
 1188 0479 06       		.uleb128 0x6
 1189 047a 2C000000 		.4byte	.LASF174
 1190 047e 07       		.byte	0x7
 1191 047f 14       		.byte	0x14
 1192 0480 F8030000 		.4byte	0x3f8
 1193 0484 06       		.uleb128 0x6
 1194 0485 64060000 		.4byte	.LASF175
 1195 0489 07       		.byte	0x7
 1196 048a 18       		.byte	0x18
 1197 048b 0A040000 		.4byte	0x40a
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 88


 1198 048f 06       		.uleb128 0x6
 1199 0490 E31C0000 		.4byte	.LASF176
 1200 0494 07       		.byte	0x7
 1201 0495 20       		.byte	0x20
 1202 0496 1C040000 		.4byte	0x41c
 1203 049a 06       		.uleb128 0x6
 1204 049b 79180000 		.4byte	.LASF177
 1205 049f 07       		.byte	0x7
 1206 04a0 24       		.byte	0x24
 1207 04a1 27040000 		.4byte	0x427
 1208 04a5 06       		.uleb128 0x6
 1209 04a6 D3190000 		.4byte	.LASF178
 1210 04aa 07       		.byte	0x7
 1211 04ab 2C       		.byte	0x2c
 1212 04ac 39040000 		.4byte	0x439
 1213 04b0 06       		.uleb128 0x6
 1214 04b1 EA1F0000 		.4byte	.LASF179
 1215 04b5 07       		.byte	0x7
 1216 04b6 30       		.byte	0x30
 1217 04b7 4B040000 		.4byte	0x44b
 1218 04bb 08       		.uleb128 0x8
 1219 04bc 040E     		.2byte	0xe04
 1220 04be 03       		.byte	0x3
 1221 04bf 9601     		.2byte	0x196
 1222 04c1 77050000 		.4byte	0x577
 1223 04c5 09       		.uleb128 0x9
 1224 04c6 39220000 		.4byte	.LASF180
 1225 04ca 03       		.byte	0x3
 1226 04cb 9801     		.2byte	0x198
 1227 04cd 93050000 		.4byte	0x593
 1228 04d1 00       		.byte	0
 1229 04d2 09       		.uleb128 0x9
 1230 04d3 2D070000 		.4byte	.LASF181
 1231 04d7 03       		.byte	0x3
 1232 04d8 9901     		.2byte	0x199
 1233 04da 98050000 		.4byte	0x598
 1234 04de 20       		.byte	0x20
 1235 04df 09       		.uleb128 0x9
 1236 04e0 091A0000 		.4byte	.LASF182
 1237 04e4 03       		.byte	0x3
 1238 04e5 9A01     		.2byte	0x19a
 1239 04e7 A8050000 		.4byte	0x5a8
 1240 04eb 80       		.byte	0x80
 1241 04ec 09       		.uleb128 0x9
 1242 04ed 00000000 		.4byte	.LASF183
 1243 04f1 03       		.byte	0x3
 1244 04f2 9B01     		.2byte	0x19b
 1245 04f4 98050000 		.4byte	0x598
 1246 04f8 A0       		.byte	0xa0
 1247 04f9 0A       		.uleb128 0xa
 1248 04fa 080B0000 		.4byte	.LASF184
 1249 04fe 03       		.byte	0x3
 1250 04ff 9C01     		.2byte	0x19c
 1251 0501 AD050000 		.4byte	0x5ad
 1252 0505 0001     		.2byte	0x100
 1253 0507 0A       		.uleb128 0xa
 1254 0508 D9090000 		.4byte	.LASF185
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 89


 1255 050c 03       		.byte	0x3
 1256 050d 9D01     		.2byte	0x19d
 1257 050f 98050000 		.4byte	0x598
 1258 0513 2001     		.2byte	0x120
 1259 0515 0A       		.uleb128 0xa
 1260 0516 26030000 		.4byte	.LASF186
 1261 051a 03       		.byte	0x3
 1262 051b 9E01     		.2byte	0x19e
 1263 051d B2050000 		.4byte	0x5b2
 1264 0521 8001     		.2byte	0x180
 1265 0523 0A       		.uleb128 0xa
 1266 0524 4D070000 		.4byte	.LASF187
 1267 0528 03       		.byte	0x3
 1268 0529 9F01     		.2byte	0x19f
 1269 052b 98050000 		.4byte	0x598
 1270 052f A001     		.2byte	0x1a0
 1271 0531 0A       		.uleb128 0xa
 1272 0532 84070000 		.4byte	.LASF188
 1273 0536 03       		.byte	0x3
 1274 0537 A001     		.2byte	0x1a0
 1275 0539 B7050000 		.4byte	0x5b7
 1276 053d 0002     		.2byte	0x200
 1277 053f 0A       		.uleb128 0xa
 1278 0540 57070000 		.4byte	.LASF189
 1279 0544 03       		.byte	0x3
 1280 0545 A101     		.2byte	0x1a1
 1281 0547 BC050000 		.4byte	0x5bc
 1282 054b 2002     		.2byte	0x220
 1283 054d 0B       		.uleb128 0xb
 1284 054e 495000   		.ascii	"IP\000"
 1285 0551 03       		.byte	0x3
 1286 0552 A201     		.2byte	0x1a2
 1287 0554 E1050000 		.4byte	0x5e1
 1288 0558 0003     		.2byte	0x300
 1289 055a 0A       		.uleb128 0xa
 1290 055b 61070000 		.4byte	.LASF190
 1291 055f 03       		.byte	0x3
 1292 0560 A301     		.2byte	0x1a3
 1293 0562 E6050000 		.4byte	0x5e6
 1294 0566 F003     		.2byte	0x3f0
 1295 0568 0A       		.uleb128 0xa
 1296 0569 BB0B0000 		.4byte	.LASF191
 1297 056d 03       		.byte	0x3
 1298 056e A401     		.2byte	0x1a4
 1299 0570 8E050000 		.4byte	0x58e
 1300 0574 000E     		.2byte	0xe00
 1301 0576 00       		.byte	0
 1302 0577 0C       		.uleb128 0xc
 1303 0578 8E050000 		.4byte	0x58e
 1304 057c 87050000 		.4byte	0x587
 1305 0580 0D       		.uleb128 0xd
 1306 0581 87050000 		.4byte	0x587
 1307 0585 07       		.byte	0x7
 1308 0586 00       		.byte	0
 1309 0587 05       		.uleb128 0x5
 1310 0588 04       		.byte	0x4
 1311 0589 07       		.byte	0x7
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 90


 1312 058a 53000000 		.4byte	.LASF192
 1313 058e 0E       		.uleb128 0xe
 1314 058f B0040000 		.4byte	0x4b0
 1315 0593 0E       		.uleb128 0xe
 1316 0594 77050000 		.4byte	0x577
 1317 0598 0C       		.uleb128 0xc
 1318 0599 B0040000 		.4byte	0x4b0
 1319 059d A8050000 		.4byte	0x5a8
 1320 05a1 0D       		.uleb128 0xd
 1321 05a2 87050000 		.4byte	0x587
 1322 05a6 17       		.byte	0x17
 1323 05a7 00       		.byte	0
 1324 05a8 0E       		.uleb128 0xe
 1325 05a9 77050000 		.4byte	0x577
 1326 05ad 0E       		.uleb128 0xe
 1327 05ae 77050000 		.4byte	0x577
 1328 05b2 0E       		.uleb128 0xe
 1329 05b3 77050000 		.4byte	0x577
 1330 05b7 0E       		.uleb128 0xe
 1331 05b8 77050000 		.4byte	0x577
 1332 05bc 0C       		.uleb128 0xc
 1333 05bd B0040000 		.4byte	0x4b0
 1334 05c1 CC050000 		.4byte	0x5cc
 1335 05c5 0D       		.uleb128 0xd
 1336 05c6 87050000 		.4byte	0x587
 1337 05ca 37       		.byte	0x37
 1338 05cb 00       		.byte	0
 1339 05cc 0C       		.uleb128 0xc
 1340 05cd DC050000 		.4byte	0x5dc
 1341 05d1 DC050000 		.4byte	0x5dc
 1342 05d5 0D       		.uleb128 0xd
 1343 05d6 87050000 		.4byte	0x587
 1344 05da EF       		.byte	0xef
 1345 05db 00       		.byte	0
 1346 05dc 0E       		.uleb128 0xe
 1347 05dd 84040000 		.4byte	0x484
 1348 05e1 0E       		.uleb128 0xe
 1349 05e2 CC050000 		.4byte	0x5cc
 1350 05e6 0C       		.uleb128 0xc
 1351 05e7 B0040000 		.4byte	0x4b0
 1352 05eb F7050000 		.4byte	0x5f7
 1353 05ef 0F       		.uleb128 0xf
 1354 05f0 87050000 		.4byte	0x587
 1355 05f4 8302     		.2byte	0x283
 1356 05f6 00       		.byte	0
 1357 05f7 10       		.uleb128 0x10
 1358 05f8 AE170000 		.4byte	.LASF193
 1359 05fc 03       		.byte	0x3
 1360 05fd A501     		.2byte	0x1a5
 1361 05ff BB040000 		.4byte	0x4bb
 1362 0603 11       		.uleb128 0x11
 1363 0604 8E050000 		.4byte	0x58e
 1364 0608 0C       		.uleb128 0xc
 1365 0609 03060000 		.4byte	0x603
 1366 060d 18060000 		.4byte	0x618
 1367 0611 0D       		.uleb128 0xd
 1368 0612 87050000 		.4byte	0x587
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 91


 1369 0616 0F       		.byte	0xf
 1370 0617 00       		.byte	0
 1371 0618 0C       		.uleb128 0xc
 1372 0619 84040000 		.4byte	0x484
 1373 061d 28060000 		.4byte	0x628
 1374 0621 0D       		.uleb128 0xd
 1375 0622 87050000 		.4byte	0x587
 1376 0626 03       		.byte	0x3
 1377 0627 00       		.byte	0
 1378 0628 12       		.uleb128 0x12
 1379 0629 80       		.byte	0x80
 1380 062a 08       		.byte	0x8
 1381 062b 22       		.byte	0x22
 1382 062c FC060000 		.4byte	0x6fc
 1383 0630 13       		.uleb128 0x13
 1384 0631 4F555400 		.ascii	"OUT\000"
 1385 0635 08       		.byte	0x8
 1386 0636 23       		.byte	0x23
 1387 0637 8E050000 		.4byte	0x58e
 1388 063b 00       		.byte	0
 1389 063c 14       		.uleb128 0x14
 1390 063d 2A020000 		.4byte	.LASF194
 1391 0641 08       		.byte	0x8
 1392 0642 24       		.byte	0x24
 1393 0643 8E050000 		.4byte	0x58e
 1394 0647 04       		.byte	0x4
 1395 0648 14       		.uleb128 0x14
 1396 0649 11020000 		.4byte	.LASF195
 1397 064d 08       		.byte	0x8
 1398 064e 25       		.byte	0x25
 1399 064f 8E050000 		.4byte	0x58e
 1400 0653 08       		.byte	0x8
 1401 0654 14       		.uleb128 0x14
 1402 0655 7C150000 		.4byte	.LASF196
 1403 0659 08       		.byte	0x8
 1404 065a 26       		.byte	0x26
 1405 065b 8E050000 		.4byte	0x58e
 1406 065f 0C       		.byte	0xc
 1407 0660 13       		.uleb128 0x13
 1408 0661 494E00   		.ascii	"IN\000"
 1409 0664 08       		.byte	0x8
 1410 0665 27       		.byte	0x27
 1411 0666 03060000 		.4byte	0x603
 1412 066a 10       		.byte	0x10
 1413 066b 14       		.uleb128 0x14
 1414 066c B8050000 		.4byte	.LASF197
 1415 0670 08       		.byte	0x8
 1416 0671 28       		.byte	0x28
 1417 0672 8E050000 		.4byte	0x58e
 1418 0676 14       		.byte	0x14
 1419 0677 14       		.uleb128 0x14
 1420 0678 F0020000 		.4byte	.LASF198
 1421 067c 08       		.byte	0x8
 1422 067d 29       		.byte	0x29
 1423 067e 8E050000 		.4byte	0x58e
 1424 0682 18       		.byte	0x18
 1425 0683 14       		.uleb128 0x14
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 92


 1426 0684 D1160000 		.4byte	.LASF199
 1427 0688 08       		.byte	0x8
 1428 0689 2A       		.byte	0x2a
 1429 068a 03060000 		.4byte	0x603
 1430 068e 1C       		.byte	0x1c
 1431 068f 14       		.uleb128 0x14
 1432 0690 EA140000 		.4byte	.LASF200
 1433 0694 08       		.byte	0x8
 1434 0695 2B       		.byte	0x2b
 1435 0696 8E050000 		.4byte	0x58e
 1436 069a 20       		.byte	0x20
 1437 069b 14       		.uleb128 0x14
 1438 069c 32180000 		.4byte	.LASF201
 1439 06a0 08       		.byte	0x8
 1440 06a1 2C       		.byte	0x2c
 1441 06a2 8E050000 		.4byte	0x58e
 1442 06a6 24       		.byte	0x24
 1443 06a7 13       		.uleb128 0x13
 1444 06a8 43464700 		.ascii	"CFG\000"
 1445 06ac 08       		.byte	0x8
 1446 06ad 2D       		.byte	0x2d
 1447 06ae 8E050000 		.4byte	0x58e
 1448 06b2 28       		.byte	0x28
 1449 06b3 14       		.uleb128 0x14
 1450 06b4 690A0000 		.4byte	.LASF202
 1451 06b8 08       		.byte	0x8
 1452 06b9 2E       		.byte	0x2e
 1453 06ba 8E050000 		.4byte	0x58e
 1454 06be 2C       		.byte	0x2c
 1455 06bf 14       		.uleb128 0x14
 1456 06c0 70110000 		.4byte	.LASF203
 1457 06c4 08       		.byte	0x8
 1458 06c5 2F       		.byte	0x2f
 1459 06c6 8E050000 		.4byte	0x58e
 1460 06ca 30       		.byte	0x30
 1461 06cb 14       		.uleb128 0x14
 1462 06cc 041B0000 		.4byte	.LASF204
 1463 06d0 08       		.byte	0x8
 1464 06d1 30       		.byte	0x30
 1465 06d2 8E050000 		.4byte	0x58e
 1466 06d6 34       		.byte	0x34
 1467 06d7 14       		.uleb128 0x14
 1468 06d8 0C040000 		.4byte	.LASF205
 1469 06dc 08       		.byte	0x8
 1470 06dd 31       		.byte	0x31
 1471 06de 03060000 		.4byte	0x603
 1472 06e2 38       		.byte	0x38
 1473 06e3 14       		.uleb128 0x14
 1474 06e4 F6050000 		.4byte	.LASF206
 1475 06e8 08       		.byte	0x8
 1476 06e9 32       		.byte	0x32
 1477 06ea 8E050000 		.4byte	0x58e
 1478 06ee 3C       		.byte	0x3c
 1479 06ef 14       		.uleb128 0x14
 1480 06f0 37070000 		.4byte	.LASF207
 1481 06f4 08       		.byte	0x8
 1482 06f5 33       		.byte	0x33
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 93


 1483 06f6 01070000 		.4byte	0x701
 1484 06fa 40       		.byte	0x40
 1485 06fb 00       		.byte	0
 1486 06fc 0E       		.uleb128 0xe
 1487 06fd 08060000 		.4byte	0x608
 1488 0701 11       		.uleb128 0x11
 1489 0702 FC060000 		.4byte	0x6fc
 1490 0706 06       		.uleb128 0x6
 1491 0707 A1180000 		.4byte	.LASF208
 1492 070b 08       		.byte	0x8
 1493 070c 34       		.byte	0x34
 1494 070d 28060000 		.4byte	0x628
 1495 0711 15       		.uleb128 0x15
 1496 0712 2440     		.2byte	0x4024
 1497 0714 08       		.byte	0x8
 1498 0715 39       		.byte	0x39
 1499 0716 9C070000 		.4byte	0x79c
 1500 071a 13       		.uleb128 0x13
 1501 071b 50525400 		.ascii	"PRT\000"
 1502 071f 08       		.byte	0x8
 1503 0720 3A       		.byte	0x3a
 1504 0721 9C070000 		.4byte	0x79c
 1505 0725 00       		.byte	0
 1506 0726 16       		.uleb128 0x16
 1507 0727 A1040000 		.4byte	.LASF209
 1508 072b 08       		.byte	0x8
 1509 072c 3B       		.byte	0x3b
 1510 072d 03060000 		.4byte	0x603
 1511 0731 0040     		.2byte	0x4000
 1512 0733 16       		.uleb128 0x16
 1513 0734 AD040000 		.4byte	.LASF210
 1514 0738 08       		.byte	0x8
 1515 0739 3C       		.byte	0x3c
 1516 073a 03060000 		.4byte	0x603
 1517 073e 0440     		.2byte	0x4004
 1518 0740 16       		.uleb128 0x16
 1519 0741 B9040000 		.4byte	.LASF211
 1520 0745 08       		.byte	0x8
 1521 0746 3D       		.byte	0x3d
 1522 0747 03060000 		.4byte	0x603
 1523 074b 0840     		.2byte	0x4008
 1524 074d 16       		.uleb128 0x16
 1525 074e C5040000 		.4byte	.LASF212
 1526 0752 08       		.byte	0x8
 1527 0753 3E       		.byte	0x3e
 1528 0754 03060000 		.4byte	0x603
 1529 0758 0C40     		.2byte	0x400c
 1530 075a 16       		.uleb128 0x16
 1531 075b EF1D0000 		.4byte	.LASF213
 1532 075f 08       		.byte	0x8
 1533 0760 3F       		.byte	0x3f
 1534 0761 03060000 		.4byte	0x603
 1535 0765 1040     		.2byte	0x4010
 1536 0767 16       		.uleb128 0x16
 1537 0768 EF150000 		.4byte	.LASF214
 1538 076c 08       		.byte	0x8
 1539 076d 40       		.byte	0x40
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 94


 1540 076e 8E050000 		.4byte	0x58e
 1541 0772 1440     		.2byte	0x4014
 1542 0774 16       		.uleb128 0x16
 1543 0775 D20A0000 		.4byte	.LASF215
 1544 0779 08       		.byte	0x8
 1545 077a 41       		.byte	0x41
 1546 077b 8E050000 		.4byte	0x58e
 1547 077f 1840     		.2byte	0x4018
 1548 0781 16       		.uleb128 0x16
 1549 0782 680F0000 		.4byte	.LASF216
 1550 0786 08       		.byte	0x8
 1551 0787 42       		.byte	0x42
 1552 0788 03060000 		.4byte	0x603
 1553 078c 1C40     		.2byte	0x401c
 1554 078e 16       		.uleb128 0x16
 1555 078f DB190000 		.4byte	.LASF217
 1556 0793 08       		.byte	0x8
 1557 0794 43       		.byte	0x43
 1558 0795 8E050000 		.4byte	0x58e
 1559 0799 2040     		.2byte	0x4020
 1560 079b 00       		.byte	0
 1561 079c 0C       		.uleb128 0xc
 1562 079d 06070000 		.4byte	0x706
 1563 07a1 AC070000 		.4byte	0x7ac
 1564 07a5 0D       		.uleb128 0xd
 1565 07a6 87050000 		.4byte	0x587
 1566 07aa 7F       		.byte	0x7f
 1567 07ab 00       		.byte	0
 1568 07ac 06       		.uleb128 0x6
 1569 07ad 5E090000 		.4byte	.LASF218
 1570 07b1 08       		.byte	0x8
 1571 07b2 44       		.byte	0x44
 1572 07b3 11070000 		.4byte	0x711
 1573 07b7 10       		.uleb128 0x10
 1574 07b8 9A1B0000 		.4byte	.LASF219
 1575 07bc 09       		.byte	0x9
 1576 07bd 3106     		.2byte	0x631
 1577 07bf 06070000 		.4byte	0x706
 1578 07c3 10       		.uleb128 0x10
 1579 07c4 5A170000 		.4byte	.LASF220
 1580 07c8 09       		.byte	0x9
 1581 07c9 3206     		.2byte	0x632
 1582 07cb AC070000 		.4byte	0x7ac
 1583 07cf 05       		.uleb128 0x5
 1584 07d0 08       		.byte	0x8
 1585 07d1 04       		.byte	0x4
 1586 07d2 48160000 		.4byte	.LASF221
 1587 07d6 12       		.uleb128 0x12
 1588 07d7 B8       		.byte	0xb8
 1589 07d8 0A       		.byte	0xa
 1590 07d9 34       		.byte	0x34
 1591 07da E70B0000 		.4byte	0xbe7
 1592 07de 14       		.uleb128 0x14
 1593 07df 3D100000 		.4byte	.LASF222
 1594 07e3 0A       		.byte	0xa
 1595 07e4 37       		.byte	0x37
 1596 07e5 B0040000 		.4byte	0x4b0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 95


 1597 07e9 00       		.byte	0
 1598 07ea 14       		.uleb128 0x14
 1599 07eb 14070000 		.4byte	.LASF223
 1600 07ef 0A       		.byte	0xa
 1601 07f0 38       		.byte	0x38
 1602 07f1 B0040000 		.4byte	0x4b0
 1603 07f5 04       		.byte	0x4
 1604 07f6 14       		.uleb128 0x14
 1605 07f7 FA0C0000 		.4byte	.LASF224
 1606 07fb 0A       		.byte	0xa
 1607 07fc 39       		.byte	0x39
 1608 07fd B0040000 		.4byte	0x4b0
 1609 0801 08       		.byte	0x8
 1610 0802 14       		.uleb128 0x14
 1611 0803 A00A0000 		.4byte	.LASF225
 1612 0807 0A       		.byte	0xa
 1613 0808 3A       		.byte	0x3a
 1614 0809 B0040000 		.4byte	0x4b0
 1615 080d 0C       		.byte	0xc
 1616 080e 14       		.uleb128 0x14
 1617 080f 030D0000 		.4byte	.LASF226
 1618 0813 0A       		.byte	0xa
 1619 0814 3B       		.byte	0x3b
 1620 0815 B0040000 		.4byte	0x4b0
 1621 0819 10       		.byte	0x10
 1622 081a 14       		.uleb128 0x14
 1623 081b F9000000 		.4byte	.LASF227
 1624 081f 0A       		.byte	0xa
 1625 0820 3C       		.byte	0x3c
 1626 0821 B0040000 		.4byte	0x4b0
 1627 0825 14       		.byte	0x14
 1628 0826 14       		.uleb128 0x14
 1629 0827 98180000 		.4byte	.LASF228
 1630 082b 0A       		.byte	0xa
 1631 082c 3D       		.byte	0x3d
 1632 082d B0040000 		.4byte	0x4b0
 1633 0831 18       		.byte	0x18
 1634 0832 14       		.uleb128 0x14
 1635 0833 28080000 		.4byte	.LASF229
 1636 0837 0A       		.byte	0xa
 1637 0838 3E       		.byte	0x3e
 1638 0839 B0040000 		.4byte	0x4b0
 1639 083d 1C       		.byte	0x1c
 1640 083e 14       		.uleb128 0x14
 1641 083f 8E200000 		.4byte	.LASF230
 1642 0843 0A       		.byte	0xa
 1643 0844 3F       		.byte	0x3f
 1644 0845 B0040000 		.4byte	0x4b0
 1645 0849 20       		.byte	0x20
 1646 084a 14       		.uleb128 0x14
 1647 084b 33000000 		.4byte	.LASF231
 1648 084f 0A       		.byte	0xa
 1649 0850 40       		.byte	0x40
 1650 0851 B0040000 		.4byte	0x4b0
 1651 0855 24       		.byte	0x24
 1652 0856 14       		.uleb128 0x14
 1653 0857 540E0000 		.4byte	.LASF232
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 96


 1654 085b 0A       		.byte	0xa
 1655 085c 43       		.byte	0x43
 1656 085d 84040000 		.4byte	0x484
 1657 0861 28       		.byte	0x28
 1658 0862 14       		.uleb128 0x14
 1659 0863 2B220000 		.4byte	.LASF233
 1660 0867 0A       		.byte	0xa
 1661 0868 44       		.byte	0x44
 1662 0869 84040000 		.4byte	0x484
 1663 086d 29       		.byte	0x29
 1664 086e 14       		.uleb128 0x14
 1665 086f FA1A0000 		.4byte	.LASF234
 1666 0873 0A       		.byte	0xa
 1667 0874 45       		.byte	0x45
 1668 0875 84040000 		.4byte	0x484
 1669 0879 2A       		.byte	0x2a
 1670 087a 14       		.uleb128 0x14
 1671 087b 15040000 		.4byte	.LASF235
 1672 087f 0A       		.byte	0xa
 1673 0880 46       		.byte	0x46
 1674 0881 84040000 		.4byte	0x484
 1675 0885 2B       		.byte	0x2b
 1676 0886 14       		.uleb128 0x14
 1677 0887 411E0000 		.4byte	.LASF236
 1678 088b 0A       		.byte	0xa
 1679 088c 47       		.byte	0x47
 1680 088d 84040000 		.4byte	0x484
 1681 0891 2C       		.byte	0x2c
 1682 0892 14       		.uleb128 0x14
 1683 0893 1C230000 		.4byte	.LASF237
 1684 0897 0A       		.byte	0xa
 1685 0898 48       		.byte	0x48
 1686 0899 84040000 		.4byte	0x484
 1687 089d 2D       		.byte	0x2d
 1688 089e 14       		.uleb128 0x14
 1689 089f 8E100000 		.4byte	.LASF238
 1690 08a3 0A       		.byte	0xa
 1691 08a4 49       		.byte	0x49
 1692 08a5 84040000 		.4byte	0x484
 1693 08a9 2E       		.byte	0x2e
 1694 08aa 14       		.uleb128 0x14
 1695 08ab 411C0000 		.4byte	.LASF239
 1696 08af 0A       		.byte	0xa
 1697 08b0 4A       		.byte	0x4a
 1698 08b1 84040000 		.4byte	0x484
 1699 08b5 2F       		.byte	0x2f
 1700 08b6 14       		.uleb128 0x14
 1701 08b7 181C0000 		.4byte	.LASF240
 1702 08bb 0A       		.byte	0xa
 1703 08bc 4B       		.byte	0x4b
 1704 08bd 84040000 		.4byte	0x484
 1705 08c1 30       		.byte	0x30
 1706 08c2 14       		.uleb128 0x14
 1707 08c3 1E130000 		.4byte	.LASF241
 1708 08c7 0A       		.byte	0xa
 1709 08c8 4E       		.byte	0x4e
 1710 08c9 84040000 		.4byte	0x484
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 97


 1711 08cd 31       		.byte	0x31
 1712 08ce 14       		.uleb128 0x14
 1713 08cf 821B0000 		.4byte	.LASF242
 1714 08d3 0A       		.byte	0xa
 1715 08d4 4F       		.byte	0x4f
 1716 08d5 84040000 		.4byte	0x484
 1717 08d9 32       		.byte	0x32
 1718 08da 14       		.uleb128 0x14
 1719 08db E8190000 		.4byte	.LASF243
 1720 08df 0A       		.byte	0xa
 1721 08e0 50       		.byte	0x50
 1722 08e1 84040000 		.4byte	0x484
 1723 08e5 33       		.byte	0x33
 1724 08e6 14       		.uleb128 0x14
 1725 08e7 5E0D0000 		.4byte	.LASF244
 1726 08eb 0A       		.byte	0xa
 1727 08ec 51       		.byte	0x51
 1728 08ed 84040000 		.4byte	0x484
 1729 08f1 34       		.byte	0x34
 1730 08f2 14       		.uleb128 0x14
 1731 08f3 240A0000 		.4byte	.LASF245
 1732 08f7 0A       		.byte	0xa
 1733 08f8 52       		.byte	0x52
 1734 08f9 8F040000 		.4byte	0x48f
 1735 08fd 36       		.byte	0x36
 1736 08fe 14       		.uleb128 0x14
 1737 08ff EE000000 		.4byte	.LASF246
 1738 0903 0A       		.byte	0xa
 1739 0904 53       		.byte	0x53
 1740 0905 8F040000 		.4byte	0x48f
 1741 0909 38       		.byte	0x38
 1742 090a 14       		.uleb128 0x14
 1743 090b C30C0000 		.4byte	.LASF247
 1744 090f 0A       		.byte	0xa
 1745 0910 54       		.byte	0x54
 1746 0911 8F040000 		.4byte	0x48f
 1747 0915 3A       		.byte	0x3a
 1748 0916 14       		.uleb128 0x14
 1749 0917 8E0C0000 		.4byte	.LASF248
 1750 091b 0A       		.byte	0xa
 1751 091c 55       		.byte	0x55
 1752 091d 84040000 		.4byte	0x484
 1753 0921 3C       		.byte	0x3c
 1754 0922 14       		.uleb128 0x14
 1755 0923 490E0000 		.4byte	.LASF249
 1756 0927 0A       		.byte	0xa
 1757 0928 56       		.byte	0x56
 1758 0929 84040000 		.4byte	0x484
 1759 092d 3D       		.byte	0x3d
 1760 092e 14       		.uleb128 0x14
 1761 092f 44020000 		.4byte	.LASF250
 1762 0933 0A       		.byte	0xa
 1763 0934 57       		.byte	0x57
 1764 0935 84040000 		.4byte	0x484
 1765 0939 3E       		.byte	0x3e
 1766 093a 14       		.uleb128 0x14
 1767 093b 3E060000 		.4byte	.LASF251
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 98


 1768 093f 0A       		.byte	0xa
 1769 0940 58       		.byte	0x58
 1770 0941 84040000 		.4byte	0x484
 1771 0945 3F       		.byte	0x3f
 1772 0946 14       		.uleb128 0x14
 1773 0947 460F0000 		.4byte	.LASF252
 1774 094b 0A       		.byte	0xa
 1775 094c 59       		.byte	0x59
 1776 094d 84040000 		.4byte	0x484
 1777 0951 40       		.byte	0x40
 1778 0952 14       		.uleb128 0x14
 1779 0953 E9100000 		.4byte	.LASF253
 1780 0957 0A       		.byte	0xa
 1781 0958 5A       		.byte	0x5a
 1782 0959 84040000 		.4byte	0x484
 1783 095d 41       		.byte	0x41
 1784 095e 14       		.uleb128 0x14
 1785 095f 0D0E0000 		.4byte	.LASF254
 1786 0963 0A       		.byte	0xa
 1787 0964 5B       		.byte	0x5b
 1788 0965 84040000 		.4byte	0x484
 1789 0969 42       		.byte	0x42
 1790 096a 14       		.uleb128 0x14
 1791 096b 20050000 		.4byte	.LASF255
 1792 096f 0A       		.byte	0xa
 1793 0970 5C       		.byte	0x5c
 1794 0971 84040000 		.4byte	0x484
 1795 0975 43       		.byte	0x43
 1796 0976 14       		.uleb128 0x14
 1797 0977 711B0000 		.4byte	.LASF256
 1798 097b 0A       		.byte	0xa
 1799 097c 5D       		.byte	0x5d
 1800 097d 84040000 		.4byte	0x484
 1801 0981 44       		.byte	0x44
 1802 0982 14       		.uleb128 0x14
 1803 0983 A40E0000 		.4byte	.LASF257
 1804 0987 0A       		.byte	0xa
 1805 0988 5E       		.byte	0x5e
 1806 0989 B0040000 		.4byte	0x4b0
 1807 098d 48       		.byte	0x48
 1808 098e 14       		.uleb128 0x14
 1809 098f CA000000 		.4byte	.LASF258
 1810 0993 0A       		.byte	0xa
 1811 0994 5F       		.byte	0x5f
 1812 0995 B0040000 		.4byte	0x4b0
 1813 0999 4C       		.byte	0x4c
 1814 099a 14       		.uleb128 0x14
 1815 099b 59120000 		.4byte	.LASF259
 1816 099f 0A       		.byte	0xa
 1817 09a0 60       		.byte	0x60
 1818 09a1 84040000 		.4byte	0x484
 1819 09a5 50       		.byte	0x50
 1820 09a6 14       		.uleb128 0x14
 1821 09a7 86020000 		.4byte	.LASF260
 1822 09ab 0A       		.byte	0xa
 1823 09ac 61       		.byte	0x61
 1824 09ad 84040000 		.4byte	0x484
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 99


 1825 09b1 51       		.byte	0x51
 1826 09b2 14       		.uleb128 0x14
 1827 09b3 49120000 		.4byte	.LASF261
 1828 09b7 0A       		.byte	0xa
 1829 09b8 62       		.byte	0x62
 1830 09b9 84040000 		.4byte	0x484
 1831 09bd 52       		.byte	0x52
 1832 09be 14       		.uleb128 0x14
 1833 09bf D61D0000 		.4byte	.LASF262
 1834 09c3 0A       		.byte	0xa
 1835 09c4 63       		.byte	0x63
 1836 09c5 84040000 		.4byte	0x484
 1837 09c9 53       		.byte	0x53
 1838 09ca 14       		.uleb128 0x14
 1839 09cb CA150000 		.4byte	.LASF263
 1840 09cf 0A       		.byte	0xa
 1841 09d0 64       		.byte	0x64
 1842 09d1 84040000 		.4byte	0x484
 1843 09d5 54       		.byte	0x54
 1844 09d6 14       		.uleb128 0x14
 1845 09d7 08230000 		.4byte	.LASF264
 1846 09db 0A       		.byte	0xa
 1847 09dc 65       		.byte	0x65
 1848 09dd 84040000 		.4byte	0x484
 1849 09e1 55       		.byte	0x55
 1850 09e2 14       		.uleb128 0x14
 1851 09e3 2B1D0000 		.4byte	.LASF265
 1852 09e7 0A       		.byte	0xa
 1853 09e8 66       		.byte	0x66
 1854 09e9 84040000 		.4byte	0x484
 1855 09ed 56       		.byte	0x56
 1856 09ee 14       		.uleb128 0x14
 1857 09ef B8170000 		.4byte	.LASF266
 1858 09f3 0A       		.byte	0xa
 1859 09f4 67       		.byte	0x67
 1860 09f5 84040000 		.4byte	0x484
 1861 09f9 57       		.byte	0x57
 1862 09fa 14       		.uleb128 0x14
 1863 09fb 6A120000 		.4byte	.LASF267
 1864 09ff 0A       		.byte	0xa
 1865 0a00 68       		.byte	0x68
 1866 0a01 84040000 		.4byte	0x484
 1867 0a05 58       		.byte	0x58
 1868 0a06 14       		.uleb128 0x14
 1869 0a07 7A0C0000 		.4byte	.LASF268
 1870 0a0b 0A       		.byte	0xa
 1871 0a0c 69       		.byte	0x69
 1872 0a0d 84040000 		.4byte	0x484
 1873 0a11 59       		.byte	0x59
 1874 0a12 14       		.uleb128 0x14
 1875 0a13 46230000 		.4byte	.LASF269
 1876 0a17 0A       		.byte	0xa
 1877 0a18 6E       		.byte	0x6e
 1878 0a19 9A040000 		.4byte	0x49a
 1879 0a1d 5A       		.byte	0x5a
 1880 0a1e 14       		.uleb128 0x14
 1881 0a1f C40E0000 		.4byte	.LASF270
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 100


 1882 0a23 0A       		.byte	0xa
 1883 0a24 6F       		.byte	0x6f
 1884 0a25 9A040000 		.4byte	0x49a
 1885 0a29 5C       		.byte	0x5c
 1886 0a2a 14       		.uleb128 0x14
 1887 0a2b 7F200000 		.4byte	.LASF271
 1888 0a2f 0A       		.byte	0xa
 1889 0a30 70       		.byte	0x70
 1890 0a31 84040000 		.4byte	0x484
 1891 0a35 5E       		.byte	0x5e
 1892 0a36 14       		.uleb128 0x14
 1893 0a37 D8000000 		.4byte	.LASF272
 1894 0a3b 0A       		.byte	0xa
 1895 0a3c 71       		.byte	0x71
 1896 0a3d 84040000 		.4byte	0x484
 1897 0a41 5F       		.byte	0x5f
 1898 0a42 14       		.uleb128 0x14
 1899 0a43 2B030000 		.4byte	.LASF273
 1900 0a47 0A       		.byte	0xa
 1901 0a48 72       		.byte	0x72
 1902 0a49 84040000 		.4byte	0x484
 1903 0a4d 60       		.byte	0x60
 1904 0a4e 14       		.uleb128 0x14
 1905 0a4f 9E150000 		.4byte	.LASF274
 1906 0a53 0A       		.byte	0xa
 1907 0a54 73       		.byte	0x73
 1908 0a55 B0040000 		.4byte	0x4b0
 1909 0a59 64       		.byte	0x64
 1910 0a5a 14       		.uleb128 0x14
 1911 0a5b FE150000 		.4byte	.LASF275
 1912 0a5f 0A       		.byte	0xa
 1913 0a60 76       		.byte	0x76
 1914 0a61 9A040000 		.4byte	0x49a
 1915 0a65 68       		.byte	0x68
 1916 0a66 14       		.uleb128 0x14
 1917 0a67 2B050000 		.4byte	.LASF276
 1918 0a6b 0A       		.byte	0xa
 1919 0a6c 77       		.byte	0x77
 1920 0a6d 9A040000 		.4byte	0x49a
 1921 0a71 6A       		.byte	0x6a
 1922 0a72 14       		.uleb128 0x14
 1923 0a73 3C0B0000 		.4byte	.LASF277
 1924 0a77 0A       		.byte	0xa
 1925 0a78 78       		.byte	0x78
 1926 0a79 9A040000 		.4byte	0x49a
 1927 0a7d 6C       		.byte	0x6c
 1928 0a7e 14       		.uleb128 0x14
 1929 0a7f 78050000 		.4byte	.LASF278
 1930 0a83 0A       		.byte	0xa
 1931 0a84 79       		.byte	0x79
 1932 0a85 9A040000 		.4byte	0x49a
 1933 0a89 6E       		.byte	0x6e
 1934 0a8a 14       		.uleb128 0x14
 1935 0a8b C21A0000 		.4byte	.LASF279
 1936 0a8f 0A       		.byte	0xa
 1937 0a90 7B       		.byte	0x7b
 1938 0a91 84040000 		.4byte	0x484
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 101


 1939 0a95 70       		.byte	0x70
 1940 0a96 14       		.uleb128 0x14
 1941 0a97 28100000 		.4byte	.LASF280
 1942 0a9b 0A       		.byte	0xa
 1943 0a9c 7C       		.byte	0x7c
 1944 0a9d 84040000 		.4byte	0x484
 1945 0aa1 71       		.byte	0x71
 1946 0aa2 14       		.uleb128 0x14
 1947 0aa3 81060000 		.4byte	.LASF281
 1948 0aa7 0A       		.byte	0xa
 1949 0aa8 7D       		.byte	0x7d
 1950 0aa9 84040000 		.4byte	0x484
 1951 0aad 72       		.byte	0x72
 1952 0aae 14       		.uleb128 0x14
 1953 0aaf 47210000 		.4byte	.LASF282
 1954 0ab3 0A       		.byte	0xa
 1955 0ab4 7E       		.byte	0x7e
 1956 0ab5 84040000 		.4byte	0x484
 1957 0ab9 73       		.byte	0x73
 1958 0aba 14       		.uleb128 0x14
 1959 0abb 4D050000 		.4byte	.LASF283
 1960 0abf 0A       		.byte	0xa
 1961 0ac0 80       		.byte	0x80
 1962 0ac1 9A040000 		.4byte	0x49a
 1963 0ac5 74       		.byte	0x74
 1964 0ac6 14       		.uleb128 0x14
 1965 0ac7 B10F0000 		.4byte	.LASF284
 1966 0acb 0A       		.byte	0xa
 1967 0acc 81       		.byte	0x81
 1968 0acd 9A040000 		.4byte	0x49a
 1969 0ad1 76       		.byte	0x76
 1970 0ad2 14       		.uleb128 0x14
 1971 0ad3 BE120000 		.4byte	.LASF285
 1972 0ad7 0A       		.byte	0xa
 1973 0ad8 82       		.byte	0x82
 1974 0ad9 9A040000 		.4byte	0x49a
 1975 0add 78       		.byte	0x78
 1976 0ade 14       		.uleb128 0x14
 1977 0adf F4190000 		.4byte	.LASF286
 1978 0ae3 0A       		.byte	0xa
 1979 0ae4 83       		.byte	0x83
 1980 0ae5 9A040000 		.4byte	0x49a
 1981 0ae9 7A       		.byte	0x7a
 1982 0aea 14       		.uleb128 0x14
 1983 0aeb 76140000 		.4byte	.LASF287
 1984 0aef 0A       		.byte	0xa
 1985 0af0 86       		.byte	0x86
 1986 0af1 84040000 		.4byte	0x484
 1987 0af5 7C       		.byte	0x7c
 1988 0af6 14       		.uleb128 0x14
 1989 0af7 19020000 		.4byte	.LASF288
 1990 0afb 0A       		.byte	0xa
 1991 0afc 87       		.byte	0x87
 1992 0afd 84040000 		.4byte	0x484
 1993 0b01 7D       		.byte	0x7d
 1994 0b02 14       		.uleb128 0x14
 1995 0b03 EB030000 		.4byte	.LASF289
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 102


 1996 0b07 0A       		.byte	0xa
 1997 0b08 88       		.byte	0x88
 1998 0b09 84040000 		.4byte	0x484
 1999 0b0d 7E       		.byte	0x7e
 2000 0b0e 14       		.uleb128 0x14
 2001 0b0f D7080000 		.4byte	.LASF290
 2002 0b13 0A       		.byte	0xa
 2003 0b14 89       		.byte	0x89
 2004 0b15 84040000 		.4byte	0x484
 2005 0b19 7F       		.byte	0x7f
 2006 0b1a 14       		.uleb128 0x14
 2007 0b1b 4D1E0000 		.4byte	.LASF291
 2008 0b1f 0A       		.byte	0xa
 2009 0b20 8A       		.byte	0x8a
 2010 0b21 84040000 		.4byte	0x484
 2011 0b25 80       		.byte	0x80
 2012 0b26 14       		.uleb128 0x14
 2013 0b27 250B0000 		.4byte	.LASF292
 2014 0b2b 0A       		.byte	0xa
 2015 0b2c 8D       		.byte	0x8d
 2016 0b2d B0040000 		.4byte	0x4b0
 2017 0b31 84       		.byte	0x84
 2018 0b32 14       		.uleb128 0x14
 2019 0b33 D00B0000 		.4byte	.LASF293
 2020 0b37 0A       		.byte	0xa
 2021 0b38 8E       		.byte	0x8e
 2022 0b39 B0040000 		.4byte	0x4b0
 2023 0b3d 88       		.byte	0x88
 2024 0b3e 14       		.uleb128 0x14
 2025 0b3f 700A0000 		.4byte	.LASF294
 2026 0b43 0A       		.byte	0xa
 2027 0b44 8F       		.byte	0x8f
 2028 0b45 B0040000 		.4byte	0x4b0
 2029 0b49 8C       		.byte	0x8c
 2030 0b4a 14       		.uleb128 0x14
 2031 0b4b 3E000000 		.4byte	.LASF295
 2032 0b4f 0A       		.byte	0xa
 2033 0b50 90       		.byte	0x90
 2034 0b51 B0040000 		.4byte	0x4b0
 2035 0b55 90       		.byte	0x90
 2036 0b56 14       		.uleb128 0x14
 2037 0b57 240C0000 		.4byte	.LASF296
 2038 0b5b 0A       		.byte	0xa
 2039 0b5c 91       		.byte	0x91
 2040 0b5d B0040000 		.4byte	0x4b0
 2041 0b61 94       		.byte	0x94
 2042 0b62 14       		.uleb128 0x14
 2043 0b63 E7070000 		.4byte	.LASF297
 2044 0b67 0A       		.byte	0xa
 2045 0b68 92       		.byte	0x92
 2046 0b69 B0040000 		.4byte	0x4b0
 2047 0b6d 98       		.byte	0x98
 2048 0b6e 14       		.uleb128 0x14
 2049 0b6f 31080000 		.4byte	.LASF298
 2050 0b73 0A       		.byte	0xa
 2051 0b74 93       		.byte	0x93
 2052 0b75 B0040000 		.4byte	0x4b0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 103


 2053 0b79 9C       		.byte	0x9c
 2054 0b7a 14       		.uleb128 0x14
 2055 0b7b E10F0000 		.4byte	.LASF299
 2056 0b7f 0A       		.byte	0xa
 2057 0b80 94       		.byte	0x94
 2058 0b81 B0040000 		.4byte	0x4b0
 2059 0b85 A0       		.byte	0xa0
 2060 0b86 14       		.uleb128 0x14
 2061 0b87 99170000 		.4byte	.LASF300
 2062 0b8b 0A       		.byte	0xa
 2063 0b8c 95       		.byte	0x95
 2064 0b8d 9A040000 		.4byte	0x49a
 2065 0b91 A4       		.byte	0xa4
 2066 0b92 14       		.uleb128 0x14
 2067 0b93 64170000 		.4byte	.LASF301
 2068 0b97 0A       		.byte	0xa
 2069 0b98 96       		.byte	0x96
 2070 0b99 9A040000 		.4byte	0x49a
 2071 0b9d A6       		.byte	0xa6
 2072 0b9e 14       		.uleb128 0x14
 2073 0b9f 97060000 		.4byte	.LASF302
 2074 0ba3 0A       		.byte	0xa
 2075 0ba4 97       		.byte	0x97
 2076 0ba5 9A040000 		.4byte	0x49a
 2077 0ba9 A8       		.byte	0xa8
 2078 0baa 14       		.uleb128 0x14
 2079 0bab 0E1A0000 		.4byte	.LASF303
 2080 0baf 0A       		.byte	0xa
 2081 0bb0 98       		.byte	0x98
 2082 0bb1 9A040000 		.4byte	0x49a
 2083 0bb5 AA       		.byte	0xaa
 2084 0bb6 14       		.uleb128 0x14
 2085 0bb7 9D140000 		.4byte	.LASF304
 2086 0bbb 0A       		.byte	0xa
 2087 0bbc 99       		.byte	0x99
 2088 0bbd 9A040000 		.4byte	0x49a
 2089 0bc1 AC       		.byte	0xac
 2090 0bc2 14       		.uleb128 0x14
 2091 0bc3 310E0000 		.4byte	.LASF305
 2092 0bc7 0A       		.byte	0xa
 2093 0bc8 9A       		.byte	0x9a
 2094 0bc9 9A040000 		.4byte	0x49a
 2095 0bcd AE       		.byte	0xae
 2096 0bce 14       		.uleb128 0x14
 2097 0bcf 90210000 		.4byte	.LASF306
 2098 0bd3 0A       		.byte	0xa
 2099 0bd4 9D       		.byte	0x9d
 2100 0bd5 9A040000 		.4byte	0x49a
 2101 0bd9 B0       		.byte	0xb0
 2102 0bda 14       		.uleb128 0x14
 2103 0bdb 670B0000 		.4byte	.LASF307
 2104 0bdf 0A       		.byte	0xa
 2105 0be0 9E       		.byte	0x9e
 2106 0be1 B0040000 		.4byte	0x4b0
 2107 0be5 B4       		.byte	0xb4
 2108 0be6 00       		.byte	0
 2109 0be7 06       		.uleb128 0x6
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 104


 2110 0be8 9B110000 		.4byte	.LASF308
 2111 0bec 0A       		.byte	0xa
 2112 0bed 9F       		.byte	0x9f
 2113 0bee D6070000 		.4byte	0x7d6
 2114 0bf2 10       		.uleb128 0x10
 2115 0bf3 14180000 		.4byte	.LASF309
 2116 0bf7 0B       		.byte	0xb
 2117 0bf8 F601     		.2byte	0x1f6
 2118 0bfa FE0B0000 		.4byte	0xbfe
 2119 0bfe 05       		.uleb128 0x5
 2120 0bff 01       		.byte	0x1
 2121 0c00 08       		.byte	0x8
 2122 0c01 9F080000 		.4byte	.LASF310
 2123 0c05 10       		.uleb128 0x10
 2124 0c06 E60D0000 		.4byte	.LASF311
 2125 0c0a 0B       		.byte	0xb
 2126 0c0b F701     		.2byte	0x1f7
 2127 0c0d 110C0000 		.4byte	0xc11
 2128 0c11 05       		.uleb128 0x5
 2129 0c12 04       		.byte	0x4
 2130 0c13 04       		.byte	0x4
 2131 0c14 18130000 		.4byte	.LASF312
 2132 0c18 05       		.uleb128 0x5
 2133 0c19 08       		.byte	0x8
 2134 0c1a 04       		.byte	0x4
 2135 0c1b 10120000 		.4byte	.LASF313
 2136 0c1f 17       		.uleb128 0x17
 2137 0c20 08       		.byte	0x8
 2138 0c21 0C       		.byte	0xc
 2139 0c22 2D01     		.2byte	0x12d
 2140 0c24 430C0000 		.4byte	0xc43
 2141 0c28 09       		.uleb128 0x9
 2142 0c29 6B040000 		.4byte	.LASF314
 2143 0c2d 0C       		.byte	0xc
 2144 0c2e 2E01     		.2byte	0x12e
 2145 0c30 ED030000 		.4byte	0x3ed
 2146 0c34 00       		.byte	0
 2147 0c35 09       		.uleb128 0x9
 2148 0c36 641B0000 		.4byte	.LASF315
 2149 0c3a 0C       		.byte	0xc
 2150 0c3b 3201     		.2byte	0x132
 2151 0c3d B0040000 		.4byte	0x4b0
 2152 0c41 04       		.byte	0x4
 2153 0c42 00       		.byte	0
 2154 0c43 10       		.uleb128 0x10
 2155 0c44 C00B0000 		.4byte	.LASF316
 2156 0c48 0C       		.byte	0xc
 2157 0c49 3301     		.2byte	0x133
 2158 0c4b 1F0C0000 		.4byte	0xc1f
 2159 0c4f 18       		.uleb128 0x18
 2160 0c50 04       		.byte	0x4
 2161 0c51 05       		.uleb128 0x5
 2162 0c52 01       		.byte	0x1
 2163 0c53 02       		.byte	0x2
 2164 0c54 0E080000 		.4byte	.LASF317
 2165 0c58 19       		.uleb128 0x19
 2166 0c59 01       		.byte	0x1
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 105


 2167 0c5a 15040000 		.4byte	0x415
 2168 0c5e 0D       		.byte	0xd
 2169 0c5f 2402     		.2byte	0x224
 2170 0c61 720C0000 		.4byte	0xc72
 2171 0c65 04       		.uleb128 0x4
 2172 0c66 6B0C0000 		.4byte	.LASF318
 2173 0c6a 00       		.byte	0
 2174 0c6b 04       		.uleb128 0x4
 2175 0c6c 70200000 		.4byte	.LASF319
 2176 0c70 01       		.byte	0x1
 2177 0c71 00       		.byte	0
 2178 0c72 10       		.uleb128 0x10
 2179 0c73 190E0000 		.4byte	.LASF320
 2180 0c77 0D       		.byte	0xd
 2181 0c78 2702     		.2byte	0x227
 2182 0c7a 580C0000 		.4byte	0xc58
 2183 0c7e 10       		.uleb128 0x10
 2184 0c7f 5E150000 		.4byte	.LASF321
 2185 0c83 0D       		.byte	0xd
 2186 0c84 3902     		.2byte	0x239
 2187 0c86 8A0C0000 		.4byte	0xc8a
 2188 0c8a 1A       		.uleb128 0x1a
 2189 0c8b 04       		.byte	0x4
 2190 0c8c 900C0000 		.4byte	0xc90
 2191 0c90 1B       		.uleb128 0x1b
 2192 0c91 9B0C0000 		.4byte	0xc9b
 2193 0c95 1C       		.uleb128 0x1c
 2194 0c96 B0040000 		.4byte	0x4b0
 2195 0c9a 00       		.byte	0
 2196 0c9b 10       		.uleb128 0x10
 2197 0c9c 9E210000 		.4byte	.LASF322
 2198 0ca0 0D       		.byte	0xd
 2199 0ca1 4402     		.2byte	0x244
 2200 0ca3 A70C0000 		.4byte	0xca7
 2201 0ca7 1A       		.uleb128 0x1a
 2202 0ca8 04       		.byte	0x4
 2203 0ca9 AD0C0000 		.4byte	0xcad
 2204 0cad 1D       		.uleb128 0x1d
 2205 0cae 720C0000 		.4byte	0xc72
 2206 0cb2 BC0C0000 		.4byte	0xcbc
 2207 0cb6 1C       		.uleb128 0x1c
 2208 0cb7 B0040000 		.4byte	0x4b0
 2209 0cbb 00       		.byte	0
 2210 0cbc 1E       		.uleb128 0x1e
 2211 0cbd CA220000 		.4byte	.LASF346
 2212 0cc1 4C       		.byte	0x4c
 2213 0cc2 0D       		.byte	0xd
 2214 0cc3 C302     		.2byte	0x2c3
 2215 0cc5 DB0D0000 		.4byte	0xddb
 2216 0cc9 09       		.uleb128 0x9
 2217 0cca 7F040000 		.4byte	.LASF323
 2218 0cce 0D       		.byte	0xd
 2219 0ccf C602     		.2byte	0x2c6
 2220 0cd1 510C0000 		.4byte	0xc51
 2221 0cd5 00       		.byte	0
 2222 0cd6 09       		.uleb128 0x9
 2223 0cd7 0A180000 		.4byte	.LASF324
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 106


 2224 0cdb 0D       		.byte	0xd
 2225 0cdc C702     		.2byte	0x2c7
 2226 0cde 510C0000 		.4byte	0xc51
 2227 0ce2 01       		.byte	0x1
 2228 0ce3 09       		.uleb128 0x9
 2229 0ce4 0B020000 		.4byte	.LASF325
 2230 0ce8 0D       		.byte	0xd
 2231 0ce9 C902     		.2byte	0x2c9
 2232 0ceb 8E050000 		.4byte	0x58e
 2233 0cef 04       		.byte	0x4
 2234 0cf0 09       		.uleb128 0x9
 2235 0cf1 C91D0000 		.4byte	.LASF326
 2236 0cf5 0D       		.byte	0xd
 2237 0cf6 CB02     		.2byte	0x2cb
 2238 0cf8 8E050000 		.4byte	0x58e
 2239 0cfc 08       		.byte	0x8
 2240 0cfd 09       		.uleb128 0x9
 2241 0cfe 2B200000 		.4byte	.LASF327
 2242 0d02 0D       		.byte	0xd
 2243 0d03 CC02     		.2byte	0x2cc
 2244 0d05 510C0000 		.4byte	0xc51
 2245 0d09 0C       		.byte	0xc
 2246 0d0a 09       		.uleb128 0x9
 2247 0d0b 64200000 		.4byte	.LASF328
 2248 0d0f 0D       		.byte	0xd
 2249 0d10 CD02     		.2byte	0x2cd
 2250 0d12 510C0000 		.4byte	0xc51
 2251 0d16 0D       		.byte	0xd
 2252 0d17 09       		.uleb128 0x9
 2253 0d18 D21B0000 		.4byte	.LASF329
 2254 0d1c 0D       		.byte	0xd
 2255 0d1d CF02     		.2byte	0x2cf
 2256 0d1f DB0D0000 		.4byte	0xddb
 2257 0d23 10       		.byte	0x10
 2258 0d24 09       		.uleb128 0x9
 2259 0d25 1E0D0000 		.4byte	.LASF330
 2260 0d29 0D       		.byte	0xd
 2261 0d2a D002     		.2byte	0x2d0
 2262 0d2c B0040000 		.4byte	0x4b0
 2263 0d30 14       		.byte	0x14
 2264 0d31 09       		.uleb128 0x9
 2265 0d32 9C1D0000 		.4byte	.LASF331
 2266 0d36 0D       		.byte	0xd
 2267 0d37 D102     		.2byte	0x2d1
 2268 0d39 8E050000 		.4byte	0x58e
 2269 0d3d 18       		.byte	0x18
 2270 0d3e 09       		.uleb128 0x9
 2271 0d3f 78110000 		.4byte	.LASF332
 2272 0d43 0D       		.byte	0xd
 2273 0d44 D202     		.2byte	0x2d2
 2274 0d46 8E050000 		.4byte	0x58e
 2275 0d4a 1C       		.byte	0x1c
 2276 0d4b 09       		.uleb128 0x9
 2277 0d4c 980E0000 		.4byte	.LASF333
 2278 0d50 0D       		.byte	0xd
 2279 0d51 D402     		.2byte	0x2d4
 2280 0d53 8E050000 		.4byte	0x58e
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 107


 2281 0d57 20       		.byte	0x20
 2282 0d58 09       		.uleb128 0x9
 2283 0d59 850A0000 		.4byte	.LASF334
 2284 0d5d 0D       		.byte	0xd
 2285 0d5e D502     		.2byte	0x2d5
 2286 0d60 E10D0000 		.4byte	0xde1
 2287 0d64 24       		.byte	0x24
 2288 0d65 09       		.uleb128 0x9
 2289 0d66 BB1F0000 		.4byte	.LASF335
 2290 0d6a 0D       		.byte	0xd
 2291 0d6b D702     		.2byte	0x2d7
 2292 0d6d DB0D0000 		.4byte	0xddb
 2293 0d71 28       		.byte	0x28
 2294 0d72 09       		.uleb128 0x9
 2295 0d73 16100000 		.4byte	.LASF336
 2296 0d77 0D       		.byte	0xd
 2297 0d78 D802     		.2byte	0x2d8
 2298 0d7a B0040000 		.4byte	0x4b0
 2299 0d7e 2C       		.byte	0x2c
 2300 0d7f 09       		.uleb128 0x9
 2301 0d80 BF060000 		.4byte	.LASF337
 2302 0d84 0D       		.byte	0xd
 2303 0d85 D902     		.2byte	0x2d9
 2304 0d87 8E050000 		.4byte	0x58e
 2305 0d8b 30       		.byte	0x30
 2306 0d8c 09       		.uleb128 0x9
 2307 0d8d 560B0000 		.4byte	.LASF338
 2308 0d91 0D       		.byte	0xd
 2309 0d92 DA02     		.2byte	0x2da
 2310 0d94 8E050000 		.4byte	0x58e
 2311 0d98 34       		.byte	0x34
 2312 0d99 09       		.uleb128 0x9
 2313 0d9a 1F070000 		.4byte	.LASF339
 2314 0d9e 0D       		.byte	0xd
 2315 0d9f DC02     		.2byte	0x2dc
 2316 0da1 DB0D0000 		.4byte	0xddb
 2317 0da5 38       		.byte	0x38
 2318 0da6 09       		.uleb128 0x9
 2319 0da7 27150000 		.4byte	.LASF340
 2320 0dab 0D       		.byte	0xd
 2321 0dac DD02     		.2byte	0x2dd
 2322 0dae B0040000 		.4byte	0x4b0
 2323 0db2 3C       		.byte	0x3c
 2324 0db3 09       		.uleb128 0x9
 2325 0db4 F1200000 		.4byte	.LASF341
 2326 0db8 0D       		.byte	0xd
 2327 0db9 DE02     		.2byte	0x2de
 2328 0dbb 8E050000 		.4byte	0x58e
 2329 0dbf 40       		.byte	0x40
 2330 0dc0 09       		.uleb128 0x9
 2331 0dc1 6F0D0000 		.4byte	.LASF342
 2332 0dc5 0D       		.byte	0xd
 2333 0dc6 E402     		.2byte	0x2e4
 2334 0dc8 7E0C0000 		.4byte	0xc7e
 2335 0dcc 44       		.byte	0x44
 2336 0dcd 09       		.uleb128 0x9
 2337 0dce DF1B0000 		.4byte	.LASF343
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 108


 2338 0dd2 0D       		.byte	0xd
 2339 0dd3 EB02     		.2byte	0x2eb
 2340 0dd5 9B0C0000 		.4byte	0xc9b
 2341 0dd9 48       		.byte	0x48
 2342 0dda 00       		.byte	0
 2343 0ddb 1A       		.uleb128 0x1a
 2344 0ddc 04       		.byte	0x4
 2345 0ddd 84040000 		.4byte	0x484
 2346 0de1 0E       		.uleb128 0xe
 2347 0de2 510C0000 		.4byte	0xc51
 2348 0de6 10       		.uleb128 0x10
 2349 0de7 6B070000 		.4byte	.LASF344
 2350 0deb 0D       		.byte	0xd
 2351 0dec EE02     		.2byte	0x2ee
 2352 0dee BC0C0000 		.4byte	0xcbc
 2353 0df2 10       		.uleb128 0x10
 2354 0df3 231E0000 		.4byte	.LASF345
 2355 0df7 0E       		.byte	0xe
 2356 0df8 F201     		.2byte	0x1f2
 2357 0dfa 8A0C0000 		.4byte	0xc8a
 2358 0dfe 1E       		.uleb128 0x1e
 2359 0dff EB080000 		.4byte	.LASF347
 2360 0e03 24       		.byte	0x24
 2361 0e04 0E       		.byte	0xe
 2362 0e05 7402     		.2byte	0x274
 2363 0e07 810E0000 		.4byte	0xe81
 2364 0e0b 09       		.uleb128 0x9
 2365 0e0c 060E0000 		.4byte	.LASF348
 2366 0e10 0E       		.byte	0xe
 2367 0e11 7702     		.2byte	0x277
 2368 0e13 8E050000 		.4byte	0x58e
 2369 0e17 00       		.byte	0
 2370 0e18 09       		.uleb128 0x9
 2371 0e19 C4000000 		.4byte	.LASF349
 2372 0e1d 0E       		.byte	0xe
 2373 0e1e 7902     		.2byte	0x279
 2374 0e20 4F0C0000 		.4byte	0xc4f
 2375 0e24 04       		.byte	0x4
 2376 0e25 09       		.uleb128 0x9
 2377 0e26 87090000 		.4byte	.LASF350
 2378 0e2a 0E       		.byte	0xe
 2379 0e2b 7A02     		.2byte	0x27a
 2380 0e2d B0040000 		.4byte	0x4b0
 2381 0e31 08       		.byte	0x8
 2382 0e32 09       		.uleb128 0x9
 2383 0e33 B5120000 		.4byte	.LASF351
 2384 0e37 0E       		.byte	0xe
 2385 0e38 7B02     		.2byte	0x27b
 2386 0e3a 8E050000 		.4byte	0x58e
 2387 0e3e 0C       		.byte	0xc
 2388 0e3f 09       		.uleb128 0x9
 2389 0e40 57190000 		.4byte	.LASF352
 2390 0e44 0E       		.byte	0xe
 2391 0e45 7D02     		.2byte	0x27d
 2392 0e47 4F0C0000 		.4byte	0xc4f
 2393 0e4b 10       		.byte	0x10
 2394 0e4c 09       		.uleb128 0x9
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 109


 2395 0e4d 89040000 		.4byte	.LASF353
 2396 0e51 0E       		.byte	0xe
 2397 0e52 7E02     		.2byte	0x27e
 2398 0e54 B0040000 		.4byte	0x4b0
 2399 0e58 14       		.byte	0x14
 2400 0e59 09       		.uleb128 0x9
 2401 0e5a 2D040000 		.4byte	.LASF354
 2402 0e5e 0E       		.byte	0xe
 2403 0e5f 7F02     		.2byte	0x27f
 2404 0e61 8E050000 		.4byte	0x58e
 2405 0e65 18       		.byte	0x18
 2406 0e66 09       		.uleb128 0x9
 2407 0e67 6F0D0000 		.4byte	.LASF342
 2408 0e6b 0E       		.byte	0xe
 2409 0e6c 8502     		.2byte	0x285
 2410 0e6e F20D0000 		.4byte	0xdf2
 2411 0e72 1C       		.byte	0x1c
 2412 0e73 09       		.uleb128 0x9
 2413 0e74 391C0000 		.4byte	.LASF355
 2414 0e78 0E       		.byte	0xe
 2415 0e79 8802     		.2byte	0x288
 2416 0e7b B0040000 		.4byte	0x4b0
 2417 0e7f 20       		.byte	0x20
 2418 0e80 00       		.byte	0
 2419 0e81 10       		.uleb128 0x10
 2420 0e82 4D1C0000 		.4byte	.LASF356
 2421 0e86 0E       		.byte	0xe
 2422 0e87 8B02     		.2byte	0x28b
 2423 0e89 FE0D0000 		.4byte	0xdfe
 2424 0e8d 10       		.uleb128 0x10
 2425 0e8e 7D160000 		.4byte	.LASF357
 2426 0e92 0F       		.byte	0xf
 2427 0e93 D901     		.2byte	0x1d9
 2428 0e95 8A0C0000 		.4byte	0xc8a
 2429 0e99 1E       		.uleb128 0x1e
 2430 0e9a 5C000000 		.4byte	.LASF358
 2431 0e9e 38       		.byte	0x38
 2432 0e9f 0F       		.byte	0xf
 2433 0ea0 7502     		.2byte	0x275
 2434 0ea2 5D0F0000 		.4byte	0xf5d
 2435 0ea6 09       		.uleb128 0x9
 2436 0ea7 A8010000 		.4byte	.LASF359
 2437 0eab 0F       		.byte	0xf
 2438 0eac 7802     		.2byte	0x278
 2439 0eae 8E050000 		.4byte	0x58e
 2440 0eb2 00       		.byte	0
 2441 0eb3 09       		.uleb128 0x9
 2442 0eb4 C91B0000 		.4byte	.LASF360
 2443 0eb8 0F       		.byte	0xf
 2444 0eb9 7902     		.2byte	0x279
 2445 0ebb 8E050000 		.4byte	0x58e
 2446 0ebf 04       		.byte	0x4
 2447 0ec0 09       		.uleb128 0x9
 2448 0ec1 C0220000 		.4byte	.LASF361
 2449 0ec5 0F       		.byte	0xf
 2450 0ec6 7B02     		.2byte	0x27b
 2451 0ec8 4F0C0000 		.4byte	0xc4f
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 110


 2452 0ecc 08       		.byte	0x8
 2453 0ecd 09       		.uleb128 0x9
 2454 0ece AF150000 		.4byte	.LASF362
 2455 0ed2 0F       		.byte	0xf
 2456 0ed3 7C02     		.2byte	0x27c
 2457 0ed5 B0040000 		.4byte	0x4b0
 2458 0ed9 0C       		.byte	0xc
 2459 0eda 09       		.uleb128 0x9
 2460 0edb B60E0000 		.4byte	.LASF363
 2461 0edf 0F       		.byte	0xf
 2462 0ee0 7D02     		.2byte	0x27d
 2463 0ee2 8E050000 		.4byte	0x58e
 2464 0ee6 10       		.byte	0x10
 2465 0ee7 09       		.uleb128 0x9
 2466 0ee8 5B220000 		.4byte	.LASF364
 2467 0eec 0F       		.byte	0xf
 2468 0eed 7E02     		.2byte	0x27e
 2469 0eef 8E050000 		.4byte	0x58e
 2470 0ef3 14       		.byte	0x14
 2471 0ef4 09       		.uleb128 0x9
 2472 0ef5 C4000000 		.4byte	.LASF349
 2473 0ef9 0F       		.byte	0xf
 2474 0efa 8002     		.2byte	0x280
 2475 0efc 4F0C0000 		.4byte	0xc4f
 2476 0f00 18       		.byte	0x18
 2477 0f01 09       		.uleb128 0x9
 2478 0f02 87090000 		.4byte	.LASF350
 2479 0f06 0F       		.byte	0xf
 2480 0f07 8102     		.2byte	0x281
 2481 0f09 B0040000 		.4byte	0x4b0
 2482 0f0d 1C       		.byte	0x1c
 2483 0f0e 09       		.uleb128 0x9
 2484 0f0f B5120000 		.4byte	.LASF351
 2485 0f13 0F       		.byte	0xf
 2486 0f14 8202     		.2byte	0x282
 2487 0f16 8E050000 		.4byte	0x58e
 2488 0f1a 20       		.byte	0x20
 2489 0f1b 09       		.uleb128 0x9
 2490 0f1c 57190000 		.4byte	.LASF352
 2491 0f20 0F       		.byte	0xf
 2492 0f21 8402     		.2byte	0x284
 2493 0f23 4F0C0000 		.4byte	0xc4f
 2494 0f27 24       		.byte	0x24
 2495 0f28 09       		.uleb128 0x9
 2496 0f29 89040000 		.4byte	.LASF353
 2497 0f2d 0F       		.byte	0xf
 2498 0f2e 8502     		.2byte	0x285
 2499 0f30 B0040000 		.4byte	0x4b0
 2500 0f34 28       		.byte	0x28
 2501 0f35 09       		.uleb128 0x9
 2502 0f36 C0160000 		.4byte	.LASF365
 2503 0f3a 0F       		.byte	0xf
 2504 0f3b 8602     		.2byte	0x286
 2505 0f3d 8E050000 		.4byte	0x58e
 2506 0f41 2C       		.byte	0x2c
 2507 0f42 09       		.uleb128 0x9
 2508 0f43 6F0D0000 		.4byte	.LASF342
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 111


 2509 0f47 0F       		.byte	0xf
 2510 0f48 8B02     		.2byte	0x28b
 2511 0f4a 8D0E0000 		.4byte	0xe8d
 2512 0f4e 30       		.byte	0x30
 2513 0f4f 09       		.uleb128 0x9
 2514 0f50 391C0000 		.4byte	.LASF355
 2515 0f54 0F       		.byte	0xf
 2516 0f55 8E02     		.2byte	0x28e
 2517 0f57 B0040000 		.4byte	0x4b0
 2518 0f5b 34       		.byte	0x34
 2519 0f5c 00       		.byte	0
 2520 0f5d 10       		.uleb128 0x10
 2521 0f5e 24060000 		.4byte	.LASF366
 2522 0f62 0F       		.byte	0xf
 2523 0f63 9102     		.2byte	0x291
 2524 0f65 990E0000 		.4byte	0xe99
 2525 0f69 1F       		.uleb128 0x1f
 2526 0f6a 2A0F0000 		.4byte	.LASF367
 2527 0f6e 4C       		.byte	0x4c
 2528 0f6f 10       		.byte	0x10
 2529 0f70 2F       		.byte	0x2f
 2530 0f71 5A100000 		.4byte	0x105a
 2531 0f75 14       		.uleb128 0x14
 2532 0f76 301A0000 		.4byte	.LASF368
 2533 0f7a 10       		.byte	0x10
 2534 0f7b 31       		.byte	0x31
 2535 0f7c B0040000 		.4byte	0x4b0
 2536 0f80 00       		.byte	0
 2537 0f81 14       		.uleb128 0x14
 2538 0f82 CA090000 		.4byte	.LASF369
 2539 0f86 10       		.byte	0x10
 2540 0f87 33       		.byte	0x33
 2541 0f88 B0040000 		.4byte	0x4b0
 2542 0f8c 04       		.byte	0x4
 2543 0f8d 14       		.uleb128 0x14
 2544 0f8e 3C090000 		.4byte	.LASF370
 2545 0f92 10       		.byte	0x10
 2546 0f93 34       		.byte	0x34
 2547 0f94 B0040000 		.4byte	0x4b0
 2548 0f98 08       		.byte	0x8
 2549 0f99 14       		.uleb128 0x14
 2550 0f9a 18150000 		.4byte	.LASF371
 2551 0f9e 10       		.byte	0x10
 2552 0f9f 35       		.byte	0x35
 2553 0fa0 B0040000 		.4byte	0x4b0
 2554 0fa4 0C       		.byte	0xc
 2555 0fa5 14       		.uleb128 0x14
 2556 0fa6 AA1F0000 		.4byte	.LASF372
 2557 0faa 10       		.byte	0x10
 2558 0fab 37       		.byte	0x37
 2559 0fac B0040000 		.4byte	0x4b0
 2560 0fb0 10       		.byte	0x10
 2561 0fb1 14       		.uleb128 0x14
 2562 0fb2 32020000 		.4byte	.LASF373
 2563 0fb6 10       		.byte	0x10
 2564 0fb7 38       		.byte	0x38
 2565 0fb8 B0040000 		.4byte	0x4b0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 112


 2566 0fbc 14       		.byte	0x14
 2567 0fbd 14       		.uleb128 0x14
 2568 0fbe 3B020000 		.4byte	.LASF374
 2569 0fc2 10       		.byte	0x10
 2570 0fc3 39       		.byte	0x39
 2571 0fc4 B0040000 		.4byte	0x4b0
 2572 0fc8 18       		.byte	0x18
 2573 0fc9 14       		.uleb128 0x14
 2574 0fca 64140000 		.4byte	.LASF375
 2575 0fce 10       		.byte	0x10
 2576 0fcf 3A       		.byte	0x3a
 2577 0fd0 510C0000 		.4byte	0xc51
 2578 0fd4 1C       		.byte	0x1c
 2579 0fd5 14       		.uleb128 0x14
 2580 0fd6 F70F0000 		.4byte	.LASF376
 2581 0fda 10       		.byte	0x10
 2582 0fdb 3C       		.byte	0x3c
 2583 0fdc B0040000 		.4byte	0x4b0
 2584 0fe0 20       		.byte	0x20
 2585 0fe1 14       		.uleb128 0x14
 2586 0fe2 B3000000 		.4byte	.LASF377
 2587 0fe6 10       		.byte	0x10
 2588 0fe7 3D       		.byte	0x3d
 2589 0fe8 B0040000 		.4byte	0x4b0
 2590 0fec 24       		.byte	0x24
 2591 0fed 14       		.uleb128 0x14
 2592 0fee 09000000 		.4byte	.LASF378
 2593 0ff2 10       		.byte	0x10
 2594 0ff3 3F       		.byte	0x3f
 2595 0ff4 B0040000 		.4byte	0x4b0
 2596 0ff8 28       		.byte	0x28
 2597 0ff9 14       		.uleb128 0x14
 2598 0ffa 3D050000 		.4byte	.LASF379
 2599 0ffe 10       		.byte	0x10
 2600 0fff 40       		.byte	0x40
 2601 1000 B0040000 		.4byte	0x4b0
 2602 1004 2C       		.byte	0x2c
 2603 1005 14       		.uleb128 0x14
 2604 1006 1F220000 		.4byte	.LASF380
 2605 100a 10       		.byte	0x10
 2606 100b 42       		.byte	0x42
 2607 100c B0040000 		.4byte	0x4b0
 2608 1010 30       		.byte	0x30
 2609 1011 14       		.uleb128 0x14
 2610 1012 BA1B0000 		.4byte	.LASF381
 2611 1016 10       		.byte	0x10
 2612 1017 43       		.byte	0x43
 2613 1018 B0040000 		.4byte	0x4b0
 2614 101c 34       		.byte	0x34
 2615 101d 14       		.uleb128 0x14
 2616 101e F1220000 		.4byte	.LASF382
 2617 1022 10       		.byte	0x10
 2618 1023 45       		.byte	0x45
 2619 1024 B0040000 		.4byte	0x4b0
 2620 1028 38       		.byte	0x38
 2621 1029 14       		.uleb128 0x14
 2622 102a 3B120000 		.4byte	.LASF383
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 113


 2623 102e 10       		.byte	0x10
 2624 102f 46       		.byte	0x46
 2625 1030 B0040000 		.4byte	0x4b0
 2626 1034 3C       		.byte	0x3c
 2627 1035 14       		.uleb128 0x14
 2628 1036 B3200000 		.4byte	.LASF384
 2629 103a 10       		.byte	0x10
 2630 103b 48       		.byte	0x48
 2631 103c B0040000 		.4byte	0x4b0
 2632 1040 40       		.byte	0x40
 2633 1041 14       		.uleb128 0x14
 2634 1042 17030000 		.4byte	.LASF385
 2635 1046 10       		.byte	0x10
 2636 1047 49       		.byte	0x49
 2637 1048 B0040000 		.4byte	0x4b0
 2638 104c 44       		.byte	0x44
 2639 104d 14       		.uleb128 0x14
 2640 104e B7140000 		.4byte	.LASF386
 2641 1052 10       		.byte	0x10
 2642 1053 4B       		.byte	0x4b
 2643 1054 B0040000 		.4byte	0x4b0
 2644 1058 48       		.byte	0x48
 2645 1059 00       		.byte	0
 2646 105a 06       		.uleb128 0x6
 2647 105b 051E0000 		.4byte	.LASF387
 2648 105f 10       		.byte	0x10
 2649 1060 4C       		.byte	0x4c
 2650 1061 690F0000 		.4byte	0xf69
 2651 1065 1A       		.uleb128 0x1a
 2652 1066 04       		.byte	0x4
 2653 1067 B7070000 		.4byte	0x7b7
 2654 106b 06       		.uleb128 0x6
 2655 106c 7E010000 		.4byte	.LASF388
 2656 1070 11       		.byte	0x11
 2657 1071 38       		.byte	0x38
 2658 1072 44040000 		.4byte	0x444
 2659 1076 06       		.uleb128 0x6
 2660 1077 1A190000 		.4byte	.LASF389
 2661 107b 11       		.byte	0x11
 2662 107c 39       		.byte	0x39
 2663 107d 56040000 		.4byte	0x456
 2664 1081 06       		.uleb128 0x6
 2665 1082 7C190000 		.4byte	.LASF390
 2666 1086 11       		.byte	0x11
 2667 1087 3F       		.byte	0x3f
 2668 1088 B0040000 		.4byte	0x4b0
 2669 108c 06       		.uleb128 0x6
 2670 108d 4A060000 		.4byte	.LASF391
 2671 1091 12       		.byte	0x12
 2672 1092 2E       		.byte	0x2e
 2673 1093 4F0C0000 		.4byte	0xc4f
 2674 1097 06       		.uleb128 0x6
 2675 1098 DD140000 		.4byte	.LASF392
 2676 109c 13       		.byte	0x13
 2677 109d 3D       		.byte	0x3d
 2678 109e 4F0C0000 		.4byte	0xc4f
 2679 10a2 06       		.uleb128 0x6
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 114


 2680 10a3 AD090000 		.4byte	.LASF393
 2681 10a7 14       		.byte	0x14
 2682 10a8 25       		.byte	0x25
 2683 10a9 8C100000 		.4byte	0x108c
 2684 10ad 02       		.uleb128 0x2
 2685 10ae 01       		.byte	0x1
 2686 10af 15040000 		.4byte	0x415
 2687 10b3 15       		.byte	0x15
 2688 10b4 20       		.byte	0x20
 2689 10b5 D2100000 		.4byte	0x10d2
 2690 10b9 04       		.uleb128 0x4
 2691 10ba 87190000 		.4byte	.LASF394
 2692 10be 00       		.byte	0
 2693 10bf 04       		.uleb128 0x4
 2694 10c0 BA210000 		.4byte	.LASF395
 2695 10c4 01       		.byte	0x1
 2696 10c5 04       		.uleb128 0x4
 2697 10c6 4A170000 		.4byte	.LASF396
 2698 10ca 02       		.byte	0x2
 2699 10cb 04       		.uleb128 0x4
 2700 10cc 3C1F0000 		.4byte	.LASF397
 2701 10d0 03       		.byte	0x3
 2702 10d1 00       		.byte	0
 2703 10d2 06       		.uleb128 0x6
 2704 10d3 B5100000 		.4byte	.LASF398
 2705 10d7 15       		.byte	0x15
 2706 10d8 27       		.byte	0x27
 2707 10d9 AD100000 		.4byte	0x10ad
 2708 10dd 10       		.uleb128 0x10
 2709 10de 611E0000 		.4byte	.LASF399
 2710 10e2 16       		.byte	0x16
 2711 10e3 C002     		.2byte	0x2c0
 2712 10e5 E9100000 		.4byte	0x10e9
 2713 10e9 1A       		.uleb128 0x1a
 2714 10ea 04       		.byte	0x4
 2715 10eb EF100000 		.4byte	0x10ef
 2716 10ef 1D       		.uleb128 0x1d
 2717 10f0 79040000 		.4byte	0x479
 2718 10f4 0D110000 		.4byte	0x110d
 2719 10f8 1C       		.uleb128 0x1c
 2720 10f9 84040000 		.4byte	0x484
 2721 10fd 1C       		.uleb128 0x1c
 2722 10fe 84040000 		.4byte	0x484
 2723 1102 1C       		.uleb128 0x1c
 2724 1103 DB0D0000 		.4byte	0xddb
 2725 1107 1C       		.uleb128 0x1c
 2726 1108 9A040000 		.4byte	0x49a
 2727 110c 00       		.byte	0
 2728 110d 10       		.uleb128 0x10
 2729 110e 14080000 		.4byte	.LASF400
 2730 1112 16       		.byte	0x16
 2731 1113 C602     		.2byte	0x2c6
 2732 1115 E9100000 		.4byte	0x10e9
 2733 1119 10       		.uleb128 0x10
 2734 111a 33210000 		.4byte	.LASF401
 2735 111e 16       		.byte	0x16
 2736 111f C702     		.2byte	0x2c7
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 115


 2737 1121 8A0C0000 		.4byte	0xc8a
 2738 1125 20       		.uleb128 0x20
 2739 1126 901C0000 		.4byte	.LASF495
 2740 112a 00       		.byte	0
 2741 112b 16       		.byte	0x16
 2742 112c F502     		.2byte	0x2f5
 2743 112e 21       		.uleb128 0x21
 2744 112f 93220000 		.4byte	.LASF496
 2745 1133 04       		.byte	0x4
 2746 1134 16       		.byte	0x16
 2747 1135 3F03     		.2byte	0x33f
 2748 1137 54110000 		.4byte	0x1154
 2749 113b 22       		.uleb128 0x22
 2750 113c E1220000 		.4byte	.LASF402
 2751 1140 16       		.byte	0x16
 2752 1141 4103     		.2byte	0x341
 2753 1143 18060000 		.4byte	0x618
 2754 1147 23       		.uleb128 0x23
 2755 1148 62697400 		.ascii	"bit\000"
 2756 114c 16       		.byte	0x16
 2757 114d 4203     		.2byte	0x342
 2758 114f 25110000 		.4byte	0x1125
 2759 1153 00       		.byte	0
 2760 1154 1E       		.uleb128 0x1e
 2761 1155 6D130000 		.4byte	.LASF403
 2762 1159 04       		.byte	0x4
 2763 115a 16       		.byte	0x16
 2764 115b DE03     		.2byte	0x3de
 2765 115d 95110000 		.4byte	0x1195
 2766 1161 09       		.uleb128 0x9
 2767 1162 F8150000 		.4byte	.LASF404
 2768 1166 16       		.byte	0x16
 2769 1167 E103     		.2byte	0x3e1
 2770 1169 84040000 		.4byte	0x484
 2771 116d 00       		.byte	0
 2772 116e 24       		.uleb128 0x24
 2773 116f 6F647200 		.ascii	"odr\000"
 2774 1173 16       		.byte	0x16
 2775 1174 E403     		.2byte	0x3e4
 2776 1176 84040000 		.4byte	0x484
 2777 117a 01       		.byte	0x1
 2778 117b 09       		.uleb128 0x9
 2779 117c 91000000 		.4byte	.LASF405
 2780 1180 16       		.byte	0x16
 2781 1181 E703     		.2byte	0x3e7
 2782 1183 84040000 		.4byte	0x484
 2783 1187 02       		.byte	0x2
 2784 1188 24       		.uleb128 0x24
 2785 1189 627700   		.ascii	"bw\000"
 2786 118c 16       		.byte	0x16
 2787 118d EA03     		.2byte	0x3ea
 2788 118f 84040000 		.4byte	0x484
 2789 1193 03       		.byte	0x3
 2790 1194 00       		.byte	0
 2791 1195 1E       		.uleb128 0x1e
 2792 1196 64050000 		.4byte	.LASF406
 2793 119a 02       		.byte	0x2
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 116


 2794 119b 16       		.byte	0x16
 2795 119c F003     		.2byte	0x3f0
 2796 119e F0110000 		.4byte	0x11f0
 2797 11a2 25       		.uleb128 0x25
 2798 11a3 8B140000 		.4byte	.LASF407
 2799 11a7 16       		.byte	0x16
 2800 11a8 F303     		.2byte	0x3f3
 2801 11aa 84040000 		.4byte	0x484
 2802 11ae 01       		.byte	0x1
 2803 11af 01       		.byte	0x1
 2804 11b0 07       		.byte	0x7
 2805 11b1 00       		.byte	0
 2806 11b2 25       		.uleb128 0x25
 2807 11b3 A80A0000 		.4byte	.LASF408
 2808 11b7 16       		.byte	0x16
 2809 11b8 F603     		.2byte	0x3f6
 2810 11ba 84040000 		.4byte	0x484
 2811 11be 01       		.byte	0x1
 2812 11bf 01       		.byte	0x1
 2813 11c0 06       		.byte	0x6
 2814 11c1 00       		.byte	0
 2815 11c2 25       		.uleb128 0x25
 2816 11c3 951A0000 		.4byte	.LASF409
 2817 11c7 16       		.byte	0x16
 2818 11c8 F903     		.2byte	0x3f9
 2819 11ca 84040000 		.4byte	0x484
 2820 11ce 01       		.byte	0x1
 2821 11cf 02       		.byte	0x2
 2822 11d0 04       		.byte	0x4
 2823 11d1 00       		.byte	0
 2824 11d2 25       		.uleb128 0x25
 2825 11d3 9C160000 		.4byte	.LASF410
 2826 11d7 16       		.byte	0x16
 2827 11d8 FC03     		.2byte	0x3fc
 2828 11da 84040000 		.4byte	0x484
 2829 11de 01       		.byte	0x1
 2830 11df 04       		.byte	0x4
 2831 11e0 00       		.byte	0
 2832 11e1 00       		.byte	0
 2833 11e2 09       		.uleb128 0x9
 2834 11e3 BD150000 		.4byte	.LASF411
 2835 11e7 16       		.byte	0x16
 2836 11e8 FF03     		.2byte	0x3ff
 2837 11ea 84040000 		.4byte	0x484
 2838 11ee 01       		.byte	0x1
 2839 11ef 00       		.byte	0
 2840 11f0 26       		.uleb128 0x26
 2841 11f1 47100000 		.4byte	.LASF497
 2842 11f5 01       		.byte	0x1
 2843 11f6 03040000 		.4byte	0x403
 2844 11fa 16       		.byte	0x16
 2845 11fb 4104     		.2byte	0x441
 2846 11fd 14120000 		.4byte	0x1214
 2847 1201 03       		.uleb128 0x3
 2848 1202 D61A0000 		.4byte	.LASF412
 2849 1206 7F       		.sleb128 -1
 2850 1207 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 117


 2851 1208 56110000 		.4byte	.LASF413
 2852 120c 00       		.byte	0
 2853 120d 04       		.uleb128 0x4
 2854 120e 9D0C0000 		.4byte	.LASF414
 2855 1212 01       		.byte	0x1
 2856 1213 00       		.byte	0
 2857 1214 1E       		.uleb128 0x1e
 2858 1215 0A200000 		.4byte	.LASF415
 2859 1219 18       		.byte	0x18
 2860 121a 16       		.byte	0x16
 2861 121b 2C06     		.2byte	0x62c
 2862 121d A4120000 		.4byte	0x12a4
 2863 1221 09       		.uleb128 0x9
 2864 1222 E1220000 		.4byte	.LASF402
 2865 1226 16       		.byte	0x16
 2866 1227 2F06     		.2byte	0x62f
 2867 1229 DB0D0000 		.4byte	0xddb
 2868 122d 00       		.byte	0
 2869 122e 09       		.uleb128 0x9
 2870 122f 72180000 		.4byte	.LASF416
 2871 1233 16       		.byte	0x16
 2872 1234 3606     		.2byte	0x636
 2873 1236 9A040000 		.4byte	0x49a
 2874 123a 04       		.byte	0x4
 2875 123b 09       		.uleb128 0x9
 2876 123c 53200000 		.4byte	.LASF417
 2877 1240 16       		.byte	0x16
 2878 1241 3906     		.2byte	0x639
 2879 1243 84040000 		.4byte	0x484
 2880 1247 06       		.byte	0x6
 2881 1248 09       		.uleb128 0x9
 2882 1249 D71F0000 		.4byte	.LASF418
 2883 124d 16       		.byte	0x16
 2884 124e 3C06     		.2byte	0x63c
 2885 1250 84040000 		.4byte	0x484
 2886 1254 07       		.byte	0x7
 2887 1255 09       		.uleb128 0x9
 2888 1256 E2010000 		.4byte	.LASF419
 2889 125a 16       		.byte	0x16
 2890 125b 4006     		.2byte	0x640
 2891 125d 84040000 		.4byte	0x484
 2892 1261 08       		.byte	0x8
 2893 1262 09       		.uleb128 0x9
 2894 1263 8A030000 		.4byte	.LASF420
 2895 1267 16       		.byte	0x16
 2896 1268 4306     		.2byte	0x643
 2897 126a 9A040000 		.4byte	0x49a
 2898 126e 0A       		.byte	0xa
 2899 126f 09       		.uleb128 0x9
 2900 1270 36040000 		.4byte	.LASF421
 2901 1274 16       		.byte	0x16
 2902 1275 4606     		.2byte	0x646
 2903 1277 9A040000 		.4byte	0x49a
 2904 127b 0C       		.byte	0xc
 2905 127c 09       		.uleb128 0x9
 2906 127d D0060000 		.4byte	.LASF422
 2907 1281 16       		.byte	0x16
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 118


 2908 1282 4906     		.2byte	0x649
 2909 1284 9A040000 		.4byte	0x49a
 2910 1288 0E       		.byte	0xe
 2911 1289 09       		.uleb128 0x9
 2912 128a 73040000 		.4byte	.LASF423
 2913 128e 16       		.byte	0x16
 2914 128f 4C06     		.2byte	0x64c
 2915 1291 B0040000 		.4byte	0x4b0
 2916 1295 10       		.byte	0x10
 2917 1296 09       		.uleb128 0x9
 2918 1297 87110000 		.4byte	.LASF424
 2919 129b 16       		.byte	0x16
 2920 129c 4F06     		.2byte	0x64f
 2921 129e 84040000 		.4byte	0x484
 2922 12a2 14       		.byte	0x14
 2923 12a3 00       		.byte	0
 2924 12a4 1E       		.uleb128 0x1e
 2925 12a5 FA1D0000 		.4byte	.LASF425
 2926 12a9 2C       		.byte	0x2c
 2927 12aa 16       		.byte	0x16
 2928 12ab 5106     		.2byte	0x651
 2929 12ad 74130000 		.4byte	0x1374
 2930 12b1 09       		.uleb128 0x9
 2931 12b2 1C0A0000 		.4byte	.LASF426
 2932 12b6 16       		.byte	0x16
 2933 12b7 5406     		.2byte	0x654
 2934 12b9 84040000 		.4byte	0x484
 2935 12bd 00       		.byte	0
 2936 12be 24       		.uleb128 0x24
 2937 12bf 696400   		.ascii	"id\000"
 2938 12c2 16       		.byte	0x16
 2939 12c3 5706     		.2byte	0x657
 2940 12c5 84040000 		.4byte	0x484
 2941 12c9 01       		.byte	0x1
 2942 12ca 09       		.uleb128 0x9
 2943 12cb 4A040000 		.4byte	.LASF427
 2944 12cf 16       		.byte	0x16
 2945 12d0 5A06     		.2byte	0x65a
 2946 12d2 84040000 		.4byte	0x484
 2947 12d6 02       		.byte	0x2
 2948 12d7 09       		.uleb128 0x9
 2949 12d8 AB140000 		.4byte	.LASF428
 2950 12dc 16       		.byte	0x16
 2951 12dd 5F06     		.2byte	0x65f
 2952 12df F0110000 		.4byte	0x11f0
 2953 12e3 03       		.byte	0x3
 2954 12e4 09       		.uleb128 0x9
 2955 12e5 58180000 		.4byte	.LASF429
 2956 12e9 16       		.byte	0x16
 2957 12ea 6206     		.2byte	0x662
 2958 12ec 54110000 		.4byte	0x1154
 2959 12f0 04       		.byte	0x4
 2960 12f1 09       		.uleb128 0x9
 2961 12f2 C4070000 		.4byte	.LASF430
 2962 12f6 16       		.byte	0x16
 2963 12f7 6706     		.2byte	0x667
 2964 12f9 54110000 		.4byte	0x1154
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 119


 2965 12fd 08       		.byte	0x8
 2966 12fe 09       		.uleb128 0x9
 2967 12ff 1B0C0000 		.4byte	.LASF431
 2968 1303 16       		.byte	0x16
 2969 1304 6A06     		.2byte	0x66a
 2970 1306 54110000 		.4byte	0x1154
 2971 130a 0C       		.byte	0xc
 2972 130b 09       		.uleb128 0x9
 2973 130c FE030000 		.4byte	.LASF432
 2974 1310 16       		.byte	0x16
 2975 1311 6F06     		.2byte	0x66f
 2976 1313 54110000 		.4byte	0x1154
 2977 1317 10       		.byte	0x10
 2978 1318 09       		.uleb128 0x9
 2979 1319 140A0000 		.4byte	.LASF433
 2980 131d 16       		.byte	0x16
 2981 131e 7206     		.2byte	0x672
 2982 1320 95110000 		.4byte	0x1195
 2983 1324 14       		.byte	0x14
 2984 1325 09       		.uleb128 0x9
 2985 1326 7B0B0000 		.4byte	.LASF434
 2986 132a 16       		.byte	0x16
 2987 132b 7706     		.2byte	0x677
 2988 132d 95110000 		.4byte	0x1195
 2989 1331 16       		.byte	0x16
 2990 1332 09       		.uleb128 0x9
 2991 1333 93040000 		.4byte	.LASF435
 2992 1337 16       		.byte	0x16
 2993 1338 7A06     		.2byte	0x67a
 2994 133a 74130000 		.4byte	0x1374
 2995 133e 18       		.byte	0x18
 2996 133f 09       		.uleb128 0x9
 2997 1340 45130000 		.4byte	.LASF436
 2998 1344 16       		.byte	0x16
 2999 1345 7D06     		.2byte	0x67d
 3000 1347 DD100000 		.4byte	0x10dd
 3001 134b 1C       		.byte	0x1c
 3002 134c 09       		.uleb128 0x9
 3003 134d 78010000 		.4byte	.LASF437
 3004 1351 16       		.byte	0x16
 3005 1352 8006     		.2byte	0x680
 3006 1354 0D110000 		.4byte	0x110d
 3007 1358 20       		.byte	0x20
 3008 1359 09       		.uleb128 0x9
 3009 135a 32120000 		.4byte	.LASF438
 3010 135e 16       		.byte	0x16
 3011 135f 8306     		.2byte	0x683
 3012 1361 19110000 		.4byte	0x1119
 3013 1365 24       		.byte	0x24
 3014 1366 09       		.uleb128 0x9
 3015 1367 001D0000 		.4byte	.LASF439
 3016 136b 16       		.byte	0x16
 3017 136c 8606     		.2byte	0x686
 3018 136e 9A040000 		.4byte	0x49a
 3019 1372 28       		.byte	0x28
 3020 1373 00       		.byte	0
 3021 1374 1A       		.uleb128 0x1a
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 120


 3022 1375 04       		.byte	0x4
 3023 1376 14120000 		.4byte	0x1214
 3024 137a 27       		.uleb128 0x27
 3025 137b F31F0000 		.4byte	.LASF440
 3026 137f 03       		.byte	0x3
 3027 1380 EE06     		.2byte	0x6ee
 3028 1382 03       		.byte	0x3
 3029 1383 94130000 		.4byte	0x1394
 3030 1387 28       		.uleb128 0x28
 3031 1388 73050000 		.4byte	.LASF442
 3032 138c 03       		.byte	0x3
 3033 138d EE06     		.2byte	0x6ee
 3034 138f ED030000 		.4byte	0x3ed
 3035 1393 00       		.byte	0
 3036 1394 27       		.uleb128 0x27
 3037 1395 810E0000 		.4byte	.LASF441
 3038 1399 02       		.byte	0x2
 3039 139a 3E06     		.2byte	0x63e
 3040 139c 03       		.byte	0x3
 3041 139d BA130000 		.4byte	0x13ba
 3042 13a1 28       		.uleb128 0x28
 3043 13a2 EC200000 		.4byte	.LASF443
 3044 13a6 02       		.byte	0x2
 3045 13a7 3E06     		.2byte	0x63e
 3046 13a9 65100000 		.4byte	0x1065
 3047 13ad 28       		.uleb128 0x28
 3048 13ae E81D0000 		.4byte	.LASF444
 3049 13b2 02       		.byte	0x2
 3050 13b3 3E06     		.2byte	0x63e
 3051 13b5 B0040000 		.4byte	0x4b0
 3052 13b9 00       		.byte	0
 3053 13ba 29       		.uleb128 0x29
 3054 13bb 101F0000 		.4byte	.LASF498
 3055 13bf 04       		.byte	0x4
 3056 13c0 81       		.byte	0x81
 3057 13c1 03       		.byte	0x3
 3058 13c2 27       		.uleb128 0x27
 3059 13c3 DE040000 		.4byte	.LASF445
 3060 13c7 03       		.byte	0x3
 3061 13c8 9506     		.2byte	0x695
 3062 13ca 03       		.byte	0x3
 3063 13cb DC130000 		.4byte	0x13dc
 3064 13cf 28       		.uleb128 0x28
 3065 13d0 73050000 		.4byte	.LASF442
 3066 13d4 03       		.byte	0x3
 3067 13d5 9506     		.2byte	0x695
 3068 13d7 ED030000 		.4byte	0x3ed
 3069 13db 00       		.byte	0
 3070 13dc 2A       		.uleb128 0x2a
 3071 13dd 950A0000 		.4byte	.LASF499
 3072 13e1 01       		.byte	0x1
 3073 13e2 3C       		.byte	0x3c
 3074 13e3 00000000 		.4byte	.LFB693
 3075 13e7 50000000 		.4byte	.LFE693-.LFB693
 3076 13eb 01       		.uleb128 0x1
 3077 13ec 9C       		.byte	0x9c
 3078 13ed 59140000 		.4byte	0x1459
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 121


 3079 13f1 2B       		.uleb128 0x2b
 3080 13f2 94130000 		.4byte	0x1394
 3081 13f6 14000000 		.4byte	.LBB14
 3082 13fa 0A000000 		.4byte	.LBE14-.LBB14
 3083 13fe 01       		.byte	0x1
 3084 13ff 40       		.byte	0x40
 3085 1400 17140000 		.4byte	0x1417
 3086 1404 2C       		.uleb128 0x2c
 3087 1405 AD130000 		.4byte	0x13ad
 3088 1409 00000000 		.4byte	.LLST0
 3089 140d 2C       		.uleb128 0x2c
 3090 140e A1130000 		.4byte	0x13a1
 3091 1412 14000000 		.4byte	.LLST1
 3092 1416 00       		.byte	0
 3093 1417 2B       		.uleb128 0x2b
 3094 1418 7A130000 		.4byte	0x137a
 3095 141c 24000000 		.4byte	.LBB16
 3096 1420 2C000000 		.4byte	.LBE16-.LBB16
 3097 1424 01       		.byte	0x1
 3098 1425 41       		.byte	0x41
 3099 1426 34140000 		.4byte	0x1434
 3100 142a 2C       		.uleb128 0x2c
 3101 142b 87130000 		.4byte	0x1387
 3102 142f 2C000000 		.4byte	.LLST2
 3103 1433 00       		.byte	0
 3104 1434 2D       		.uleb128 0x2d
 3105 1435 0C000000 		.4byte	.LVL0
 3106 1439 74190000 		.4byte	0x1974
 3107 143d 47140000 		.4byte	0x1447
 3108 1441 2E       		.uleb128 0x2e
 3109 1442 01       		.uleb128 0x1
 3110 1443 51       		.byte	0x51
 3111 1444 01       		.uleb128 0x1
 3112 1445 30       		.byte	0x30
 3113 1446 00       		.byte	0
 3114 1447 2F       		.uleb128 0x2f
 3115 1448 14000000 		.4byte	.LVL1
 3116 144c 80190000 		.4byte	0x1980
 3117 1450 2E       		.uleb128 0x2e
 3118 1451 01       		.uleb128 0x1
 3119 1452 50       		.byte	0x50
 3120 1453 03       		.uleb128 0x3
 3121 1454 0A       		.byte	0xa
 3122 1455 E803     		.2byte	0x3e8
 3123 1457 00       		.byte	0
 3124 1458 00       		.byte	0
 3125 1459 30       		.uleb128 0x30
 3126 145a BD1C0000 		.4byte	.LASF446
 3127 145e 01       		.byte	0x1
 3128 145f 53       		.byte	0x53
 3129 1460 00000000 		.4byte	.LFB694
 3130 1464 44000000 		.4byte	.LFE694-.LFB694
 3131 1468 01       		.uleb128 0x1
 3132 1469 9C       		.byte	0x9c
 3133 146a CE140000 		.4byte	0x14ce
 3134 146e 31       		.uleb128 0x31
 3135 146f 61726700 		.ascii	"arg\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 122


 3136 1473 01       		.byte	0x1
 3137 1474 53       		.byte	0x53
 3138 1475 4F0C0000 		.4byte	0xc4f
 3139 1479 3F000000 		.4byte	.LLST3
 3140 147d 32       		.uleb128 0x32
 3141 147e 271B0000 		.4byte	.LASF500
 3142 1482 01       		.byte	0x1
 3143 1483 57       		.byte	0x57
 3144 1484 D2100000 		.4byte	0x10d2
 3145 1488 02       		.uleb128 0x2
 3146 1489 91       		.byte	0x91
 3147 148a 77       		.sleb128 -9
 3148 148b 2D       		.uleb128 0x2d
 3149 148c 16000000 		.4byte	.LVL8
 3150 1490 8C190000 		.4byte	0x198c
 3151 1494 9F140000 		.4byte	0x149f
 3152 1498 2E       		.uleb128 0x2e
 3153 1499 01       		.uleb128 0x1
 3154 149a 51       		.byte	0x51
 3155 149b 02       		.uleb128 0x2
 3156 149c 09       		.byte	0x9
 3157 149d FF       		.byte	0xff
 3158 149e 00       		.byte	0
 3159 149f 2D       		.uleb128 0x2d
 3160 14a0 2E000000 		.4byte	.LVL9
 3161 14a4 98190000 		.4byte	0x1998
 3162 14a8 BD140000 		.4byte	0x14bd
 3163 14ac 2E       		.uleb128 0x2e
 3164 14ad 01       		.uleb128 0x1
 3165 14ae 51       		.byte	0x51
 3166 14af 02       		.uleb128 0x2
 3167 14b0 91       		.byte	0x91
 3168 14b1 77       		.sleb128 -9
 3169 14b2 2E       		.uleb128 0x2e
 3170 14b3 01       		.uleb128 0x1
 3171 14b4 52       		.byte	0x52
 3172 14b5 01       		.uleb128 0x1
 3173 14b6 30       		.byte	0x30
 3174 14b7 2E       		.uleb128 0x2e
 3175 14b8 01       		.uleb128 0x1
 3176 14b9 53       		.byte	0x53
 3177 14ba 01       		.uleb128 0x1
 3178 14bb 30       		.byte	0x30
 3179 14bc 00       		.byte	0
 3180 14bd 2F       		.uleb128 0x2f
 3181 14be 3A000000 		.4byte	.LVL10
 3182 14c2 A4190000 		.4byte	0x19a4
 3183 14c6 2E       		.uleb128 0x2e
 3184 14c7 01       		.uleb128 0x1
 3185 14c8 50       		.byte	0x50
 3186 14c9 02       		.uleb128 0x2
 3187 14ca 08       		.byte	0x8
 3188 14cb 64       		.byte	0x64
 3189 14cc 00       		.byte	0
 3190 14cd 00       		.byte	0
 3191 14ce 30       		.uleb128 0x30
 3192 14cf 61030000 		.4byte	.LASF447
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 123


 3193 14d3 01       		.byte	0x1
 3194 14d4 71       		.byte	0x71
 3195 14d5 00000000 		.4byte	.LFB695
 3196 14d9 60000000 		.4byte	.LFE695-.LFB695
 3197 14dd 01       		.uleb128 0x1
 3198 14de 9C       		.byte	0x9c
 3199 14df 2A150000 		.4byte	0x152a
 3200 14e3 31       		.uleb128 0x31
 3201 14e4 61726700 		.ascii	"arg\000"
 3202 14e8 01       		.byte	0x1
 3203 14e9 71       		.byte	0x71
 3204 14ea 4F0C0000 		.4byte	0xc4f
 3205 14ee 60000000 		.4byte	.LLST4
 3206 14f2 33       		.uleb128 0x33
 3207 14f3 0E000000 		.4byte	.LVL13
 3208 14f7 B0190000 		.4byte	0x19b0
 3209 14fb 33       		.uleb128 0x33
 3210 14fc 1A000000 		.4byte	.LVL14
 3211 1500 BB190000 		.4byte	0x19bb
 3212 1504 2D       		.uleb128 0x2d
 3213 1505 20000000 		.4byte	.LVL15
 3214 1509 A4190000 		.4byte	0x19a4
 3215 150d 17150000 		.4byte	0x1517
 3216 1511 2E       		.uleb128 0x2e
 3217 1512 01       		.uleb128 0x1
 3218 1513 50       		.byte	0x50
 3219 1514 01       		.uleb128 0x1
 3220 1515 33       		.byte	0x33
 3221 1516 00       		.byte	0
 3222 1517 33       		.uleb128 0x33
 3223 1518 40000000 		.4byte	.LVL16
 3224 151c C6190000 		.4byte	0x19c6
 3225 1520 33       		.uleb128 0x33
 3226 1521 48000000 		.4byte	.LVL17
 3227 1525 D2190000 		.4byte	0x19d2
 3228 1529 00       		.byte	0
 3229 152a 30       		.uleb128 0x30
 3230 152b 64080000 		.4byte	.LASF448
 3231 152f 01       		.byte	0x1
 3232 1530 90       		.byte	0x90
 3233 1531 00000000 		.4byte	.LFB696
 3234 1535 3C000000 		.4byte	.LFE696-.LFB696
 3235 1539 01       		.uleb128 0x1
 3236 153a 9C       		.byte	0x9c
 3237 153b 73150000 		.4byte	0x1573
 3238 153f 31       		.uleb128 0x31
 3239 1540 61726700 		.ascii	"arg\000"
 3240 1544 01       		.byte	0x1
 3241 1545 90       		.byte	0x90
 3242 1546 4F0C0000 		.4byte	0xc4f
 3243 154a 81000000 		.4byte	.LLST5
 3244 154e 33       		.uleb128 0x33
 3245 154f 0A000000 		.4byte	.LVL20
 3246 1553 DE190000 		.4byte	0x19de
 3247 1557 33       		.uleb128 0x33
 3248 1558 12000000 		.4byte	.LVL21
 3249 155c DE190000 		.4byte	0x19de
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 124


 3250 1560 33       		.uleb128 0x33
 3251 1561 1A000000 		.4byte	.LVL22
 3252 1565 C6190000 		.4byte	0x19c6
 3253 1569 33       		.uleb128 0x33
 3254 156a 22000000 		.4byte	.LVL23
 3255 156e D2190000 		.4byte	0x19d2
 3256 1572 00       		.byte	0
 3257 1573 30       		.uleb128 0x30
 3258 1574 58030000 		.4byte	.LASF449
 3259 1578 01       		.byte	0x1
 3260 1579 A6       		.byte	0xa6
 3261 157a 00000000 		.4byte	.LFB697
 3262 157e 50000000 		.4byte	.LFE697-.LFB697
 3263 1582 01       		.uleb128 0x1
 3264 1583 9C       		.byte	0x9c
 3265 1584 D5150000 		.4byte	0x15d5
 3266 1588 31       		.uleb128 0x31
 3267 1589 61726700 		.ascii	"arg\000"
 3268 158d 01       		.byte	0x1
 3269 158e A6       		.byte	0xa6
 3270 158f 4F0C0000 		.4byte	0xc4f
 3271 1593 A2000000 		.4byte	.LLST6
 3272 1597 2D       		.uleb128 0x2d
 3273 1598 16000000 		.4byte	.LVL26
 3274 159c E9190000 		.4byte	0x19e9
 3275 15a0 B1150000 		.4byte	0x15b1
 3276 15a4 2E       		.uleb128 0x2e
 3277 15a5 01       		.uleb128 0x1
 3278 15a6 52       		.byte	0x52
 3279 15a7 01       		.uleb128 0x1
 3280 15a8 30       		.byte	0x30
 3281 15a9 2E       		.uleb128 0x2e
 3282 15aa 01       		.uleb128 0x1
 3283 15ab 53       		.byte	0x53
 3284 15ac 03       		.uleb128 0x3
 3285 15ad 0A       		.byte	0xa
 3286 15ae E803     		.2byte	0x3e8
 3287 15b0 00       		.byte	0
 3288 15b1 2D       		.uleb128 0x2d
 3289 15b2 26000000 		.4byte	.LVL27
 3290 15b6 F4190000 		.4byte	0x19f4
 3291 15ba CB150000 		.4byte	0x15cb
 3292 15be 2E       		.uleb128 0x2e
 3293 15bf 01       		.uleb128 0x1
 3294 15c0 51       		.byte	0x51
 3295 15c1 01       		.uleb128 0x1
 3296 15c2 30       		.byte	0x30
 3297 15c3 2E       		.uleb128 0x2e
 3298 15c4 01       		.uleb128 0x1
 3299 15c5 52       		.byte	0x52
 3300 15c6 03       		.uleb128 0x3
 3301 15c7 0A       		.byte	0xa
 3302 15c8 E803     		.2byte	0x3e8
 3303 15ca 00       		.byte	0
 3304 15cb 33       		.uleb128 0x33
 3305 15cc 32000000 		.4byte	.LVL28
 3306 15d0 D2190000 		.4byte	0x19d2
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 125


 3307 15d4 00       		.byte	0
 3308 15d5 34       		.uleb128 0x34
 3309 15d6 5F050000 		.4byte	.LASF450
 3310 15da 01       		.byte	0x1
 3311 15db B6       		.byte	0xb6
 3312 15dc 6B040000 		.4byte	0x46b
 3313 15e0 00000000 		.4byte	.LFB698
 3314 15e4 58010000 		.4byte	.LFE698-.LFB698
 3315 15e8 01       		.uleb128 0x1
 3316 15e9 9C       		.byte	0x9c
 3317 15ea 35180000 		.4byte	0x1835
 3318 15ee 35       		.uleb128 0x35
 3319 15ef BA130000 		.4byte	0x13ba
 3320 15f3 12000000 		.4byte	.LBB18
 3321 15f7 02000000 		.4byte	.LBE18-.LBB18
 3322 15fb 01       		.byte	0x1
 3323 15fc BA       		.byte	0xba
 3324 15fd 2B       		.uleb128 0x2b
 3325 15fe 7A130000 		.4byte	0x137a
 3326 1602 44000000 		.4byte	.LBB20
 3327 1606 16000000 		.4byte	.LBE20-.LBB20
 3328 160a 01       		.byte	0x1
 3329 160b C5       		.byte	0xc5
 3330 160c 1A160000 		.4byte	0x161a
 3331 1610 2C       		.uleb128 0x2c
 3332 1611 87130000 		.4byte	0x1387
 3333 1615 C3000000 		.4byte	.LLST7
 3334 1619 00       		.byte	0
 3335 161a 2B       		.uleb128 0x2b
 3336 161b C2130000 		.4byte	0x13c2
 3337 161f 5A000000 		.4byte	.LBB22
 3338 1623 16000000 		.4byte	.LBE22-.LBB22
 3339 1627 01       		.byte	0x1
 3340 1628 C6       		.byte	0xc6
 3341 1629 37160000 		.4byte	0x1637
 3342 162d 2C       		.uleb128 0x2c
 3343 162e CF130000 		.4byte	0x13cf
 3344 1632 D6000000 		.4byte	.LLST8
 3345 1636 00       		.byte	0
 3346 1637 2D       		.uleb128 0x2d
 3347 1638 0E000000 		.4byte	.LVL29
 3348 163c FF190000 		.4byte	0x19ff
 3349 1640 54160000 		.4byte	0x1654
 3350 1644 2E       		.uleb128 0x2e
 3351 1645 01       		.uleb128 0x1
 3352 1646 50       		.byte	0x50
 3353 1647 01       		.uleb128 0x1
 3354 1648 31       		.byte	0x31
 3355 1649 2E       		.uleb128 0x2e
 3356 164a 01       		.uleb128 0x1
 3357 164b 51       		.byte	0x51
 3358 164c 01       		.uleb128 0x1
 3359 164d 30       		.byte	0x30
 3360 164e 2E       		.uleb128 0x2e
 3361 164f 01       		.uleb128 0x1
 3362 1650 52       		.byte	0x52
 3363 1651 01       		.uleb128 0x1
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 126


 3364 1652 33       		.byte	0x33
 3365 1653 00       		.byte	0
 3366 1654 33       		.uleb128 0x33
 3367 1655 18000000 		.4byte	.LVL30
 3368 1659 0B1A0000 		.4byte	0x1a0b
 3369 165d 33       		.uleb128 0x33
 3370 165e 1C000000 		.4byte	.LVL31
 3371 1662 161A0000 		.4byte	0x1a16
 3372 1666 33       		.uleb128 0x33
 3373 1667 20000000 		.4byte	.LVL32
 3374 166b 211A0000 		.4byte	0x1a21
 3375 166f 33       		.uleb128 0x33
 3376 1670 24000000 		.4byte	.LVL33
 3377 1674 2C1A0000 		.4byte	0x1a2c
 3378 1678 33       		.uleb128 0x33
 3379 1679 28000000 		.4byte	.LVL34
 3380 167d 371A0000 		.4byte	0x1a37
 3381 1681 2D       		.uleb128 0x2d
 3382 1682 32000000 		.4byte	.LVL35
 3383 1686 FF190000 		.4byte	0x19ff
 3384 168a 9E160000 		.4byte	0x169e
 3385 168e 2E       		.uleb128 0x2e
 3386 168f 01       		.uleb128 0x1
 3387 1690 50       		.byte	0x50
 3388 1691 01       		.uleb128 0x1
 3389 1692 3A       		.byte	0x3a
 3390 1693 2E       		.uleb128 0x2e
 3391 1694 01       		.uleb128 0x1
 3392 1695 51       		.byte	0x51
 3393 1696 01       		.uleb128 0x1
 3394 1697 31       		.byte	0x31
 3395 1698 2E       		.uleb128 0x2e
 3396 1699 01       		.uleb128 0x1
 3397 169a 52       		.byte	0x52
 3398 169b 01       		.uleb128 0x1
 3399 169c 30       		.byte	0x30
 3400 169d 00       		.byte	0
 3401 169e 2D       		.uleb128 0x2d
 3402 169f 40000000 		.4byte	.LVL36
 3403 16a3 421A0000 		.4byte	0x1a42
 3404 16a7 BB160000 		.4byte	0x16bb
 3405 16ab 2E       		.uleb128 0x2e
 3406 16ac 01       		.uleb128 0x1
 3407 16ad 50       		.byte	0x50
 3408 16ae 02       		.uleb128 0x2
 3409 16af 74       		.byte	0x74
 3410 16b0 00       		.sleb128 0
 3411 16b1 2E       		.uleb128 0x2e
 3412 16b2 01       		.uleb128 0x1
 3413 16b3 51       		.byte	0x51
 3414 16b4 05       		.uleb128 0x5
 3415 16b5 03       		.byte	0x3
 3416 16b6 00000000 		.4byte	isr_bouton
 3417 16ba 00       		.byte	0
 3418 16bb 2D       		.uleb128 0x2d
 3419 16bc 84000000 		.4byte	.LVL41
 3420 16c0 4E1A0000 		.4byte	0x1a4e
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 127


 3421 16c4 EB160000 		.4byte	0x16eb
 3422 16c8 2E       		.uleb128 0x2e
 3423 16c9 01       		.uleb128 0x1
 3424 16ca 51       		.byte	0x51
 3425 16cb 05       		.uleb128 0x5
 3426 16cc 03       		.byte	0x3
 3427 16cd 00000000 		.4byte	.LC0
 3428 16d1 2E       		.uleb128 0x2e
 3429 16d2 01       		.uleb128 0x1
 3430 16d3 52       		.byte	0x52
 3431 16d4 02       		.uleb128 0x2
 3432 16d5 08       		.byte	0x8
 3433 16d6 80       		.byte	0x80
 3434 16d7 2E       		.uleb128 0x2e
 3435 16d8 01       		.uleb128 0x1
 3436 16d9 53       		.byte	0x53
 3437 16da 02       		.uleb128 0x2
 3438 16db 74       		.byte	0x74
 3439 16dc 00       		.sleb128 0
 3440 16dd 2E       		.uleb128 0x2e
 3441 16de 02       		.uleb128 0x2
 3442 16df 7D       		.byte	0x7d
 3443 16e0 00       		.sleb128 0
 3444 16e1 01       		.uleb128 0x1
 3445 16e2 3A       		.byte	0x3a
 3446 16e3 2E       		.uleb128 0x2e
 3447 16e4 02       		.uleb128 0x2
 3448 16e5 7D       		.byte	0x7d
 3449 16e6 04       		.sleb128 4
 3450 16e7 02       		.uleb128 0x2
 3451 16e8 74       		.byte	0x74
 3452 16e9 00       		.sleb128 0
 3453 16ea 00       		.byte	0
 3454 16eb 2D       		.uleb128 0x2d
 3455 16ec 98000000 		.4byte	.LVL42
 3456 16f0 4E1A0000 		.4byte	0x1a4e
 3457 16f4 1C170000 		.4byte	0x171c
 3458 16f8 2E       		.uleb128 0x2e
 3459 16f9 01       		.uleb128 0x1
 3460 16fa 51       		.byte	0x51
 3461 16fb 05       		.uleb128 0x5
 3462 16fc 03       		.byte	0x3
 3463 16fd 0C000000 		.4byte	.LC1
 3464 1701 2E       		.uleb128 0x2e
 3465 1702 01       		.uleb128 0x1
 3466 1703 52       		.byte	0x52
 3467 1704 03       		.uleb128 0x3
 3468 1705 0A       		.byte	0xa
 3469 1706 0004     		.2byte	0x400
 3470 1708 2E       		.uleb128 0x2e
 3471 1709 01       		.uleb128 0x1
 3472 170a 53       		.byte	0x53
 3473 170b 02       		.uleb128 0x2
 3474 170c 74       		.byte	0x74
 3475 170d 00       		.sleb128 0
 3476 170e 2E       		.uleb128 0x2e
 3477 170f 02       		.uleb128 0x2
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 128


 3478 1710 7D       		.byte	0x7d
 3479 1711 00       		.sleb128 0
 3480 1712 01       		.uleb128 0x1
 3481 1713 35       		.byte	0x35
 3482 1714 2E       		.uleb128 0x2e
 3483 1715 02       		.uleb128 0x2
 3484 1716 7D       		.byte	0x7d
 3485 1717 04       		.sleb128 4
 3486 1718 02       		.uleb128 0x2
 3487 1719 74       		.byte	0x74
 3488 171a 00       		.sleb128 0
 3489 171b 00       		.byte	0
 3490 171c 2D       		.uleb128 0x2d
 3491 171d AA000000 		.4byte	.LVL43
 3492 1721 4E1A0000 		.4byte	0x1a4e
 3493 1725 56170000 		.4byte	0x1756
 3494 1729 2E       		.uleb128 0x2e
 3495 172a 01       		.uleb128 0x1
 3496 172b 50       		.byte	0x50
 3497 172c 05       		.uleb128 0x5
 3498 172d 03       		.byte	0x3
 3499 172e 00000000 		.4byte	Task_Bouton2
 3500 1732 2E       		.uleb128 0x2e
 3501 1733 01       		.uleb128 0x1
 3502 1734 51       		.byte	0x51
 3503 1735 05       		.uleb128 0x5
 3504 1736 03       		.byte	0x3
 3505 1737 14000000 		.4byte	.LC2
 3506 173b 2E       		.uleb128 0x2e
 3507 173c 01       		.uleb128 0x1
 3508 173d 52       		.byte	0x52
 3509 173e 02       		.uleb128 0x2
 3510 173f 08       		.byte	0x8
 3511 1740 80       		.byte	0x80
 3512 1741 2E       		.uleb128 0x2e
 3513 1742 01       		.uleb128 0x1
 3514 1743 53       		.byte	0x53
 3515 1744 02       		.uleb128 0x2
 3516 1745 74       		.byte	0x74
 3517 1746 00       		.sleb128 0
 3518 1747 2E       		.uleb128 0x2e
 3519 1748 02       		.uleb128 0x2
 3520 1749 7D       		.byte	0x7d
 3521 174a 00       		.sleb128 0
 3522 174b 02       		.uleb128 0x2
 3523 174c 75       		.byte	0x75
 3524 174d 00       		.sleb128 0
 3525 174e 2E       		.uleb128 0x2e
 3526 174f 02       		.uleb128 0x2
 3527 1750 7D       		.byte	0x7d
 3528 1751 04       		.sleb128 4
 3529 1752 02       		.uleb128 0x2
 3530 1753 74       		.byte	0x74
 3531 1754 00       		.sleb128 0
 3532 1755 00       		.byte	0
 3533 1756 2D       		.uleb128 0x2d
 3534 1757 BE000000 		.4byte	.LVL44
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 129


 3535 175b 4E1A0000 		.4byte	0x1a4e
 3536 175f 8A170000 		.4byte	0x178a
 3537 1763 2E       		.uleb128 0x2e
 3538 1764 01       		.uleb128 0x1
 3539 1765 50       		.byte	0x50
 3540 1766 05       		.uleb128 0x5
 3541 1767 03       		.byte	0x3
 3542 1768 00000000 		.4byte	vSample_task
 3543 176c 2E       		.uleb128 0x2e
 3544 176d 01       		.uleb128 0x1
 3545 176e 51       		.byte	0x51
 3546 176f 05       		.uleb128 0x5
 3547 1770 03       		.byte	0x3
 3548 1771 24000000 		.4byte	.LC3
 3549 1775 2E       		.uleb128 0x2e
 3550 1776 01       		.uleb128 0x1
 3551 1777 52       		.byte	0x52
 3552 1778 03       		.uleb128 0x3
 3553 1779 0A       		.byte	0xa
 3554 177a 0004     		.2byte	0x400
 3555 177c 2E       		.uleb128 0x2e
 3556 177d 01       		.uleb128 0x1
 3557 177e 53       		.byte	0x53
 3558 177f 02       		.uleb128 0x2
 3559 1780 74       		.byte	0x74
 3560 1781 00       		.sleb128 0
 3561 1782 2E       		.uleb128 0x2e
 3562 1783 02       		.uleb128 0x2
 3563 1784 7D       		.byte	0x7d
 3564 1785 00       		.sleb128 0
 3565 1786 02       		.uleb128 0x2
 3566 1787 75       		.byte	0x75
 3567 1788 00       		.sleb128 0
 3568 1789 00       		.byte	0
 3569 178a 2D       		.uleb128 0x2d
 3570 178b D2000000 		.4byte	.LVL45
 3571 178f 4E1A0000 		.4byte	0x1a4e
 3572 1793 C5170000 		.4byte	0x17c5
 3573 1797 2E       		.uleb128 0x2e
 3574 1798 01       		.uleb128 0x1
 3575 1799 50       		.byte	0x50
 3576 179a 05       		.uleb128 0x5
 3577 179b 03       		.byte	0x3
 3578 179c 00000000 		.4byte	vFiltering_task
 3579 17a0 2E       		.uleb128 0x2e
 3580 17a1 01       		.uleb128 0x1
 3581 17a2 51       		.byte	0x51
 3582 17a3 05       		.uleb128 0x5
 3583 17a4 03       		.byte	0x3
 3584 17a5 30000000 		.4byte	.LC4
 3585 17a9 2E       		.uleb128 0x2e
 3586 17aa 01       		.uleb128 0x1
 3587 17ab 52       		.byte	0x52
 3588 17ac 03       		.uleb128 0x3
 3589 17ad 0A       		.byte	0xa
 3590 17ae 0004     		.2byte	0x400
 3591 17b0 2E       		.uleb128 0x2e
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 130


 3592 17b1 01       		.uleb128 0x1
 3593 17b2 53       		.byte	0x53
 3594 17b3 02       		.uleb128 0x2
 3595 17b4 74       		.byte	0x74
 3596 17b5 00       		.sleb128 0
 3597 17b6 2E       		.uleb128 0x2e
 3598 17b7 02       		.uleb128 0x2
 3599 17b8 7D       		.byte	0x7d
 3600 17b9 00       		.sleb128 0
 3601 17ba 02       		.uleb128 0x2
 3602 17bb 75       		.byte	0x75
 3603 17bc 00       		.sleb128 0
 3604 17bd 2E       		.uleb128 0x2e
 3605 17be 02       		.uleb128 0x2
 3606 17bf 7D       		.byte	0x7d
 3607 17c0 04       		.sleb128 4
 3608 17c1 02       		.uleb128 0x2
 3609 17c2 77       		.byte	0x77
 3610 17c3 00       		.sleb128 0
 3611 17c4 00       		.byte	0
 3612 17c5 2D       		.uleb128 0x2d
 3613 17c6 E6000000 		.4byte	.LVL46
 3614 17ca 4E1A0000 		.4byte	0x1a4e
 3615 17ce 00180000 		.4byte	0x1800
 3616 17d2 2E       		.uleb128 0x2e
 3617 17d3 01       		.uleb128 0x1
 3618 17d4 50       		.byte	0x50
 3619 17d5 05       		.uleb128 0x5
 3620 17d6 03       		.byte	0x3
 3621 17d7 00000000 		.4byte	vResults
 3622 17db 2E       		.uleb128 0x2e
 3623 17dc 01       		.uleb128 0x1
 3624 17dd 51       		.byte	0x51
 3625 17de 05       		.uleb128 0x5
 3626 17df 03       		.byte	0x3
 3627 17e0 3C000000 		.4byte	.LC5
 3628 17e4 2E       		.uleb128 0x2e
 3629 17e5 01       		.uleb128 0x1
 3630 17e6 52       		.byte	0x52
 3631 17e7 03       		.uleb128 0x3
 3632 17e8 0A       		.byte	0xa
 3633 17e9 0004     		.2byte	0x400
 3634 17eb 2E       		.uleb128 0x2e
 3635 17ec 01       		.uleb128 0x1
 3636 17ed 53       		.byte	0x53
 3637 17ee 02       		.uleb128 0x2
 3638 17ef 74       		.byte	0x74
 3639 17f0 00       		.sleb128 0
 3640 17f1 2E       		.uleb128 0x2e
 3641 17f2 02       		.uleb128 0x2
 3642 17f3 7D       		.byte	0x7d
 3643 17f4 00       		.sleb128 0
 3644 17f5 02       		.uleb128 0x2
 3645 17f6 75       		.byte	0x75
 3646 17f7 00       		.sleb128 0
 3647 17f8 2E       		.uleb128 0x2e
 3648 17f9 02       		.uleb128 0x2
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 131


 3649 17fa 7D       		.byte	0x7d
 3650 17fb 04       		.sleb128 4
 3651 17fc 02       		.uleb128 0x2
 3652 17fd 76       		.byte	0x76
 3653 17fe 00       		.sleb128 0
 3654 17ff 00       		.byte	0
 3655 1800 33       		.uleb128 0x33
 3656 1801 EC000000 		.4byte	.LVL47
 3657 1805 D2190000 		.4byte	0x19d2
 3658 1809 33       		.uleb128 0x33
 3659 180a F2000000 		.4byte	.LVL48
 3660 180e D2190000 		.4byte	0x19d2
 3661 1812 33       		.uleb128 0x33
 3662 1813 F6000000 		.4byte	.LVL49
 3663 1817 5A1A0000 		.4byte	0x1a5a
 3664 181b 2F       		.uleb128 0x2f
 3665 181c FE000000 		.4byte	.LVL50
 3666 1820 661A0000 		.4byte	0x1a66
 3667 1824 2E       		.uleb128 0x2e
 3668 1825 01       		.uleb128 0x1
 3669 1826 50       		.byte	0x50
 3670 1827 05       		.uleb128 0x5
 3671 1828 03       		.byte	0x3
 3672 1829 48000000 		.4byte	.LC6
 3673 182d 2E       		.uleb128 0x2e
 3674 182e 01       		.uleb128 0x1
 3675 182f 51       		.byte	0x51
 3676 1830 02       		.uleb128 0x2
 3677 1831 08       		.byte	0x8
 3678 1832 E0       		.byte	0xe0
 3679 1833 00       		.byte	0
 3680 1834 00       		.byte	0
 3681 1835 36       		.uleb128 0x36
 3682 1836 81100000 		.4byte	.LASF501
 3683 183a 1E       		.byte	0x1e
 3684 183b 10       		.byte	0x10
 3685 183c A4120000 		.4byte	0x12a4
 3686 1840 37       		.uleb128 0x37
 3687 1841 F0120000 		.4byte	.LASF451
 3688 1845 03       		.byte	0x3
 3689 1846 0108     		.2byte	0x801
 3690 1848 4C180000 		.4byte	0x184c
 3691 184c 0E       		.uleb128 0xe
 3692 184d A5040000 		.4byte	0x4a5
 3693 1851 38       		.uleb128 0x38
 3694 1852 901B0000 		.4byte	.LASF452
 3695 1856 0A       		.byte	0xa
 3696 1857 A7       		.byte	0xa7
 3697 1858 5C180000 		.4byte	0x185c
 3698 185c 1A       		.uleb128 0x1a
 3699 185d 04       		.byte	0x4
 3700 185e 62180000 		.4byte	0x1862
 3701 1862 11       		.uleb128 0x11
 3702 1863 E70B0000 		.4byte	0xbe7
 3703 1867 38       		.uleb128 0x38
 3704 1868 1C200000 		.4byte	.LASF453
 3705 186c 17       		.byte	0x17
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 132


 3706 186d 19       		.byte	0x19
 3707 186e 72180000 		.4byte	0x1872
 3708 1872 11       		.uleb128 0x11
 3709 1873 430C0000 		.4byte	0xc43
 3710 1877 38       		.uleb128 0x38
 3711 1878 6C060000 		.4byte	.LASF454
 3712 187c 18       		.byte	0x18
 3713 187d 5E       		.byte	0x5e
 3714 187e 810E0000 		.4byte	0xe81
 3715 1882 38       		.uleb128 0x38
 3716 1883 02210000 		.4byte	.LASF455
 3717 1887 19       		.byte	0x19
 3718 1888 1F       		.byte	0x1f
 3719 1889 8D180000 		.4byte	0x188d
 3720 188d 11       		.uleb128 0x11
 3721 188e 5A100000 		.4byte	0x105a
 3722 1892 38       		.uleb128 0x38
 3723 1893 CD0E0000 		.4byte	.LASF456
 3724 1897 1A       		.byte	0x1a
 3725 1898 7F       		.byte	0x7f
 3726 1899 E60D0000 		.4byte	0xde6
 3727 189d 38       		.uleb128 0x38
 3728 189e 36230000 		.4byte	.LASF457
 3729 18a2 1B       		.byte	0x1b
 3730 18a3 7F       		.byte	0x7f
 3731 18a4 E60D0000 		.4byte	0xde6
 3732 18a8 38       		.uleb128 0x38
 3733 18a9 23120000 		.4byte	.LASF458
 3734 18ad 1C       		.byte	0x1c
 3735 18ae 87       		.byte	0x87
 3736 18af 5D0F0000 		.4byte	0xf5d
 3737 18b3 0C       		.uleb128 0xc
 3738 18b4 B0040000 		.4byte	0x4b0
 3739 18b8 C4180000 		.4byte	0x18c4
 3740 18bc 0F       		.uleb128 0xf
 3741 18bd 87050000 		.4byte	0x587
 3742 18c1 E703     		.2byte	0x3e7
 3743 18c3 00       		.byte	0
 3744 18c4 39       		.uleb128 0x39
 3745 18c5 72656400 		.ascii	"red\000"
 3746 18c9 1D       		.byte	0x1d
 3747 18ca 16       		.byte	0x16
 3748 18cb B3180000 		.4byte	0x18b3
 3749 18cf 39       		.uleb128 0x39
 3750 18d0 697200   		.ascii	"ir\000"
 3751 18d3 1D       		.byte	0x1d
 3752 18d4 17       		.byte	0x17
 3753 18d5 B3180000 		.4byte	0x18b3
 3754 18d9 38       		.uleb128 0x38
 3755 18da B5020000 		.4byte	.LASF459
 3756 18de 1D       		.byte	0x1d
 3757 18df 18       		.byte	0x18
 3758 18e0 B3180000 		.4byte	0x18b3
 3759 18e4 38       		.uleb128 0x38
 3760 18e5 4B0B0000 		.4byte	.LASF460
 3761 18e9 1D       		.byte	0x1d
 3762 18ea 19       		.byte	0x19
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 133


 3763 18eb B3180000 		.4byte	0x18b3
 3764 18ef 38       		.uleb128 0x38
 3765 18f0 FC220000 		.4byte	.LASF461
 3766 18f4 1D       		.byte	0x1d
 3767 18f5 1A       		.byte	0x1a
 3768 18f6 9A040000 		.4byte	0x49a
 3769 18fa 39       		.uleb128 0x39
 3770 18fb 42504D00 		.ascii	"BPM\000"
 3771 18ff 1D       		.byte	0x1d
 3772 1900 1B       		.byte	0x1b
 3773 1901 050C0000 		.4byte	0xc05
 3774 1905 38       		.uleb128 0x38
 3775 1906 5D190000 		.4byte	.LASF462
 3776 190a 1D       		.byte	0x1d
 3777 190b 1C       		.byte	0x1c
 3778 190c 050C0000 		.4byte	0xc05
 3779 1910 38       		.uleb128 0x38
 3780 1911 97190000 		.4byte	.LASF463
 3781 1915 1D       		.byte	0x1d
 3782 1916 1E       		.byte	0x1e
 3783 1917 97100000 		.4byte	0x1097
 3784 191b 38       		.uleb128 0x38
 3785 191c 89010000 		.4byte	.LASF464
 3786 1920 1D       		.byte	0x1d
 3787 1921 1F       		.byte	0x1f
 3788 1922 97100000 		.4byte	0x1097
 3789 1926 38       		.uleb128 0x38
 3790 1927 B2180000 		.4byte	.LASF465
 3791 192b 1D       		.byte	0x1d
 3792 192c 20       		.byte	0x20
 3793 192d 97100000 		.4byte	0x1097
 3794 1931 38       		.uleb128 0x38
 3795 1932 E6220000 		.4byte	.LASF466
 3796 1936 15       		.byte	0x15
 3797 1937 2C       		.byte	0x2c
 3798 1938 8C100000 		.4byte	0x108c
 3799 193c 3A       		.uleb128 0x3a
 3800 193d 29230000 		.4byte	.LASF467
 3801 1941 1E       		.byte	0x1e
 3802 1942 11       		.byte	0x11
 3803 1943 2E110000 		.4byte	0x112e
 3804 1947 05       		.uleb128 0x5
 3805 1948 03       		.byte	0x3
 3806 1949 00000000 		.4byte	bmi160Status
 3807 194d 3A       		.uleb128 0x3a
 3808 194e 74100000 		.4byte	.LASF468
 3809 1952 01       		.byte	0x1
 3810 1953 29       		.byte	0x29
 3811 1954 5E190000 		.4byte	0x195e
 3812 1958 05       		.uleb128 0x5
 3813 1959 03       		.byte	0x3
 3814 195a 00000000 		.4byte	bouton_semph
 3815 195e 0E       		.uleb128 0xe
 3816 195f A2100000 		.4byte	0x10a2
 3817 1963 3A       		.uleb128 0x3a
 3818 1964 04120000 		.4byte	.LASF469
 3819 1968 01       		.byte	0x1
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 134


 3820 1969 2A       		.byte	0x2a
 3821 196a 5E190000 		.4byte	0x195e
 3822 196e 05       		.uleb128 0x5
 3823 196f 03       		.byte	0x3
 3824 1970 00000000 		.4byte	active_task
 3825 1974 3B       		.uleb128 0x3b
 3826 1975 741E0000 		.4byte	.LASF470
 3827 1979 741E0000 		.4byte	.LASF470
 3828 197d 12       		.byte	0x12
 3829 197e 0E05     		.2byte	0x50e
 3830 1980 3B       		.uleb128 0x3b
 3831 1981 51230000 		.4byte	.LASF471
 3832 1985 51230000 		.4byte	.LASF471
 3833 1989 0B       		.byte	0xb
 3834 198a 8903     		.2byte	0x389
 3835 198c 3B       		.uleb128 0x3b
 3836 198d 1C1A0000 		.4byte	.LASF472
 3837 1991 1C1A0000 		.4byte	.LASF472
 3838 1995 12       		.byte	0x12
 3839 1996 8805     		.2byte	0x588
 3840 1998 3B       		.uleb128 0x3b
 3841 1999 0C0D0000 		.4byte	.LASF473
 3842 199d 0C0D0000 		.4byte	.LASF473
 3843 19a1 12       		.byte	0x12
 3844 19a2 8802     		.2byte	0x288
 3845 19a4 3B       		.uleb128 0x3b
 3846 19a5 79170000 		.4byte	.LASF474
 3847 19a9 79170000 		.4byte	.LASF474
 3848 19ad 13       		.byte	0x13
 3849 19ae ED02     		.2byte	0x2ed
 3850 19b0 3C       		.uleb128 0x3c
 3851 19b1 41070000 		.4byte	.LASF475
 3852 19b5 41070000 		.4byte	.LASF475
 3853 19b9 1E       		.byte	0x1e
 3854 19ba 16       		.byte	0x16
 3855 19bb 3C       		.uleb128 0x3c
 3856 19bc 1D010000 		.4byte	.LASF476
 3857 19c0 1D010000 		.4byte	.LASF476
 3858 19c4 1F       		.byte	0x1f
 3859 19c5 2C       		.byte	0x2c
 3860 19c6 3B       		.uleb128 0x3b
 3861 19c7 B70C0000 		.4byte	.LASF477
 3862 19cb B70C0000 		.4byte	.LASF477
 3863 19cf 13       		.byte	0x13
 3864 19d0 5004     		.2byte	0x450
 3865 19d2 3B       		.uleb128 0x3b
 3866 19d3 70160000 		.4byte	.LASF478
 3867 19d7 70160000 		.4byte	.LASF478
 3868 19db 13       		.byte	0x13
 3869 19dc 1F04     		.2byte	0x41f
 3870 19de 3C       		.uleb128 0x3c
 3871 19df 35090000 		.4byte	.LASF479
 3872 19e3 35090000 		.4byte	.LASF479
 3873 19e7 20       		.byte	0x20
 3874 19e8 17       		.byte	0x17
 3875 19e9 3C       		.uleb128 0x3c
 3876 19ea 5B1D0000 		.4byte	.LASF480
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 135


 3877 19ee 5B1D0000 		.4byte	.LASF480
 3878 19f2 20       		.byte	0x20
 3879 19f3 16       		.byte	0x16
 3880 19f4 3C       		.uleb128 0x3c
 3881 19f5 1D1F0000 		.4byte	.LASF481
 3882 19f9 1D1F0000 		.4byte	.LASF481
 3883 19fd 20       		.byte	0x20
 3884 19fe 13       		.byte	0x13
 3885 19ff 3B       		.uleb128 0x3b
 3886 1a00 D3070000 		.4byte	.LASF482
 3887 1a04 D3070000 		.4byte	.LASF482
 3888 1a08 12       		.byte	0x12
 3889 1a09 D605     		.2byte	0x5d6
 3890 1a0b 3C       		.uleb128 0x3c
 3891 1a0c F3140000 		.4byte	.LASF483
 3892 1a10 F3140000 		.4byte	.LASF483
 3893 1a14 21       		.byte	0x21
 3894 1a15 48       		.byte	0x48
 3895 1a16 3C       		.uleb128 0x3c
 3896 1a17 E00A0000 		.4byte	.LASF484
 3897 1a1b E00A0000 		.4byte	.LASF484
 3898 1a1f 1B       		.byte	0x1b
 3899 1a20 2E       		.byte	0x2e
 3900 1a21 3C       		.uleb128 0x3c
 3901 1a22 62180000 		.4byte	.LASF485
 3902 1a26 62180000 		.4byte	.LASF485
 3903 1a2a 1F       		.byte	0x1f
 3904 1a2b 2B       		.byte	0x2b
 3905 1a2c 3C       		.uleb128 0x3c
 3906 1a2d D1040000 		.4byte	.LASF486
 3907 1a31 D1040000 		.4byte	.LASF486
 3908 1a35 1C       		.byte	0x1c
 3909 1a36 31       		.byte	0x31
 3910 1a37 3C       		.uleb128 0x3c
 3911 1a38 D80C0000 		.4byte	.LASF487
 3912 1a3c D80C0000 		.4byte	.LASF487
 3913 1a40 1E       		.byte	0x1e
 3914 1a41 19       		.byte	0x19
 3915 1a42 3B       		.uleb128 0x3b
 3916 1a43 10220000 		.4byte	.LASF488
 3917 1a47 10220000 		.4byte	.LASF488
 3918 1a4b 0C       		.byte	0xc
 3919 1a4c 6601     		.2byte	0x166
 3920 1a4e 3B       		.uleb128 0x3b
 3921 1a4f 2F110000 		.4byte	.LASF489
 3922 1a53 2F110000 		.4byte	.LASF489
 3923 1a57 13       		.byte	0x13
 3924 1a58 4101     		.2byte	0x141
 3925 1a5a 3B       		.uleb128 0x3b
 3926 1a5b 570C0000 		.4byte	.LASF490
 3927 1a5f 570C0000 		.4byte	.LASF490
 3928 1a63 13       		.byte	0x13
 3929 1a64 8E04     		.2byte	0x48e
 3930 1a66 3B       		.uleb128 0x3b
 3931 1a67 1E090000 		.4byte	.LASF491
 3932 1a6b 1E090000 		.4byte	.LASF491
 3933 1a6f 0B       		.byte	0xb
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 136


 3934 1a70 9203     		.2byte	0x392
 3935 1a72 00       		.byte	0
 3936              		.section	.debug_abbrev,"",%progbits
 3937              	.Ldebug_abbrev0:
 3938 0000 01       		.uleb128 0x1
 3939 0001 11       		.uleb128 0x11
 3940 0002 01       		.byte	0x1
 3941 0003 25       		.uleb128 0x25
 3942 0004 0E       		.uleb128 0xe
 3943 0005 13       		.uleb128 0x13
 3944 0006 0B       		.uleb128 0xb
 3945 0007 03       		.uleb128 0x3
 3946 0008 0E       		.uleb128 0xe
 3947 0009 1B       		.uleb128 0x1b
 3948 000a 0E       		.uleb128 0xe
 3949 000b 55       		.uleb128 0x55
 3950 000c 17       		.uleb128 0x17
 3951 000d 11       		.uleb128 0x11
 3952 000e 01       		.uleb128 0x1
 3953 000f 10       		.uleb128 0x10
 3954 0010 17       		.uleb128 0x17
 3955 0011 00       		.byte	0
 3956 0012 00       		.byte	0
 3957 0013 02       		.uleb128 0x2
 3958 0014 04       		.uleb128 0x4
 3959 0015 01       		.byte	0x1
 3960 0016 0B       		.uleb128 0xb
 3961 0017 0B       		.uleb128 0xb
 3962 0018 49       		.uleb128 0x49
 3963 0019 13       		.uleb128 0x13
 3964 001a 3A       		.uleb128 0x3a
 3965 001b 0B       		.uleb128 0xb
 3966 001c 3B       		.uleb128 0x3b
 3967 001d 0B       		.uleb128 0xb
 3968 001e 01       		.uleb128 0x1
 3969 001f 13       		.uleb128 0x13
 3970 0020 00       		.byte	0
 3971 0021 00       		.byte	0
 3972 0022 03       		.uleb128 0x3
 3973 0023 28       		.uleb128 0x28
 3974 0024 00       		.byte	0
 3975 0025 03       		.uleb128 0x3
 3976 0026 0E       		.uleb128 0xe
 3977 0027 1C       		.uleb128 0x1c
 3978 0028 0D       		.uleb128 0xd
 3979 0029 00       		.byte	0
 3980 002a 00       		.byte	0
 3981 002b 04       		.uleb128 0x4
 3982 002c 28       		.uleb128 0x28
 3983 002d 00       		.byte	0
 3984 002e 03       		.uleb128 0x3
 3985 002f 0E       		.uleb128 0xe
 3986 0030 1C       		.uleb128 0x1c
 3987 0031 0B       		.uleb128 0xb
 3988 0032 00       		.byte	0
 3989 0033 00       		.byte	0
 3990 0034 05       		.uleb128 0x5
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 137


 3991 0035 24       		.uleb128 0x24
 3992 0036 00       		.byte	0
 3993 0037 0B       		.uleb128 0xb
 3994 0038 0B       		.uleb128 0xb
 3995 0039 3E       		.uleb128 0x3e
 3996 003a 0B       		.uleb128 0xb
 3997 003b 03       		.uleb128 0x3
 3998 003c 0E       		.uleb128 0xe
 3999 003d 00       		.byte	0
 4000 003e 00       		.byte	0
 4001 003f 06       		.uleb128 0x6
 4002 0040 16       		.uleb128 0x16
 4003 0041 00       		.byte	0
 4004 0042 03       		.uleb128 0x3
 4005 0043 0E       		.uleb128 0xe
 4006 0044 3A       		.uleb128 0x3a
 4007 0045 0B       		.uleb128 0xb
 4008 0046 3B       		.uleb128 0x3b
 4009 0047 0B       		.uleb128 0xb
 4010 0048 49       		.uleb128 0x49
 4011 0049 13       		.uleb128 0x13
 4012 004a 00       		.byte	0
 4013 004b 00       		.byte	0
 4014 004c 07       		.uleb128 0x7
 4015 004d 24       		.uleb128 0x24
 4016 004e 00       		.byte	0
 4017 004f 0B       		.uleb128 0xb
 4018 0050 0B       		.uleb128 0xb
 4019 0051 3E       		.uleb128 0x3e
 4020 0052 0B       		.uleb128 0xb
 4021 0053 03       		.uleb128 0x3
 4022 0054 08       		.uleb128 0x8
 4023 0055 00       		.byte	0
 4024 0056 00       		.byte	0
 4025 0057 08       		.uleb128 0x8
 4026 0058 13       		.uleb128 0x13
 4027 0059 01       		.byte	0x1
 4028 005a 0B       		.uleb128 0xb
 4029 005b 05       		.uleb128 0x5
 4030 005c 3A       		.uleb128 0x3a
 4031 005d 0B       		.uleb128 0xb
 4032 005e 3B       		.uleb128 0x3b
 4033 005f 05       		.uleb128 0x5
 4034 0060 01       		.uleb128 0x1
 4035 0061 13       		.uleb128 0x13
 4036 0062 00       		.byte	0
 4037 0063 00       		.byte	0
 4038 0064 09       		.uleb128 0x9
 4039 0065 0D       		.uleb128 0xd
 4040 0066 00       		.byte	0
 4041 0067 03       		.uleb128 0x3
 4042 0068 0E       		.uleb128 0xe
 4043 0069 3A       		.uleb128 0x3a
 4044 006a 0B       		.uleb128 0xb
 4045 006b 3B       		.uleb128 0x3b
 4046 006c 05       		.uleb128 0x5
 4047 006d 49       		.uleb128 0x49
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 138


 4048 006e 13       		.uleb128 0x13
 4049 006f 38       		.uleb128 0x38
 4050 0070 0B       		.uleb128 0xb
 4051 0071 00       		.byte	0
 4052 0072 00       		.byte	0
 4053 0073 0A       		.uleb128 0xa
 4054 0074 0D       		.uleb128 0xd
 4055 0075 00       		.byte	0
 4056 0076 03       		.uleb128 0x3
 4057 0077 0E       		.uleb128 0xe
 4058 0078 3A       		.uleb128 0x3a
 4059 0079 0B       		.uleb128 0xb
 4060 007a 3B       		.uleb128 0x3b
 4061 007b 05       		.uleb128 0x5
 4062 007c 49       		.uleb128 0x49
 4063 007d 13       		.uleb128 0x13
 4064 007e 38       		.uleb128 0x38
 4065 007f 05       		.uleb128 0x5
 4066 0080 00       		.byte	0
 4067 0081 00       		.byte	0
 4068 0082 0B       		.uleb128 0xb
 4069 0083 0D       		.uleb128 0xd
 4070 0084 00       		.byte	0
 4071 0085 03       		.uleb128 0x3
 4072 0086 08       		.uleb128 0x8
 4073 0087 3A       		.uleb128 0x3a
 4074 0088 0B       		.uleb128 0xb
 4075 0089 3B       		.uleb128 0x3b
 4076 008a 05       		.uleb128 0x5
 4077 008b 49       		.uleb128 0x49
 4078 008c 13       		.uleb128 0x13
 4079 008d 38       		.uleb128 0x38
 4080 008e 05       		.uleb128 0x5
 4081 008f 00       		.byte	0
 4082 0090 00       		.byte	0
 4083 0091 0C       		.uleb128 0xc
 4084 0092 01       		.uleb128 0x1
 4085 0093 01       		.byte	0x1
 4086 0094 49       		.uleb128 0x49
 4087 0095 13       		.uleb128 0x13
 4088 0096 01       		.uleb128 0x1
 4089 0097 13       		.uleb128 0x13
 4090 0098 00       		.byte	0
 4091 0099 00       		.byte	0
 4092 009a 0D       		.uleb128 0xd
 4093 009b 21       		.uleb128 0x21
 4094 009c 00       		.byte	0
 4095 009d 49       		.uleb128 0x49
 4096 009e 13       		.uleb128 0x13
 4097 009f 2F       		.uleb128 0x2f
 4098 00a0 0B       		.uleb128 0xb
 4099 00a1 00       		.byte	0
 4100 00a2 00       		.byte	0
 4101 00a3 0E       		.uleb128 0xe
 4102 00a4 35       		.uleb128 0x35
 4103 00a5 00       		.byte	0
 4104 00a6 49       		.uleb128 0x49
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 139


 4105 00a7 13       		.uleb128 0x13
 4106 00a8 00       		.byte	0
 4107 00a9 00       		.byte	0
 4108 00aa 0F       		.uleb128 0xf
 4109 00ab 21       		.uleb128 0x21
 4110 00ac 00       		.byte	0
 4111 00ad 49       		.uleb128 0x49
 4112 00ae 13       		.uleb128 0x13
 4113 00af 2F       		.uleb128 0x2f
 4114 00b0 05       		.uleb128 0x5
 4115 00b1 00       		.byte	0
 4116 00b2 00       		.byte	0
 4117 00b3 10       		.uleb128 0x10
 4118 00b4 16       		.uleb128 0x16
 4119 00b5 00       		.byte	0
 4120 00b6 03       		.uleb128 0x3
 4121 00b7 0E       		.uleb128 0xe
 4122 00b8 3A       		.uleb128 0x3a
 4123 00b9 0B       		.uleb128 0xb
 4124 00ba 3B       		.uleb128 0x3b
 4125 00bb 05       		.uleb128 0x5
 4126 00bc 49       		.uleb128 0x49
 4127 00bd 13       		.uleb128 0x13
 4128 00be 00       		.byte	0
 4129 00bf 00       		.byte	0
 4130 00c0 11       		.uleb128 0x11
 4131 00c1 26       		.uleb128 0x26
 4132 00c2 00       		.byte	0
 4133 00c3 49       		.uleb128 0x49
 4134 00c4 13       		.uleb128 0x13
 4135 00c5 00       		.byte	0
 4136 00c6 00       		.byte	0
 4137 00c7 12       		.uleb128 0x12
 4138 00c8 13       		.uleb128 0x13
 4139 00c9 01       		.byte	0x1
 4140 00ca 0B       		.uleb128 0xb
 4141 00cb 0B       		.uleb128 0xb
 4142 00cc 3A       		.uleb128 0x3a
 4143 00cd 0B       		.uleb128 0xb
 4144 00ce 3B       		.uleb128 0x3b
 4145 00cf 0B       		.uleb128 0xb
 4146 00d0 01       		.uleb128 0x1
 4147 00d1 13       		.uleb128 0x13
 4148 00d2 00       		.byte	0
 4149 00d3 00       		.byte	0
 4150 00d4 13       		.uleb128 0x13
 4151 00d5 0D       		.uleb128 0xd
 4152 00d6 00       		.byte	0
 4153 00d7 03       		.uleb128 0x3
 4154 00d8 08       		.uleb128 0x8
 4155 00d9 3A       		.uleb128 0x3a
 4156 00da 0B       		.uleb128 0xb
 4157 00db 3B       		.uleb128 0x3b
 4158 00dc 0B       		.uleb128 0xb
 4159 00dd 49       		.uleb128 0x49
 4160 00de 13       		.uleb128 0x13
 4161 00df 38       		.uleb128 0x38
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 140


 4162 00e0 0B       		.uleb128 0xb
 4163 00e1 00       		.byte	0
 4164 00e2 00       		.byte	0
 4165 00e3 14       		.uleb128 0x14
 4166 00e4 0D       		.uleb128 0xd
 4167 00e5 00       		.byte	0
 4168 00e6 03       		.uleb128 0x3
 4169 00e7 0E       		.uleb128 0xe
 4170 00e8 3A       		.uleb128 0x3a
 4171 00e9 0B       		.uleb128 0xb
 4172 00ea 3B       		.uleb128 0x3b
 4173 00eb 0B       		.uleb128 0xb
 4174 00ec 49       		.uleb128 0x49
 4175 00ed 13       		.uleb128 0x13
 4176 00ee 38       		.uleb128 0x38
 4177 00ef 0B       		.uleb128 0xb
 4178 00f0 00       		.byte	0
 4179 00f1 00       		.byte	0
 4180 00f2 15       		.uleb128 0x15
 4181 00f3 13       		.uleb128 0x13
 4182 00f4 01       		.byte	0x1
 4183 00f5 0B       		.uleb128 0xb
 4184 00f6 05       		.uleb128 0x5
 4185 00f7 3A       		.uleb128 0x3a
 4186 00f8 0B       		.uleb128 0xb
 4187 00f9 3B       		.uleb128 0x3b
 4188 00fa 0B       		.uleb128 0xb
 4189 00fb 01       		.uleb128 0x1
 4190 00fc 13       		.uleb128 0x13
 4191 00fd 00       		.byte	0
 4192 00fe 00       		.byte	0
 4193 00ff 16       		.uleb128 0x16
 4194 0100 0D       		.uleb128 0xd
 4195 0101 00       		.byte	0
 4196 0102 03       		.uleb128 0x3
 4197 0103 0E       		.uleb128 0xe
 4198 0104 3A       		.uleb128 0x3a
 4199 0105 0B       		.uleb128 0xb
 4200 0106 3B       		.uleb128 0x3b
 4201 0107 0B       		.uleb128 0xb
 4202 0108 49       		.uleb128 0x49
 4203 0109 13       		.uleb128 0x13
 4204 010a 38       		.uleb128 0x38
 4205 010b 05       		.uleb128 0x5
 4206 010c 00       		.byte	0
 4207 010d 00       		.byte	0
 4208 010e 17       		.uleb128 0x17
 4209 010f 13       		.uleb128 0x13
 4210 0110 01       		.byte	0x1
 4211 0111 0B       		.uleb128 0xb
 4212 0112 0B       		.uleb128 0xb
 4213 0113 3A       		.uleb128 0x3a
 4214 0114 0B       		.uleb128 0xb
 4215 0115 3B       		.uleb128 0x3b
 4216 0116 05       		.uleb128 0x5
 4217 0117 01       		.uleb128 0x1
 4218 0118 13       		.uleb128 0x13
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 141


 4219 0119 00       		.byte	0
 4220 011a 00       		.byte	0
 4221 011b 18       		.uleb128 0x18
 4222 011c 0F       		.uleb128 0xf
 4223 011d 00       		.byte	0
 4224 011e 0B       		.uleb128 0xb
 4225 011f 0B       		.uleb128 0xb
 4226 0120 00       		.byte	0
 4227 0121 00       		.byte	0
 4228 0122 19       		.uleb128 0x19
 4229 0123 04       		.uleb128 0x4
 4230 0124 01       		.byte	0x1
 4231 0125 0B       		.uleb128 0xb
 4232 0126 0B       		.uleb128 0xb
 4233 0127 49       		.uleb128 0x49
 4234 0128 13       		.uleb128 0x13
 4235 0129 3A       		.uleb128 0x3a
 4236 012a 0B       		.uleb128 0xb
 4237 012b 3B       		.uleb128 0x3b
 4238 012c 05       		.uleb128 0x5
 4239 012d 01       		.uleb128 0x1
 4240 012e 13       		.uleb128 0x13
 4241 012f 00       		.byte	0
 4242 0130 00       		.byte	0
 4243 0131 1A       		.uleb128 0x1a
 4244 0132 0F       		.uleb128 0xf
 4245 0133 00       		.byte	0
 4246 0134 0B       		.uleb128 0xb
 4247 0135 0B       		.uleb128 0xb
 4248 0136 49       		.uleb128 0x49
 4249 0137 13       		.uleb128 0x13
 4250 0138 00       		.byte	0
 4251 0139 00       		.byte	0
 4252 013a 1B       		.uleb128 0x1b
 4253 013b 15       		.uleb128 0x15
 4254 013c 01       		.byte	0x1
 4255 013d 27       		.uleb128 0x27
 4256 013e 19       		.uleb128 0x19
 4257 013f 01       		.uleb128 0x1
 4258 0140 13       		.uleb128 0x13
 4259 0141 00       		.byte	0
 4260 0142 00       		.byte	0
 4261 0143 1C       		.uleb128 0x1c
 4262 0144 05       		.uleb128 0x5
 4263 0145 00       		.byte	0
 4264 0146 49       		.uleb128 0x49
 4265 0147 13       		.uleb128 0x13
 4266 0148 00       		.byte	0
 4267 0149 00       		.byte	0
 4268 014a 1D       		.uleb128 0x1d
 4269 014b 15       		.uleb128 0x15
 4270 014c 01       		.byte	0x1
 4271 014d 27       		.uleb128 0x27
 4272 014e 19       		.uleb128 0x19
 4273 014f 49       		.uleb128 0x49
 4274 0150 13       		.uleb128 0x13
 4275 0151 01       		.uleb128 0x1
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 142


 4276 0152 13       		.uleb128 0x13
 4277 0153 00       		.byte	0
 4278 0154 00       		.byte	0
 4279 0155 1E       		.uleb128 0x1e
 4280 0156 13       		.uleb128 0x13
 4281 0157 01       		.byte	0x1
 4282 0158 03       		.uleb128 0x3
 4283 0159 0E       		.uleb128 0xe
 4284 015a 0B       		.uleb128 0xb
 4285 015b 0B       		.uleb128 0xb
 4286 015c 3A       		.uleb128 0x3a
 4287 015d 0B       		.uleb128 0xb
 4288 015e 3B       		.uleb128 0x3b
 4289 015f 05       		.uleb128 0x5
 4290 0160 01       		.uleb128 0x1
 4291 0161 13       		.uleb128 0x13
 4292 0162 00       		.byte	0
 4293 0163 00       		.byte	0
 4294 0164 1F       		.uleb128 0x1f
 4295 0165 13       		.uleb128 0x13
 4296 0166 01       		.byte	0x1
 4297 0167 03       		.uleb128 0x3
 4298 0168 0E       		.uleb128 0xe
 4299 0169 0B       		.uleb128 0xb
 4300 016a 0B       		.uleb128 0xb
 4301 016b 3A       		.uleb128 0x3a
 4302 016c 0B       		.uleb128 0xb
 4303 016d 3B       		.uleb128 0x3b
 4304 016e 0B       		.uleb128 0xb
 4305 016f 01       		.uleb128 0x1
 4306 0170 13       		.uleb128 0x13
 4307 0171 00       		.byte	0
 4308 0172 00       		.byte	0
 4309 0173 20       		.uleb128 0x20
 4310 0174 13       		.uleb128 0x13
 4311 0175 00       		.byte	0
 4312 0176 03       		.uleb128 0x3
 4313 0177 0E       		.uleb128 0xe
 4314 0178 0B       		.uleb128 0xb
 4315 0179 0B       		.uleb128 0xb
 4316 017a 3A       		.uleb128 0x3a
 4317 017b 0B       		.uleb128 0xb
 4318 017c 3B       		.uleb128 0x3b
 4319 017d 05       		.uleb128 0x5
 4320 017e 00       		.byte	0
 4321 017f 00       		.byte	0
 4322 0180 21       		.uleb128 0x21
 4323 0181 17       		.uleb128 0x17
 4324 0182 01       		.byte	0x1
 4325 0183 03       		.uleb128 0x3
 4326 0184 0E       		.uleb128 0xe
 4327 0185 0B       		.uleb128 0xb
 4328 0186 0B       		.uleb128 0xb
 4329 0187 3A       		.uleb128 0x3a
 4330 0188 0B       		.uleb128 0xb
 4331 0189 3B       		.uleb128 0x3b
 4332 018a 05       		.uleb128 0x5
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 143


 4333 018b 01       		.uleb128 0x1
 4334 018c 13       		.uleb128 0x13
 4335 018d 00       		.byte	0
 4336 018e 00       		.byte	0
 4337 018f 22       		.uleb128 0x22
 4338 0190 0D       		.uleb128 0xd
 4339 0191 00       		.byte	0
 4340 0192 03       		.uleb128 0x3
 4341 0193 0E       		.uleb128 0xe
 4342 0194 3A       		.uleb128 0x3a
 4343 0195 0B       		.uleb128 0xb
 4344 0196 3B       		.uleb128 0x3b
 4345 0197 05       		.uleb128 0x5
 4346 0198 49       		.uleb128 0x49
 4347 0199 13       		.uleb128 0x13
 4348 019a 00       		.byte	0
 4349 019b 00       		.byte	0
 4350 019c 23       		.uleb128 0x23
 4351 019d 0D       		.uleb128 0xd
 4352 019e 00       		.byte	0
 4353 019f 03       		.uleb128 0x3
 4354 01a0 08       		.uleb128 0x8
 4355 01a1 3A       		.uleb128 0x3a
 4356 01a2 0B       		.uleb128 0xb
 4357 01a3 3B       		.uleb128 0x3b
 4358 01a4 05       		.uleb128 0x5
 4359 01a5 49       		.uleb128 0x49
 4360 01a6 13       		.uleb128 0x13
 4361 01a7 00       		.byte	0
 4362 01a8 00       		.byte	0
 4363 01a9 24       		.uleb128 0x24
 4364 01aa 0D       		.uleb128 0xd
 4365 01ab 00       		.byte	0
 4366 01ac 03       		.uleb128 0x3
 4367 01ad 08       		.uleb128 0x8
 4368 01ae 3A       		.uleb128 0x3a
 4369 01af 0B       		.uleb128 0xb
 4370 01b0 3B       		.uleb128 0x3b
 4371 01b1 05       		.uleb128 0x5
 4372 01b2 49       		.uleb128 0x49
 4373 01b3 13       		.uleb128 0x13
 4374 01b4 38       		.uleb128 0x38
 4375 01b5 0B       		.uleb128 0xb
 4376 01b6 00       		.byte	0
 4377 01b7 00       		.byte	0
 4378 01b8 25       		.uleb128 0x25
 4379 01b9 0D       		.uleb128 0xd
 4380 01ba 00       		.byte	0
 4381 01bb 03       		.uleb128 0x3
 4382 01bc 0E       		.uleb128 0xe
 4383 01bd 3A       		.uleb128 0x3a
 4384 01be 0B       		.uleb128 0xb
 4385 01bf 3B       		.uleb128 0x3b
 4386 01c0 05       		.uleb128 0x5
 4387 01c1 49       		.uleb128 0x49
 4388 01c2 13       		.uleb128 0x13
 4389 01c3 0B       		.uleb128 0xb
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 144


 4390 01c4 0B       		.uleb128 0xb
 4391 01c5 0D       		.uleb128 0xd
 4392 01c6 0B       		.uleb128 0xb
 4393 01c7 0C       		.uleb128 0xc
 4394 01c8 0B       		.uleb128 0xb
 4395 01c9 38       		.uleb128 0x38
 4396 01ca 0B       		.uleb128 0xb
 4397 01cb 00       		.byte	0
 4398 01cc 00       		.byte	0
 4399 01cd 26       		.uleb128 0x26
 4400 01ce 04       		.uleb128 0x4
 4401 01cf 01       		.byte	0x1
 4402 01d0 03       		.uleb128 0x3
 4403 01d1 0E       		.uleb128 0xe
 4404 01d2 0B       		.uleb128 0xb
 4405 01d3 0B       		.uleb128 0xb
 4406 01d4 49       		.uleb128 0x49
 4407 01d5 13       		.uleb128 0x13
 4408 01d6 3A       		.uleb128 0x3a
 4409 01d7 0B       		.uleb128 0xb
 4410 01d8 3B       		.uleb128 0x3b
 4411 01d9 05       		.uleb128 0x5
 4412 01da 01       		.uleb128 0x1
 4413 01db 13       		.uleb128 0x13
 4414 01dc 00       		.byte	0
 4415 01dd 00       		.byte	0
 4416 01de 27       		.uleb128 0x27
 4417 01df 2E       		.uleb128 0x2e
 4418 01e0 01       		.byte	0x1
 4419 01e1 03       		.uleb128 0x3
 4420 01e2 0E       		.uleb128 0xe
 4421 01e3 3A       		.uleb128 0x3a
 4422 01e4 0B       		.uleb128 0xb
 4423 01e5 3B       		.uleb128 0x3b
 4424 01e6 05       		.uleb128 0x5
 4425 01e7 27       		.uleb128 0x27
 4426 01e8 19       		.uleb128 0x19
 4427 01e9 20       		.uleb128 0x20
 4428 01ea 0B       		.uleb128 0xb
 4429 01eb 01       		.uleb128 0x1
 4430 01ec 13       		.uleb128 0x13
 4431 01ed 00       		.byte	0
 4432 01ee 00       		.byte	0
 4433 01ef 28       		.uleb128 0x28
 4434 01f0 05       		.uleb128 0x5
 4435 01f1 00       		.byte	0
 4436 01f2 03       		.uleb128 0x3
 4437 01f3 0E       		.uleb128 0xe
 4438 01f4 3A       		.uleb128 0x3a
 4439 01f5 0B       		.uleb128 0xb
 4440 01f6 3B       		.uleb128 0x3b
 4441 01f7 05       		.uleb128 0x5
 4442 01f8 49       		.uleb128 0x49
 4443 01f9 13       		.uleb128 0x13
 4444 01fa 00       		.byte	0
 4445 01fb 00       		.byte	0
 4446 01fc 29       		.uleb128 0x29
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 145


 4447 01fd 2E       		.uleb128 0x2e
 4448 01fe 00       		.byte	0
 4449 01ff 03       		.uleb128 0x3
 4450 0200 0E       		.uleb128 0xe
 4451 0201 3A       		.uleb128 0x3a
 4452 0202 0B       		.uleb128 0xb
 4453 0203 3B       		.uleb128 0x3b
 4454 0204 0B       		.uleb128 0xb
 4455 0205 27       		.uleb128 0x27
 4456 0206 19       		.uleb128 0x19
 4457 0207 20       		.uleb128 0x20
 4458 0208 0B       		.uleb128 0xb
 4459 0209 00       		.byte	0
 4460 020a 00       		.byte	0
 4461 020b 2A       		.uleb128 0x2a
 4462 020c 2E       		.uleb128 0x2e
 4463 020d 01       		.byte	0x1
 4464 020e 3F       		.uleb128 0x3f
 4465 020f 19       		.uleb128 0x19
 4466 0210 03       		.uleb128 0x3
 4467 0211 0E       		.uleb128 0xe
 4468 0212 3A       		.uleb128 0x3a
 4469 0213 0B       		.uleb128 0xb
 4470 0214 3B       		.uleb128 0x3b
 4471 0215 0B       		.uleb128 0xb
 4472 0216 27       		.uleb128 0x27
 4473 0217 19       		.uleb128 0x19
 4474 0218 11       		.uleb128 0x11
 4475 0219 01       		.uleb128 0x1
 4476 021a 12       		.uleb128 0x12
 4477 021b 06       		.uleb128 0x6
 4478 021c 40       		.uleb128 0x40
 4479 021d 18       		.uleb128 0x18
 4480 021e 9742     		.uleb128 0x2117
 4481 0220 19       		.uleb128 0x19
 4482 0221 01       		.uleb128 0x1
 4483 0222 13       		.uleb128 0x13
 4484 0223 00       		.byte	0
 4485 0224 00       		.byte	0
 4486 0225 2B       		.uleb128 0x2b
 4487 0226 1D       		.uleb128 0x1d
 4488 0227 01       		.byte	0x1
 4489 0228 31       		.uleb128 0x31
 4490 0229 13       		.uleb128 0x13
 4491 022a 11       		.uleb128 0x11
 4492 022b 01       		.uleb128 0x1
 4493 022c 12       		.uleb128 0x12
 4494 022d 06       		.uleb128 0x6
 4495 022e 58       		.uleb128 0x58
 4496 022f 0B       		.uleb128 0xb
 4497 0230 59       		.uleb128 0x59
 4498 0231 0B       		.uleb128 0xb
 4499 0232 01       		.uleb128 0x1
 4500 0233 13       		.uleb128 0x13
 4501 0234 00       		.byte	0
 4502 0235 00       		.byte	0
 4503 0236 2C       		.uleb128 0x2c
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 146


 4504 0237 05       		.uleb128 0x5
 4505 0238 00       		.byte	0
 4506 0239 31       		.uleb128 0x31
 4507 023a 13       		.uleb128 0x13
 4508 023b 02       		.uleb128 0x2
 4509 023c 17       		.uleb128 0x17
 4510 023d 00       		.byte	0
 4511 023e 00       		.byte	0
 4512 023f 2D       		.uleb128 0x2d
 4513 0240 898201   		.uleb128 0x4109
 4514 0243 01       		.byte	0x1
 4515 0244 11       		.uleb128 0x11
 4516 0245 01       		.uleb128 0x1
 4517 0246 31       		.uleb128 0x31
 4518 0247 13       		.uleb128 0x13
 4519 0248 01       		.uleb128 0x1
 4520 0249 13       		.uleb128 0x13
 4521 024a 00       		.byte	0
 4522 024b 00       		.byte	0
 4523 024c 2E       		.uleb128 0x2e
 4524 024d 8A8201   		.uleb128 0x410a
 4525 0250 00       		.byte	0
 4526 0251 02       		.uleb128 0x2
 4527 0252 18       		.uleb128 0x18
 4528 0253 9142     		.uleb128 0x2111
 4529 0255 18       		.uleb128 0x18
 4530 0256 00       		.byte	0
 4531 0257 00       		.byte	0
 4532 0258 2F       		.uleb128 0x2f
 4533 0259 898201   		.uleb128 0x4109
 4534 025c 01       		.byte	0x1
 4535 025d 11       		.uleb128 0x11
 4536 025e 01       		.uleb128 0x1
 4537 025f 31       		.uleb128 0x31
 4538 0260 13       		.uleb128 0x13
 4539 0261 00       		.byte	0
 4540 0262 00       		.byte	0
 4541 0263 30       		.uleb128 0x30
 4542 0264 2E       		.uleb128 0x2e
 4543 0265 01       		.byte	0x1
 4544 0266 3F       		.uleb128 0x3f
 4545 0267 19       		.uleb128 0x19
 4546 0268 03       		.uleb128 0x3
 4547 0269 0E       		.uleb128 0xe
 4548 026a 3A       		.uleb128 0x3a
 4549 026b 0B       		.uleb128 0xb
 4550 026c 3B       		.uleb128 0x3b
 4551 026d 0B       		.uleb128 0xb
 4552 026e 27       		.uleb128 0x27
 4553 026f 19       		.uleb128 0x19
 4554 0270 8701     		.uleb128 0x87
 4555 0272 19       		.uleb128 0x19
 4556 0273 11       		.uleb128 0x11
 4557 0274 01       		.uleb128 0x1
 4558 0275 12       		.uleb128 0x12
 4559 0276 06       		.uleb128 0x6
 4560 0277 40       		.uleb128 0x40
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 147


 4561 0278 18       		.uleb128 0x18
 4562 0279 9742     		.uleb128 0x2117
 4563 027b 19       		.uleb128 0x19
 4564 027c 01       		.uleb128 0x1
 4565 027d 13       		.uleb128 0x13
 4566 027e 00       		.byte	0
 4567 027f 00       		.byte	0
 4568 0280 31       		.uleb128 0x31
 4569 0281 05       		.uleb128 0x5
 4570 0282 00       		.byte	0
 4571 0283 03       		.uleb128 0x3
 4572 0284 08       		.uleb128 0x8
 4573 0285 3A       		.uleb128 0x3a
 4574 0286 0B       		.uleb128 0xb
 4575 0287 3B       		.uleb128 0x3b
 4576 0288 0B       		.uleb128 0xb
 4577 0289 49       		.uleb128 0x49
 4578 028a 13       		.uleb128 0x13
 4579 028b 02       		.uleb128 0x2
 4580 028c 17       		.uleb128 0x17
 4581 028d 00       		.byte	0
 4582 028e 00       		.byte	0
 4583 028f 32       		.uleb128 0x32
 4584 0290 34       		.uleb128 0x34
 4585 0291 00       		.byte	0
 4586 0292 03       		.uleb128 0x3
 4587 0293 0E       		.uleb128 0xe
 4588 0294 3A       		.uleb128 0x3a
 4589 0295 0B       		.uleb128 0xb
 4590 0296 3B       		.uleb128 0x3b
 4591 0297 0B       		.uleb128 0xb
 4592 0298 49       		.uleb128 0x49
 4593 0299 13       		.uleb128 0x13
 4594 029a 02       		.uleb128 0x2
 4595 029b 18       		.uleb128 0x18
 4596 029c 00       		.byte	0
 4597 029d 00       		.byte	0
 4598 029e 33       		.uleb128 0x33
 4599 029f 898201   		.uleb128 0x4109
 4600 02a2 00       		.byte	0
 4601 02a3 11       		.uleb128 0x11
 4602 02a4 01       		.uleb128 0x1
 4603 02a5 31       		.uleb128 0x31
 4604 02a6 13       		.uleb128 0x13
 4605 02a7 00       		.byte	0
 4606 02a8 00       		.byte	0
 4607 02a9 34       		.uleb128 0x34
 4608 02aa 2E       		.uleb128 0x2e
 4609 02ab 01       		.byte	0x1
 4610 02ac 3F       		.uleb128 0x3f
 4611 02ad 19       		.uleb128 0x19
 4612 02ae 03       		.uleb128 0x3
 4613 02af 0E       		.uleb128 0xe
 4614 02b0 3A       		.uleb128 0x3a
 4615 02b1 0B       		.uleb128 0xb
 4616 02b2 3B       		.uleb128 0x3b
 4617 02b3 0B       		.uleb128 0xb
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 148


 4618 02b4 27       		.uleb128 0x27
 4619 02b5 19       		.uleb128 0x19
 4620 02b6 49       		.uleb128 0x49
 4621 02b7 13       		.uleb128 0x13
 4622 02b8 11       		.uleb128 0x11
 4623 02b9 01       		.uleb128 0x1
 4624 02ba 12       		.uleb128 0x12
 4625 02bb 06       		.uleb128 0x6
 4626 02bc 40       		.uleb128 0x40
 4627 02bd 18       		.uleb128 0x18
 4628 02be 9742     		.uleb128 0x2117
 4629 02c0 19       		.uleb128 0x19
 4630 02c1 01       		.uleb128 0x1
 4631 02c2 13       		.uleb128 0x13
 4632 02c3 00       		.byte	0
 4633 02c4 00       		.byte	0
 4634 02c5 35       		.uleb128 0x35
 4635 02c6 1D       		.uleb128 0x1d
 4636 02c7 00       		.byte	0
 4637 02c8 31       		.uleb128 0x31
 4638 02c9 13       		.uleb128 0x13
 4639 02ca 11       		.uleb128 0x11
 4640 02cb 01       		.uleb128 0x1
 4641 02cc 12       		.uleb128 0x12
 4642 02cd 06       		.uleb128 0x6
 4643 02ce 58       		.uleb128 0x58
 4644 02cf 0B       		.uleb128 0xb
 4645 02d0 59       		.uleb128 0x59
 4646 02d1 0B       		.uleb128 0xb
 4647 02d2 00       		.byte	0
 4648 02d3 00       		.byte	0
 4649 02d4 36       		.uleb128 0x36
 4650 02d5 34       		.uleb128 0x34
 4651 02d6 00       		.byte	0
 4652 02d7 03       		.uleb128 0x3
 4653 02d8 0E       		.uleb128 0xe
 4654 02d9 3A       		.uleb128 0x3a
 4655 02da 0B       		.uleb128 0xb
 4656 02db 3B       		.uleb128 0x3b
 4657 02dc 0B       		.uleb128 0xb
 4658 02dd 49       		.uleb128 0x49
 4659 02de 13       		.uleb128 0x13
 4660 02df 00       		.byte	0
 4661 02e0 00       		.byte	0
 4662 02e1 37       		.uleb128 0x37
 4663 02e2 34       		.uleb128 0x34
 4664 02e3 00       		.byte	0
 4665 02e4 03       		.uleb128 0x3
 4666 02e5 0E       		.uleb128 0xe
 4667 02e6 3A       		.uleb128 0x3a
 4668 02e7 0B       		.uleb128 0xb
 4669 02e8 3B       		.uleb128 0x3b
 4670 02e9 05       		.uleb128 0x5
 4671 02ea 49       		.uleb128 0x49
 4672 02eb 13       		.uleb128 0x13
 4673 02ec 3F       		.uleb128 0x3f
 4674 02ed 19       		.uleb128 0x19
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 149


 4675 02ee 3C       		.uleb128 0x3c
 4676 02ef 19       		.uleb128 0x19
 4677 02f0 00       		.byte	0
 4678 02f1 00       		.byte	0
 4679 02f2 38       		.uleb128 0x38
 4680 02f3 34       		.uleb128 0x34
 4681 02f4 00       		.byte	0
 4682 02f5 03       		.uleb128 0x3
 4683 02f6 0E       		.uleb128 0xe
 4684 02f7 3A       		.uleb128 0x3a
 4685 02f8 0B       		.uleb128 0xb
 4686 02f9 3B       		.uleb128 0x3b
 4687 02fa 0B       		.uleb128 0xb
 4688 02fb 49       		.uleb128 0x49
 4689 02fc 13       		.uleb128 0x13
 4690 02fd 3F       		.uleb128 0x3f
 4691 02fe 19       		.uleb128 0x19
 4692 02ff 3C       		.uleb128 0x3c
 4693 0300 19       		.uleb128 0x19
 4694 0301 00       		.byte	0
 4695 0302 00       		.byte	0
 4696 0303 39       		.uleb128 0x39
 4697 0304 34       		.uleb128 0x34
 4698 0305 00       		.byte	0
 4699 0306 03       		.uleb128 0x3
 4700 0307 08       		.uleb128 0x8
 4701 0308 3A       		.uleb128 0x3a
 4702 0309 0B       		.uleb128 0xb
 4703 030a 3B       		.uleb128 0x3b
 4704 030b 0B       		.uleb128 0xb
 4705 030c 49       		.uleb128 0x49
 4706 030d 13       		.uleb128 0x13
 4707 030e 3F       		.uleb128 0x3f
 4708 030f 19       		.uleb128 0x19
 4709 0310 3C       		.uleb128 0x3c
 4710 0311 19       		.uleb128 0x19
 4711 0312 00       		.byte	0
 4712 0313 00       		.byte	0
 4713 0314 3A       		.uleb128 0x3a
 4714 0315 34       		.uleb128 0x34
 4715 0316 00       		.byte	0
 4716 0317 03       		.uleb128 0x3
 4717 0318 0E       		.uleb128 0xe
 4718 0319 3A       		.uleb128 0x3a
 4719 031a 0B       		.uleb128 0xb
 4720 031b 3B       		.uleb128 0x3b
 4721 031c 0B       		.uleb128 0xb
 4722 031d 49       		.uleb128 0x49
 4723 031e 13       		.uleb128 0x13
 4724 031f 3F       		.uleb128 0x3f
 4725 0320 19       		.uleb128 0x19
 4726 0321 02       		.uleb128 0x2
 4727 0322 18       		.uleb128 0x18
 4728 0323 00       		.byte	0
 4729 0324 00       		.byte	0
 4730 0325 3B       		.uleb128 0x3b
 4731 0326 2E       		.uleb128 0x2e
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 150


 4732 0327 00       		.byte	0
 4733 0328 3F       		.uleb128 0x3f
 4734 0329 19       		.uleb128 0x19
 4735 032a 3C       		.uleb128 0x3c
 4736 032b 19       		.uleb128 0x19
 4737 032c 6E       		.uleb128 0x6e
 4738 032d 0E       		.uleb128 0xe
 4739 032e 03       		.uleb128 0x3
 4740 032f 0E       		.uleb128 0xe
 4741 0330 3A       		.uleb128 0x3a
 4742 0331 0B       		.uleb128 0xb
 4743 0332 3B       		.uleb128 0x3b
 4744 0333 05       		.uleb128 0x5
 4745 0334 00       		.byte	0
 4746 0335 00       		.byte	0
 4747 0336 3C       		.uleb128 0x3c
 4748 0337 2E       		.uleb128 0x2e
 4749 0338 00       		.byte	0
 4750 0339 3F       		.uleb128 0x3f
 4751 033a 19       		.uleb128 0x19
 4752 033b 3C       		.uleb128 0x3c
 4753 033c 19       		.uleb128 0x19
 4754 033d 6E       		.uleb128 0x6e
 4755 033e 0E       		.uleb128 0xe
 4756 033f 03       		.uleb128 0x3
 4757 0340 0E       		.uleb128 0xe
 4758 0341 3A       		.uleb128 0x3a
 4759 0342 0B       		.uleb128 0xb
 4760 0343 3B       		.uleb128 0x3b
 4761 0344 0B       		.uleb128 0xb
 4762 0345 00       		.byte	0
 4763 0346 00       		.byte	0
 4764 0347 00       		.byte	0
 4765              		.section	.debug_loc,"",%progbits
 4766              	.Ldebug_loc0:
 4767              	.LLST0:
 4768 0000 14000000 		.4byte	.LVL1
 4769 0004 1E000000 		.4byte	.LVL2
 4770 0008 0200     		.2byte	0x2
 4771 000a 34       		.byte	0x34
 4772 000b 9F       		.byte	0x9f
 4773 000c 00000000 		.4byte	0
 4774 0010 00000000 		.4byte	0
 4775              	.LLST1:
 4776 0014 14000000 		.4byte	.LVL1
 4777 0018 1E000000 		.4byte	.LVL2
 4778 001c 0600     		.2byte	0x6
 4779 001e 0C       		.byte	0xc
 4780 001f 00003240 		.4byte	0x40320000
 4781 0023 9F       		.byte	0x9f
 4782 0024 00000000 		.4byte	0
 4783 0028 00000000 		.4byte	0
 4784              	.LLST2:
 4785 002c 24000000 		.4byte	.LVL3
 4786 0030 2E000000 		.4byte	.LVL4
 4787 0034 0100     		.2byte	0x1
 4788 0036 53       		.byte	0x53
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 151


 4789 0037 00000000 		.4byte	0
 4790 003b 00000000 		.4byte	0
 4791              	.LLST3:
 4792 003f 00000000 		.4byte	.LVL6
 4793 0043 0A000000 		.4byte	.LVL7
 4794 0047 0100     		.2byte	0x1
 4795 0049 50       		.byte	0x50
 4796 004a 0A000000 		.4byte	.LVL7
 4797 004e 44000000 		.4byte	.LFE694
 4798 0052 0400     		.2byte	0x4
 4799 0054 F3       		.byte	0xf3
 4800 0055 01       		.uleb128 0x1
 4801 0056 50       		.byte	0x50
 4802 0057 9F       		.byte	0x9f
 4803 0058 00000000 		.4byte	0
 4804 005c 00000000 		.4byte	0
 4805              	.LLST4:
 4806 0060 00000000 		.4byte	.LVL11
 4807 0064 02000000 		.4byte	.LVL12
 4808 0068 0100     		.2byte	0x1
 4809 006a 50       		.byte	0x50
 4810 006b 02000000 		.4byte	.LVL12
 4811 006f 60000000 		.4byte	.LFE695
 4812 0073 0400     		.2byte	0x4
 4813 0075 F3       		.byte	0xf3
 4814 0076 01       		.uleb128 0x1
 4815 0077 50       		.byte	0x50
 4816 0078 9F       		.byte	0x9f
 4817 0079 00000000 		.4byte	0
 4818 007d 00000000 		.4byte	0
 4819              	.LLST5:
 4820 0081 00000000 		.4byte	.LVL18
 4821 0085 02000000 		.4byte	.LVL19
 4822 0089 0100     		.2byte	0x1
 4823 008b 50       		.byte	0x50
 4824 008c 02000000 		.4byte	.LVL19
 4825 0090 3C000000 		.4byte	.LFE696
 4826 0094 0400     		.2byte	0x4
 4827 0096 F3       		.byte	0xf3
 4828 0097 01       		.uleb128 0x1
 4829 0098 50       		.byte	0x50
 4830 0099 9F       		.byte	0x9f
 4831 009a 00000000 		.4byte	0
 4832 009e 00000000 		.4byte	0
 4833              	.LLST6:
 4834 00a2 00000000 		.4byte	.LVL24
 4835 00a6 02000000 		.4byte	.LVL25
 4836 00aa 0100     		.2byte	0x1
 4837 00ac 50       		.byte	0x50
 4838 00ad 02000000 		.4byte	.LVL25
 4839 00b1 50000000 		.4byte	.LFE697
 4840 00b5 0400     		.2byte	0x4
 4841 00b7 F3       		.byte	0xf3
 4842 00b8 01       		.uleb128 0x1
 4843 00b9 50       		.byte	0x50
 4844 00ba 9F       		.byte	0x9f
 4845 00bb 00000000 		.4byte	0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 152


 4846 00bf 00000000 		.4byte	0
 4847              	.LLST7:
 4848 00c3 44000000 		.4byte	.LVL37
 4849 00c7 5A000000 		.4byte	.LVL38
 4850 00cb 0100     		.2byte	0x1
 4851 00cd 53       		.byte	0x53
 4852 00ce 00000000 		.4byte	0
 4853 00d2 00000000 		.4byte	0
 4854              	.LLST8:
 4855 00d6 5A000000 		.4byte	.LVL38
 4856 00da 64000000 		.4byte	.LVL39
 4857 00de 0100     		.2byte	0x1
 4858 00e0 53       		.byte	0x53
 4859 00e1 64000000 		.4byte	.LVL39
 4860 00e5 70000000 		.4byte	.LVL40
 4861 00e9 0200     		.2byte	0x2
 4862 00eb 74       		.byte	0x74
 4863 00ec 00       		.sleb128 0
 4864 00ed 00000000 		.4byte	0
 4865 00f1 00000000 		.4byte	0
 4866              		.section	.debug_aranges,"",%progbits
 4867 0000 44000000 		.4byte	0x44
 4868 0004 0200     		.2byte	0x2
 4869 0006 00000000 		.4byte	.Ldebug_info0
 4870 000a 04       		.byte	0x4
 4871 000b 00       		.byte	0
 4872 000c 0000     		.2byte	0
 4873 000e 0000     		.2byte	0
 4874 0010 00000000 		.4byte	.LFB693
 4875 0014 50000000 		.4byte	.LFE693-.LFB693
 4876 0018 00000000 		.4byte	.LFB694
 4877 001c 44000000 		.4byte	.LFE694-.LFB694
 4878 0020 00000000 		.4byte	.LFB695
 4879 0024 60000000 		.4byte	.LFE695-.LFB695
 4880 0028 00000000 		.4byte	.LFB696
 4881 002c 3C000000 		.4byte	.LFE696-.LFB696
 4882 0030 00000000 		.4byte	.LFB697
 4883 0034 50000000 		.4byte	.LFE697-.LFB697
 4884 0038 00000000 		.4byte	.LFB698
 4885 003c 58010000 		.4byte	.LFE698-.LFB698
 4886 0040 00000000 		.4byte	0
 4887 0044 00000000 		.4byte	0
 4888              		.section	.debug_ranges,"",%progbits
 4889              	.Ldebug_ranges0:
 4890 0000 00000000 		.4byte	.LFB693
 4891 0004 50000000 		.4byte	.LFE693
 4892 0008 00000000 		.4byte	.LFB694
 4893 000c 44000000 		.4byte	.LFE694
 4894 0010 00000000 		.4byte	.LFB695
 4895 0014 60000000 		.4byte	.LFE695
 4896 0018 00000000 		.4byte	.LFB696
 4897 001c 3C000000 		.4byte	.LFE696
 4898 0020 00000000 		.4byte	.LFB697
 4899 0024 50000000 		.4byte	.LFE697
 4900 0028 00000000 		.4byte	.LFB698
 4901 002c 58010000 		.4byte	.LFE698
 4902 0030 00000000 		.4byte	0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 153


 4903 0034 00000000 		.4byte	0
 4904              		.section	.debug_line,"",%progbits
 4905              	.Ldebug_line0:
 4906 0000 4C060000 		.section	.debug_str,"MS",%progbits,1
 4906      02006405 
 4906      00000201 
 4906      FB0E0D00 
 4906      01010101 
 4907              	.LASF183:
 4908 0000 52534552 		.ascii	"RSERVED1\000"
 4908      56454431 
 4908      00
 4909              	.LASF378:
 4910 0009 63617074 		.ascii	"captureInput\000"
 4910      75726549 
 4910      6E707574 
 4910      00
 4911              	.LASF135:
 4912 0016 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4912      696E7465 
 4912      72727570 
 4912      74735F33 
 4912      5F495251 
 4913              	.LASF174:
 4914 002c 696E7438 		.ascii	"int8_t\000"
 4914      5F7400
 4915              	.LASF231:
 4916 0033 63727970 		.ascii	"cryptoBase\000"
 4916      746F4261 
 4916      736500
 4917              	.LASF295:
 4918 003e 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4918      73436D30 
 4918      53746174 
 4918      75734F66 
 4918      66736574 
 4919              	.LASF192:
 4920 0053 73697A65 		.ascii	"sizetype\000"
 4920      74797065 
 4920      00
 4921              	.LASF358:
 4922 005c 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4922      74635F73 
 4922      63625F75 
 4922      6172745F 
 4922      636F6E74 
 4923              	.LASF23:
 4924 0074 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4924      5F696E74 
 4924      65727275 
 4924      7074735F 
 4924      6770696F 
 4925              	.LASF405:
 4926 0091 72616E67 		.ascii	"range\000"
 4926      6500
 4927              	.LASF29:
 4928 0097 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 154


 4928      5F696E74 
 4928      65727275 
 4928      70745F6D 
 4928      63776474 
 4929              	.LASF377:
 4930 00b3 63617074 		.ascii	"captureInputMode\000"
 4930      75726549 
 4930      6E707574 
 4930      4D6F6465 
 4930      00
 4931              	.LASF349:
 4932 00c4 72784275 		.ascii	"rxBuf\000"
 4932      6600
 4933              	.LASF258:
 4934 00ca 63727970 		.ascii	"cryptoMemSize\000"
 4934      746F4D65 
 4934      6D53697A 
 4934      6500
 4935              	.LASF272:
 4936 00d8 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4936      43746C50 
 4936      7265656D 
 4936      70746162 
 4936      6C65506F 
 4937              	.LASF246:
 4938 00ee 63707573 		.ascii	"cpussFmIrq\000"
 4938      73466D49 
 4938      727100
 4939              	.LASF227:
 4940 00f9 6873696F 		.ascii	"hsiomBase\000"
 4940      6D426173 
 4940      6500
 4941              	.LASF101:
 4942 0103 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4942      6D5F305F 
 4942      696E7465 
 4942      72727570 
 4942      74735F31 
 4943              	.LASF476:
 4944 011d 72656164 		.ascii	"readFIFO\000"
 4944      4649464F 
 4944      00
 4945              	.LASF39:
 4946 0126 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4946      735F696E 
 4946      74657272 
 4946      75707473 
 4946      5F697063 
 4947              	.LASF107:
 4948 0142 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4948      6D5F305F 
 4948      696E7465 
 4948      72727570 
 4948      74735F37 
 4949              	.LASF15:
 4950 015c 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4950      5F696E74 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 155


 4950      65727275 
 4950      7074735F 
 4950      6770696F 
 4951              	.LASF437:
 4952 0178 77726974 		.ascii	"write\000"
 4952      6500
 4953              	.LASF388:
 4954 017e 42617365 		.ascii	"BaseType_t\000"
 4954      54797065 
 4954      5F7400
 4955              	.LASF464:
 4956 0189 7846696C 		.ascii	"xFiltering\000"
 4956      74657269 
 4956      6E6700
 4957              	.LASF32:
 4958 0194 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4958      5F696E74 
 4958      65727275 
 4958      70745F49 
 4958      52516E00 
 4959              	.LASF359:
 4960 01a8 74785374 		.ascii	"txStatus\000"
 4960      61747573 
 4960      00
 4961              	.LASF145:
 4962 01b1 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4962      696E7465 
 4962      72727570 
 4962      74735F31 
 4962      335F4952 
 4963              	.LASF114:
 4964 01c8 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4964      6D5F315F 
 4964      696E7465 
 4964      72727570 
 4964      74735F36 
 4965              	.LASF419:
 4966 01e2 6669666F 		.ascii	"fifo_data_enable\000"
 4966      5F646174 
 4966      615F656E 
 4966      61626C65 
 4966      00
 4967              	.LASF95:
 4968 01f3 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4968      735F696E 
 4968      74657272 
 4968      7570745F 
 4968      666D5F49 
 4969              	.LASF325:
 4970 020b 73746174 		.ascii	"state\000"
 4970      6500
 4971              	.LASF195:
 4972 0211 4F55545F 		.ascii	"OUT_SET\000"
 4972      53455400 
 4973              	.LASF288:
 4974 0219 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4974      50727443 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 156


 4974      66674F66 
 4974      66736574 
 4974      00
 4975              	.LASF194:
 4976 022a 4F55545F 		.ascii	"OUT_CLR\000"
 4976      434C5200 
 4977              	.LASF373:
 4978 0232 636F6D70 		.ascii	"compare0\000"
 4978      61726530 
 4978      00
 4979              	.LASF374:
 4980 023b 636F6D70 		.ascii	"compare1\000"
 4980      61726531 
 4980      00
 4981              	.LASF250:
 4982 0244 73727373 		.ascii	"srssNumHfroot\000"
 4982      4E756D48 
 4982      66726F6F 
 4982      7400
 4983              	.LASF151:
 4984 0252 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4984      696C655F 
 4984      696E7465 
 4984      72727570 
 4984      745F4952 
 4985              	.LASF22:
 4986 0269 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4986      5F696E74 
 4986      65727275 
 4986      7074735F 
 4986      6770696F 
 4987              	.LASF260:
 4988 0286 666C6173 		.ascii	"flashPipeRequired\000"
 4988      68506970 
 4988      65526571 
 4988      75697265 
 4988      6400
 4989              	.LASF71:
 4990 0298 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4990      735F696E 
 4990      74657272 
 4990      75707473 
 4990      5F647730 
 4991              	.LASF459:
 4992 02b5 66696C74 		.ascii	"filteredRED\000"
 4992      65726564 
 4992      52454400 
 4993              	.LASF152:
 4994 02c1 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4994      5F696E74 
 4994      65727275 
 4994      70745F49 
 4994      52516E00 
 4995              	.LASF122:
 4996 02d5 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4996      6D5F315F 
 4996      696E7465 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 157


 4996      72727570 
 4996      74735F31 
 4997              	.LASF198:
 4998 02f0 494E5452 		.ascii	"INTR_MASK\000"
 4998      5F4D4153 
 4998      4B00
 4999              	.LASF91:
 5000 02fa 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5000      735F696E 
 5000      74657272 
 5000      75707473 
 5000      5F647731 
 5001              	.LASF385:
 5002 0317 636F756E 		.ascii	"countInputMode\000"
 5002      74496E70 
 5002      75744D6F 
 5002      646500
 5003              	.LASF186:
 5004 0326 49435052 		.ascii	"ICPR\000"
 5004      00
 5005              	.LASF273:
 5006 032b 64775374 		.ascii	"dwStatusChIdxPos\000"
 5006      61747573 
 5006      43684964 
 5006      78506F73 
 5006      00
 5007              	.LASF64:
 5008 033c 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 5008      735F696E 
 5008      74657272 
 5008      75707473 
 5008      5F647730 
 5009              	.LASF449:
 5010 0358 76526573 		.ascii	"vResults\000"
 5010      756C7473 
 5010      00
 5011              	.LASF447:
 5012 0361 7653616D 		.ascii	"vSample_task\000"
 5012      706C655F 
 5012      7461736B 
 5012      00
 5013              	.LASF38:
 5014 036e 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5014      735F696E 
 5014      74657272 
 5014      75707473 
 5014      5F697063 
 5015              	.LASF420:
 5016 038a 61636365 		.ascii	"accel_byte_start_idx\000"
 5016      6C5F6279 
 5016      74655F73 
 5016      74617274 
 5016      5F696478 
 5017              	.LASF106:
 5018 039f 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5018      6D5F305F 
 5018      696E7465 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 158


 5018      72727570 
 5018      74735F36 
 5019              	.LASF139:
 5020 03b9 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 5020      696E7465 
 5020      72727570 
 5020      74735F37 
 5020      5F495251 
 5021              	.LASF14:
 5022 03cf 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 5022      5F696E74 
 5022      65727275 
 5022      7074735F 
 5022      6770696F 
 5023              	.LASF289:
 5024 03eb 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 5024      50727443 
 5024      6667496E 
 5024      4F666673 
 5024      657400
 5025              	.LASF432:
 5026 03fe 70726576 		.ascii	"prev_gyro_cfg\000"
 5026      5F677972 
 5026      6F5F6366 
 5026      6700
 5027              	.LASF205:
 5028 040c 52455345 		.ascii	"RESERVED\000"
 5028      52564544 
 5028      00
 5029              	.LASF235:
 5030 0415 666C6173 		.ascii	"flashcVersion\000"
 5030      68635665 
 5030      7273696F 
 5030      6E00
 5031              	.LASF162:
 5032 0423 5F5F7569 		.ascii	"__uint8_t\000"
 5032      6E74385F 
 5032      7400
 5033              	.LASF354:
 5034 042d 74784275 		.ascii	"txBufIdx\000"
 5034      66496478 
 5034      00
 5035              	.LASF421:
 5036 0436 6779726F 		.ascii	"gyro_byte_start_idx\000"
 5036      5F627974 
 5036      655F7374 
 5036      6172745F 
 5036      69647800 
 5037              	.LASF427:
 5038 044a 696E7466 		.ascii	"intf\000"
 5038      00
 5039              	.LASF79:
 5040 044f 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5040      735F696E 
 5040      74657272 
 5040      75707473 
 5040      5F647731 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 159


 5041              	.LASF314:
 5042 046b 696E7472 		.ascii	"intrSrc\000"
 5042      53726300 
 5043              	.LASF423:
 5044 0473 73656E73 		.ascii	"sensor_time\000"
 5044      6F725F74 
 5044      696D6500 
 5045              	.LASF323:
 5046 047f 75736552 		.ascii	"useRxFifo\000"
 5046      78466966 
 5046      6F00
 5047              	.LASF353:
 5048 0489 74784275 		.ascii	"txBufSize\000"
 5048      6653697A 
 5048      6500
 5049              	.LASF435:
 5050 0493 6669666F 		.ascii	"fifo\000"
 5050      00
 5051              	.LASF168:
 5052 0498 6C6F6E67 		.ascii	"long int\000"
 5052      20696E74 
 5052      00
 5053              	.LASF209:
 5054 04a1 494E5452 		.ascii	"INTR_CAUSE0\000"
 5054      5F434155 
 5054      53453000 
 5055              	.LASF210:
 5056 04ad 494E5452 		.ascii	"INTR_CAUSE1\000"
 5056      5F434155 
 5056      53453100 
 5057              	.LASF211:
 5058 04b9 494E5452 		.ascii	"INTR_CAUSE2\000"
 5058      5F434155 
 5058      53453200 
 5059              	.LASF212:
 5060 04c5 494E5452 		.ascii	"INTR_CAUSE3\000"
 5060      5F434155 
 5060      53453300 
 5061              	.LASF486:
 5062 04d1 55415254 		.ascii	"UART_1_Start\000"
 5062      5F315F53 
 5062      74617274 
 5062      00
 5063              	.LASF445:
 5064 04de 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5064      49435F45 
 5064      6E61626C 
 5064      65495251 
 5064      00
 5065              	.LASF132:
 5066 04ef 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5066      696E7465 
 5066      72727570 
 5066      74735F30 
 5066      5F495251 
 5067              	.LASF121:
 5068 0505 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 160


 5068      6D5F315F 
 5068      696E7465 
 5068      72727570 
 5068      74735F31 
 5069              	.LASF255:
 5070 0520 75646250 		.ascii	"udbPresent\000"
 5070      72657365 
 5070      6E7400
 5071              	.LASF276:
 5072 052b 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5072      5472436D 
 5072      64477253 
 5072      656C4D73 
 5072      6B00
 5073              	.LASF379:
 5074 053d 72656C6F 		.ascii	"reloadInputMode\000"
 5074      6164496E 
 5074      7075744D 
 5074      6F646500 
 5075              	.LASF283:
 5076 054d 70657269 		.ascii	"periDiv8CtlOffset\000"
 5076      44697638 
 5076      43746C4F 
 5076      66667365 
 5076      7400
 5077              	.LASF450:
 5078 055f 6D61696E 		.ascii	"main\000"
 5078      00
 5079              	.LASF406:
 5080 0564 626D6931 		.ascii	"bmi160_aux_cfg\000"
 5080      36305F61 
 5080      75785F63 
 5080      666700
 5081              	.LASF442:
 5082 0573 4952516E 		.ascii	"IRQn\000"
 5082      00
 5083              	.LASF278:
 5084 0578 70657269 		.ascii	"periTrGrSize\000"
 5084      54724772 
 5084      53697A65 
 5084      00
 5085              	.LASF138:
 5086 0585 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5086      696E7465 
 5086      72727570 
 5086      74735F36 
 5086      5F495251 
 5087              	.LASF89:
 5088 059b 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 5088      735F696E 
 5088      74657272 
 5088      75707473 
 5088      5F647731 
 5089              	.LASF197:
 5090 05b8 494E5452 		.ascii	"INTR\000"
 5090      00
 5091              	.LASF46:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 161


 5092 05bd 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 5092      735F696E 
 5092      74657272 
 5092      75707473 
 5092      5F697063 
 5093              	.LASF78:
 5094 05da 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 5094      735F696E 
 5094      74657272 
 5094      75707473 
 5094      5F647731 
 5095              	.LASF206:
 5096 05f6 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 5096      494E5F47 
 5096      50494F35 
 5096      5600
 5097              	.LASF9:
 5098 0604 53797354 		.ascii	"SysTick_IRQn\000"
 5098      69636B5F 
 5098      4952516E 
 5098      00
 5099              	.LASF59:
 5100 0611 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 5100      696E7465 
 5100      72727570 
 5100      745F4952 
 5100      516E00
 5101              	.LASF366:
 5102 0624 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 5102      74635F73 
 5102      63625F75 
 5102      6172745F 
 5102      636F6E74 
 5103              	.LASF251:
 5104 063e 70657269 		.ascii	"periClockNr\000"
 5104      436C6F63 
 5104      6B4E7200 
 5105              	.LASF391:
 5106 064a 51756575 		.ascii	"QueueHandle_t\000"
 5106      6548616E 
 5106      646C655F 
 5106      7400
 5107              	.LASF161:
 5108 0658 7369676E 		.ascii	"signed char\000"
 5108      65642063 
 5108      68617200 
 5109              	.LASF175:
 5110 0664 75696E74 		.ascii	"uint8_t\000"
 5110      385F7400 
 5111              	.LASF454:
 5112 066c 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 5112      494E4B5F 
 5112      5350494D 
 5112      5F636F6E 
 5112      74657874 
 5113              	.LASF281:
 5114 0681 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 162


 5114      44697643 
 5114      6D645061 
 5114      44697653 
 5114      656C506F 
 5115              	.LASF302:
 5116 0697 63707573 		.ascii	"cpussRomCtl\000"
 5116      73526F6D 
 5116      43746C00 
 5117              	.LASF42:
 5118 06a3 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5118      735F696E 
 5118      74657272 
 5118      75707473 
 5118      5F697063 
 5119              	.LASF337:
 5120 06bf 736C6176 		.ascii	"slaveTxBufferIdx\000"
 5120      65547842 
 5120      75666665 
 5120      72496478 
 5120      00
 5121              	.LASF422:
 5122 06d0 6175785F 		.ascii	"aux_byte_start_idx\000"
 5122      62797465 
 5122      5F737461 
 5122      72745F69 
 5122      647800
 5123              	.LASF18:
 5124 06e3 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5124      5F696E74 
 5124      65727275 
 5124      7074735F 
 5124      6770696F 
 5125              	.LASF58:
 5126 06ff 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5126      375F696E 
 5126      74657272 
 5126      7570745F 
 5126      4952516E 
 5127              	.LASF223:
 5128 0714 666C6173 		.ascii	"flashcBase\000"
 5128      68634261 
 5128      736500
 5129              	.LASF339:
 5130 071f 736C6176 		.ascii	"slaveRxBuffer\000"
 5130      65527842 
 5130      75666665 
 5130      7200
 5131              	.LASF181:
 5132 072d 52455345 		.ascii	"RESERVED0\000"
 5132      52564544 
 5132      3000
 5133              	.LASF207:
 5134 0737 52455345 		.ascii	"RESERVED1\000"
 5134      52564544 
 5134      3100
 5135              	.LASF475:
 5136 0741 6765745F 		.ascii	"get_accData\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 163


 5136      61636344 
 5136      61746100 
 5137              	.LASF187:
 5138 074d 52455345 		.ascii	"RESERVED3\000"
 5138      52564544 
 5138      3300
 5139              	.LASF189:
 5140 0757 52455345 		.ascii	"RESERVED4\000"
 5140      52564544 
 5140      3400
 5141              	.LASF190:
 5142 0761 52455345 		.ascii	"RESERVED5\000"
 5142      52564544 
 5142      3500
 5143              	.LASF344:
 5144 076b 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5144      74635F73 
 5144      63625F69 
 5144      32635F63 
 5144      6F6E7465 
 5145              	.LASF188:
 5146 0784 49414252 		.ascii	"IABR\000"
 5146      00
 5147              	.LASF117:
 5148 0789 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 5148      6D5F315F 
 5148      696E7465 
 5148      72727570 
 5148      74735F39 
 5149              	.LASF493:
 5150 07a3 6D61696E 		.ascii	"main_cm4.c\000"
 5150      5F636D34 
 5150      2E6300
 5151              	.LASF155:
 5152 07ae 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5152      696E7465 
 5152      72727570 
 5152      745F6C6F 
 5152      5F495251 
 5153              	.LASF430:
 5154 07c4 70726576 		.ascii	"prev_accel_cfg\000"
 5154      5F616363 
 5154      656C5F63 
 5154      666700
 5155              	.LASF482:
 5156 07d3 78517565 		.ascii	"xQueueGenericCreate\000"
 5156      75654765 
 5156      6E657269 
 5156      63437265 
 5156      61746500 
 5157              	.LASF297:
 5158 07e7 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 5158      73547269 
 5158      6D52616D 
 5158      43746C4F 
 5158      66667365 
 5159              	.LASF157:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 164


 5160 07fd 756E636F 		.ascii	"unconnected_IRQn\000"
 5160      6E6E6563 
 5160      7465645F 
 5160      4952516E 
 5160      00
 5161              	.LASF317:
 5162 080e 5F426F6F 		.ascii	"_Bool\000"
 5162      6C00
 5163              	.LASF400:
 5164 0814 626D6931 		.ascii	"bmi160_write_fptr_t\000"
 5164      36305F77 
 5164      72697465 
 5164      5F667074 
 5164      725F7400 
 5165              	.LASF229:
 5166 0828 70617373 		.ascii	"passBase\000"
 5166      42617365 
 5166      00
 5167              	.LASF298:
 5168 0831 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5168      73547269 
 5168      6D526F6D 
 5168      43746C4F 
 5168      66667365 
 5169              	.LASF74:
 5170 0847 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5170      735F696E 
 5170      74657272 
 5170      75707473 
 5170      5F647730 
 5171              	.LASF448:
 5172 0864 7646696C 		.ascii	"vFiltering_task\000"
 5172      74657269 
 5172      6E675F74 
 5172      61736B00 
 5173              	.LASF5:
 5174 0874 55736167 		.ascii	"UsageFault_IRQn\000"
 5174      65466175 
 5174      6C745F49 
 5174      52516E00 
 5175              	.LASF125:
 5176 0884 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 5176      6D5F315F 
 5176      696E7465 
 5176      72727570 
 5176      74735F31 
 5177              	.LASF310:
 5178 089f 63686172 		.ascii	"char\000"
 5178      00
 5179              	.LASF154:
 5180 08a4 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 5180      696E7465 
 5180      72727570 
 5180      745F6D65 
 5180      645F4952 
 5181              	.LASF10:
 5182 08bb 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 165


 5182      5F696E74 
 5182      65727275 
 5182      7074735F 
 5182      6770696F 
 5183              	.LASF290:
 5184 08d7 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 5184      50727443 
 5184      66674F75 
 5184      744F6666 
 5184      73657400 
 5185              	.LASF347:
 5186 08eb 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 5186      74635F73 
 5186      63625F73 
 5186      70695F63 
 5186      6F6E7465 
 5187              	.LASF67:
 5188 0902 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 5188      735F696E 
 5188      74657272 
 5188      75707473 
 5188      5F647730 
 5189              	.LASF491:
 5190 091e 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 5190      79734C69 
 5190      625F4173 
 5190      73657274 
 5190      4661696C 
 5191              	.LASF479:
 5192 0935 66696C74 		.ascii	"filtre\000"
 5192      726500
 5193              	.LASF370:
 5194 093c 72756E4D 		.ascii	"runMode\000"
 5194      6F646500 
 5195              	.LASF110:
 5196 0944 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5196      6D5F315F 
 5196      696E7465 
 5196      72727570 
 5196      74735F32 
 5197              	.LASF218:
 5198 095e 4750494F 		.ascii	"GPIO_V1_Type\000"
 5198      5F56315F 
 5198      54797065 
 5198      00
 5199              	.LASF41:
 5200 096b 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5200      735F696E 
 5200      74657272 
 5200      75707473 
 5200      5F697063 
 5201              	.LASF350:
 5202 0987 72784275 		.ascii	"rxBufSize\000"
 5202      6653697A 
 5202      6500
 5203              	.LASF17:
 5204 0991 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 166


 5204      5F696E74 
 5204      65727275 
 5204      7074735F 
 5204      6770696F 
 5205              	.LASF393:
 5206 09ad 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5206      70686F72 
 5206      6548616E 
 5206      646C655F 
 5206      7400
 5207              	.LASF165:
 5208 09bf 5F5F7569 		.ascii	"__uint16_t\000"
 5208      6E743136 
 5208      5F7400
 5209              	.LASF369:
 5210 09ca 636C6F63 		.ascii	"clockPrescaler\000"
 5210      6B507265 
 5210      7363616C 
 5210      657200
 5211              	.LASF185:
 5212 09d9 52455345 		.ascii	"RESERVED2\000"
 5212      52564544 
 5212      3200
 5213              	.LASF82:
 5214 09e3 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5214      735F696E 
 5214      74657272 
 5214      75707473 
 5214      5F647731 
 5215              	.LASF51:
 5216 09ff 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 5216      305F696E 
 5216      74657272 
 5216      7570745F 
 5216      4952516E 
 5217              	.LASF433:
 5218 0a14 6175785F 		.ascii	"aux_cfg\000"
 5218      63666700 
 5219              	.LASF426:
 5220 0a1c 63686970 		.ascii	"chip_id\000"
 5220      5F696400 
 5221              	.LASF245:
 5222 0a24 63707573 		.ascii	"cpussIpc0Irq\000"
 5222      73497063 
 5222      30497271 
 5222      00
 5223              	.LASF118:
 5224 0a31 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5224      6D5F315F 
 5224      696E7465 
 5224      72727570 
 5224      74735F31 
 5225              	.LASF87:
 5226 0a4c 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 5226      735F696E 
 5226      74657272 
 5226      75707473 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 167


 5226      5F647731 
 5227              	.LASF202:
 5228 0a69 4346475F 		.ascii	"CFG_IN\000"
 5228      494E00
 5229              	.LASF294:
 5230 0a70 63707573 		.ascii	"cpussCm4StatusOffset\000"
 5230      73436D34 
 5230      53746174 
 5230      75734F66 
 5230      66736574 
 5231              	.LASF334:
 5232 0a85 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5232      65526442 
 5232      7566456D 
 5232      70747900 
 5233              	.LASF499:
 5234 0a95 6973725F 		.ascii	"isr_bouton\000"
 5234      626F7574 
 5234      6F6E00
 5235              	.LASF225:
 5236 0aa0 75646242 		.ascii	"udbBase\000"
 5236      61736500 
 5237              	.LASF408:
 5238 0aa8 6D616E75 		.ascii	"manual_enable\000"
 5238      616C5F65 
 5238      6E61626C 
 5238      6500
 5239              	.LASF60:
 5240 0ab6 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5240      735F696E 
 5240      74657272 
 5240      75707473 
 5240      5F647730 
 5241              	.LASF215:
 5242 0ad2 5644445F 		.ascii	"VDD_INTR_MASK\000"
 5242      494E5452 
 5242      5F4D4153 
 5242      4B00
 5243              	.LASF484:
 5244 0ae0 4932435F 		.ascii	"I2C_MAX_Start\000"
 5244      4D41585F 
 5244      53746172 
 5244      7400
 5245              	.LASF102:
 5246 0aee 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 5246      6D5F305F 
 5246      696E7465 
 5246      72727570 
 5246      74735F32 
 5247              	.LASF184:
 5248 0b08 49535052 		.ascii	"ISPR\000"
 5248      00
 5249              	.LASF148:
 5250 0b0d 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5250      5F696E74 
 5250      65727275 
 5250      70745F73 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 168


 5250      61725F49 
 5251              	.LASF292:
 5252 0b25 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 5252      73436D30 
 5252      436C6F63 
 5252      6B43746C 
 5252      4F666673 
 5253              	.LASF277:
 5254 0b3c 70657269 		.ascii	"periTrGrOffset\000"
 5254      54724772 
 5254      4F666673 
 5254      657400
 5255              	.LASF460:
 5256 0b4b 66696C74 		.ascii	"filteredIR\000"
 5256      65726564 
 5256      495200
 5257              	.LASF338:
 5258 0b56 736C6176 		.ascii	"slaveTxBufferCnt\000"
 5258      65547842 
 5258      75666665 
 5258      72436E74 
 5258      00
 5259              	.LASF307:
 5260 0b67 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5260      6F636B53 
 5260      74617475 
 5260      734F6666 
 5260      73657400 
 5261              	.LASF434:
 5262 0b7b 70726576 		.ascii	"prev_aux_cfg\000"
 5262      5F617578 
 5262      5F636667 
 5262      00
 5263              	.LASF141:
 5264 0b88 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 5264      696E7465 
 5264      72727570 
 5264      74735F39 
 5264      5F495251 
 5265              	.LASF49:
 5266 0b9e 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5266      735F696E 
 5266      74657272 
 5266      75707473 
 5266      5F697063 
 5267              	.LASF191:
 5268 0bbb 53544952 		.ascii	"STIR\000"
 5268      00
 5269              	.LASF316:
 5270 0bc0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 5270      74635F73 
 5270      7973696E 
 5270      745F7400 
 5271              	.LASF293:
 5272 0bd0 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5272      73436D34 
 5272      436C6F63 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 169


 5272      6B43746C 
 5272      4F666673 
 5273              	.LASF128:
 5274 0be7 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5274      6D5F315F 
 5274      696E7465 
 5274      72727570 
 5274      74735F32 
 5275              	.LASF156:
 5276 0c02 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 5276      5F696E74 
 5276      65727275 
 5276      70745F64 
 5276      6163735F 
 5277              	.LASF431:
 5278 0c1b 6779726F 		.ascii	"gyro_cfg\000"
 5278      5F636667 
 5278      00
 5279              	.LASF296:
 5280 0c24 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5280      73436D34 
 5280      50777243 
 5280      746C4F66 
 5280      66736574 
 5281              	.LASF93:
 5282 0c39 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5282      735F696E 
 5282      74657272 
 5282      75707473 
 5282      5F666175 
 5283              	.LASF490:
 5284 0c57 76546173 		.ascii	"vTaskStartScheduler\000"
 5284      6B537461 
 5284      72745363 
 5284      68656475 
 5284      6C657200 
 5285              	.LASF318:
 5286 0c6b 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 5286      43425F49 
 5286      32435F41 
 5286      434B00
 5287              	.LASF268:
 5288 0c7a 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5288      6843746C 
 5288      4D61696E 
 5288      57733446 
 5288      72657100 
 5289              	.LASF248:
 5290 0c8e 73727373 		.ascii	"srssNumClkpath\000"
 5290      4E756D43 
 5290      6C6B7061 
 5290      746800
 5291              	.LASF414:
 5292 0c9d 424D4931 		.ascii	"BMI160_SIG_MOTION_ENABLED\000"
 5292      36305F53 
 5292      49475F4D 
 5292      4F54494F 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 170


 5292      4E5F454E 
 5293              	.LASF477:
 5294 0cb7 76546173 		.ascii	"vTaskResume\000"
 5294      6B526573 
 5294      756D6500 
 5295              	.LASF247:
 5296 0cc3 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5296      734E6F74 
 5296      436F6E6E 
 5296      65637465 
 5296      64497271 
 5297              	.LASF487:
 5298 0cd8 5461736B 		.ascii	"Task_Motion\000"
 5298      5F4D6F74 
 5298      696F6E00 
 5299              	.LASF134:
 5300 0ce4 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 5300      696E7465 
 5300      72727570 
 5300      74735F32 
 5300      5F495251 
 5301              	.LASF224:
 5302 0cfa 70657269 		.ascii	"periBase\000"
 5302      42617365 
 5302      00
 5303              	.LASF226:
 5304 0d03 70726F74 		.ascii	"protBase\000"
 5304      42617365 
 5304      00
 5305              	.LASF473:
 5306 0d0c 78517565 		.ascii	"xQueueGenericSend\000"
 5306      75654765 
 5306      6E657269 
 5306      6353656E 
 5306      6400
 5307              	.LASF330:
 5308 0d1e 6D617374 		.ascii	"masterBufferSize\000"
 5308      65724275 
 5308      66666572 
 5308      53697A65 
 5308      00
 5309              	.LASF1:
 5310 0d2f 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5310      61736B61 
 5310      626C6549 
 5310      6E745F49 
 5310      52516E00 
 5311              	.LASF119:
 5312 0d43 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5312      6D5F315F 
 5312      696E7465 
 5312      72727570 
 5312      74735F31 
 5313              	.LASF244:
 5314 0d5e 63707573 		.ascii	"cpussFlashPaSize\000"
 5314      73466C61 
 5314      73685061 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 171


 5314      53697A65 
 5314      00
 5315              	.LASF342:
 5316 0d6f 63624576 		.ascii	"cbEvents\000"
 5316      656E7473 
 5316      00
 5317              	.LASF494:
 5318 0d78 433A5C55 		.ascii	"C:\\Users\\marie\\Documents\\Polytechnique\\Session"
 5318      73657273 
 5318      5C6D6172 
 5318      69655C44 
 5318      6F63756D 
 5319 0da6 20342028 		.ascii	" 4 (hiver 2021)\\GBM2100 Projets\\GBM2100.cydsn\000"
 5319      68697665 
 5319      72203230 
 5319      3231295C 
 5319      47424D32 
 5320              	.LASF170:
 5321 0dd4 6C6F6E67 		.ascii	"long unsigned int\000"
 5321      20756E73 
 5321      69676E65 
 5321      6420696E 
 5321      7400
 5322              	.LASF311:
 5323 0de6 666C6F61 		.ascii	"float32_t\000"
 5323      7433325F 
 5323      7400
 5324              	.LASF3:
 5325 0df0 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 5325      72794D61 
 5325      6E616765 
 5325      6D656E74 
 5325      5F495251 
 5326              	.LASF348:
 5327 0e06 73746174 		.ascii	"status\000"
 5327      757300
 5328              	.LASF254:
 5329 0e0d 65704D6F 		.ascii	"epMonitorNr\000"
 5329      6E69746F 
 5329      724E7200 
 5330              	.LASF320:
 5331 0e19 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5331      6E5F7363 
 5331      625F6932 
 5331      635F636F 
 5331      6D6D616E 
 5332              	.LASF305:
 5333 0e31 63707573 		.ascii	"cpussRam2Ctl0\000"
 5333      7352616D 
 5333      3243746C 
 5333      3000
 5334              	.LASF158:
 5335 0e3f 4952516E 		.ascii	"IRQn_Type\000"
 5335      5F547970 
 5335      6500
 5336              	.LASF249:
 5337 0e49 73727373 		.ascii	"srssNumPll\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 172


 5337      4E756D50 
 5337      6C6C00
 5338              	.LASF232:
 5339 0e54 63707573 		.ascii	"cpussVersion\000"
 5339      73566572 
 5339      73696F6E 
 5339      00
 5340              	.LASF97:
 5341 0e61 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5341      735F696E 
 5341      74657272 
 5341      75707473 
 5341      5F636D30 
 5342              	.LASF441:
 5343 0e81 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 5343      50494F5F 
 5343      436C6561 
 5343      72496E74 
 5343      65727275 
 5344              	.LASF333:
 5345 0e98 736C6176 		.ascii	"slaveStatus\000"
 5345      65537461 
 5345      74757300 
 5346              	.LASF257:
 5347 0ea4 70726F74 		.ascii	"protBusMasterMask\000"
 5347      4275734D 
 5347      61737465 
 5347      724D6173 
 5347      6B00
 5348              	.LASF363:
 5349 0eb6 72785269 		.ascii	"rxRingBufHead\000"
 5349      6E674275 
 5349      66486561 
 5349      6400
 5350              	.LASF270:
 5351 0ec4 64774368 		.ascii	"dwChSize\000"
 5351      53697A65 
 5351      00
 5352              	.LASF456:
 5353 0ecd 4932435F 		.ascii	"I2C_BMI_context\000"
 5353      424D495F 
 5353      636F6E74 
 5353      65787400 
 5354              	.LASF144:
 5355 0edd 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5355      696E7465 
 5355      72727570 
 5355      74735F31 
 5355      325F4952 
 5356              	.LASF113:
 5357 0ef4 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5357      6D5F315F 
 5357      696E7465 
 5357      72727570 
 5357      74735F35 
 5358              	.LASF44:
 5359 0f0e 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 173


 5359      735F696E 
 5359      74657272 
 5359      75707473 
 5359      5F697063 
 5360              	.LASF367:
 5361 0f2a 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5361      74635F74 
 5361      6370776D 
 5361      5F636F75 
 5361      6E746572 
 5362              	.LASF252:
 5363 0f46 736D6966 		.ascii	"smifDeviceNr\000"
 5363      44657669 
 5363      63654E72 
 5363      00
 5364              	.LASF53:
 5365 0f53 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5365      325F696E 
 5365      74657272 
 5365      7570745F 
 5365      4952516E 
 5366              	.LASF216:
 5367 0f68 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 5367      494E5452 
 5367      5F4D4153 
 5367      4B454400 
 5368              	.LASF85:
 5369 0f78 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5369      735F696E 
 5369      74657272 
 5369      75707473 
 5369      5F647731 
 5370              	.LASF21:
 5371 0f94 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 5371      5F696E74 
 5371      65727275 
 5371      7074735F 
 5371      6770696F 
 5372              	.LASF284:
 5373 0fb1 70657269 		.ascii	"periDiv16CtlOffset\000"
 5373      44697631 
 5373      3643746C 
 5373      4F666673 
 5373      657400
 5374              	.LASF70:
 5375 0fc4 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 5375      735F696E 
 5375      74657272 
 5375      75707473 
 5375      5F647730 
 5376              	.LASF299:
 5377 0fe1 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 5377      73537973 
 5377      5469636B 
 5377      43746C4F 
 5377      66667365 
 5378              	.LASF376:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 174


 5379 0ff7 696E7465 		.ascii	"interruptSources\000"
 5379      72727570 
 5379      74536F75 
 5379      72636573 
 5379      00
 5380              	.LASF4:
 5381 1008 42757346 		.ascii	"BusFault_IRQn\000"
 5381      61756C74 
 5381      5F495251 
 5381      6E00
 5382              	.LASF336:
 5383 1016 736C6176 		.ascii	"slaveTxBufferSize\000"
 5383      65547842 
 5383      75666665 
 5383      7253697A 
 5383      6500
 5384              	.LASF280:
 5385 1028 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 5385      44697643 
 5385      6D645479 
 5385      70655365 
 5385      6C506F73 
 5386              	.LASF222:
 5387 103d 63707573 		.ascii	"cpussBase\000"
 5387      73426173 
 5387      6500
 5388              	.LASF497:
 5389 1047 626D6931 		.ascii	"bmi160_any_sig_motion_active_interrupt_state\000"
 5389      36305F61 
 5389      6E795F73 
 5389      69675F6D 
 5389      6F74696F 
 5390              	.LASF468:
 5391 1074 626F7574 		.ascii	"bouton_semph\000"
 5391      6F6E5F73 
 5391      656D7068 
 5391      00
 5392              	.LASF501:
 5393 1081 626D6931 		.ascii	"bmi160Sensor\000"
 5393      36305365 
 5393      6E736F72 
 5393      00
 5394              	.LASF238:
 5395 108e 69706356 		.ascii	"ipcVersion\000"
 5395      65727369 
 5395      6F6E00
 5396              	.LASF63:
 5397 1099 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5397      735F696E 
 5397      74657272 
 5397      75707473 
 5397      5F647730 
 5398              	.LASF398:
 5399 10b5 746F7563 		.ascii	"touch_data_t\000"
 5399      685F6461 
 5399      74615F74 
 5399      00
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 175


 5400              	.LASF169:
 5401 10c2 5F5F7569 		.ascii	"__uint32_t\000"
 5401      6E743332 
 5401      5F7400
 5402              	.LASF37:
 5403 10cd 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 5403      735F696E 
 5403      74657272 
 5403      75707473 
 5403      5F697063 
 5404              	.LASF253:
 5405 10e9 70617373 		.ascii	"passSarChannels\000"
 5405      53617243 
 5405      68616E6E 
 5405      656C7300 
 5406              	.LASF105:
 5407 10f9 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5407      6D5F305F 
 5407      696E7465 
 5407      72727570 
 5407      74735F35 
 5408              	.LASF13:
 5409 1113 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5409      5F696E74 
 5409      65727275 
 5409      7074735F 
 5409      6770696F 
 5410              	.LASF489:
 5411 112f 78546173 		.ascii	"xTaskCreate\000"
 5411      6B437265 
 5411      61746500 
 5412              	.LASF127:
 5413 113b 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 5413      6D5F315F 
 5413      696E7465 
 5413      72727570 
 5413      74735F31 
 5414              	.LASF413:
 5415 1156 424D4931 		.ascii	"BMI160_ANY_MOTION_ENABLED\000"
 5415      36305F41 
 5415      4E595F4D 
 5415      4F54494F 
 5415      4E5F454E 
 5416              	.LASF203:
 5417 1170 4346475F 		.ascii	"CFG_OUT\000"
 5417      4F555400 
 5418              	.LASF332:
 5419 1178 6D617374 		.ascii	"masterNumBytes\000"
 5419      65724E75 
 5419      6D427974 
 5419      657300
 5420              	.LASF424:
 5421 1187 736B6970 		.ascii	"skipped_frame_count\000"
 5421      7065645F 
 5421      6672616D 
 5421      655F636F 
 5421      756E7400 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 176


 5422              	.LASF308:
 5423 119b 63795F73 		.ascii	"cy_stc_device_t\000"
 5423      74635F64 
 5423      65766963 
 5423      655F7400 
 5424              	.LASF8:
 5425 11ab 50656E64 		.ascii	"PendSV_IRQn\000"
 5425      53565F49 
 5425      52516E00 
 5426              	.LASF69:
 5427 11b7 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5427      735F696E 
 5427      74657272 
 5427      75707473 
 5427      5F647730 
 5428              	.LASF143:
 5429 11d3 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 5429      696E7465 
 5429      72727570 
 5429      74735F31 
 5429      315F4952 
 5430              	.LASF112:
 5431 11ea 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 5431      6D5F315F 
 5431      696E7465 
 5431      72727570 
 5431      74735F34 
 5432              	.LASF469:
 5433 1204 61637469 		.ascii	"active_task\000"
 5433      76655F74 
 5433      61736B00 
 5434              	.LASF313:
 5435 1210 646F7562 		.ascii	"double\000"
 5435      6C6500
 5436              	.LASF6:
 5437 1217 53564361 		.ascii	"SVCall_IRQn\000"
 5437      6C6C5F49 
 5437      52516E00 
 5438              	.LASF458:
 5439 1223 55415254 		.ascii	"UART_1_context\000"
 5439      5F315F63 
 5439      6F6E7465 
 5439      787400
 5440              	.LASF438:
 5441 1232 64656C61 		.ascii	"delay_ms\000"
 5441      795F6D73 
 5441      00
 5442              	.LASF383:
 5443 123b 73746F70 		.ascii	"stopInputMode\000"
 5443      496E7075 
 5443      744D6F64 
 5443      6500
 5444              	.LASF261:
 5445 1249 666C6173 		.ascii	"flashWriteDelay\000"
 5445      68577269 
 5445      74654465 
 5445      6C617900 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 177


 5446              	.LASF259:
 5447 1259 666C6173 		.ascii	"flashRwwRequired\000"
 5447      68527777 
 5447      52657175 
 5447      69726564 
 5447      00
 5448              	.LASF267:
 5449 126a 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 5449      6843746C 
 5449      4D61696E 
 5449      57733346 
 5449      72657100 
 5450              	.LASF131:
 5451 127e 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 5451      6D5F315F 
 5451      696E7465 
 5451      72727570 
 5451      74735F32 
 5452              	.LASF84:
 5453 1299 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 5453      735F696E 
 5453      74657272 
 5453      75707473 
 5453      5F647731 
 5454              	.LASF351:
 5455 12b5 72784275 		.ascii	"rxBufIdx\000"
 5455      66496478 
 5455      00
 5456              	.LASF285:
 5457 12be 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5457      44697631 
 5457      365F3543 
 5457      746C4F66 
 5457      66736574 
 5458              	.LASF90:
 5459 12d3 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 5459      735F696E 
 5459      74657272 
 5459      75707473 
 5459      5F647731 
 5460              	.LASF451:
 5461 12f0 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5461      52784275 
 5461      66666572 
 5461      00
 5462              	.LASF120:
 5463 12fd 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 5463      6D5F315F 
 5463      696E7465 
 5463      72727570 
 5463      74735F31 
 5464              	.LASF312:
 5465 1318 666C6F61 		.ascii	"float\000"
 5465      7400
 5466              	.LASF241:
 5467 131e 63707573 		.ascii	"cpussIpcNr\000"
 5467      73497063 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 178


 5467      4E7200
 5468              	.LASF62:
 5469 1329 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 5469      735F696E 
 5469      74657272 
 5469      75707473 
 5469      5F647730 
 5470              	.LASF436:
 5471 1345 72656164 		.ascii	"read\000"
 5471      00
 5472              	.LASF137:
 5473 134a 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 5473      696E7465 
 5473      72727570 
 5473      74735F35 
 5473      5F495251 
 5474              	.LASF173:
 5475 1360 756E7369 		.ascii	"unsigned int\000"
 5475      676E6564 
 5475      20696E74 
 5475      00
 5476              	.LASF403:
 5477 136d 626D6931 		.ascii	"bmi160_cfg\000"
 5477      36305F63 
 5477      666700
 5478              	.LASF45:
 5479 1378 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 5479      735F696E 
 5479      74657272 
 5479      75707473 
 5479      5F697063 
 5480              	.LASF492:
 5481 1395 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 5481      43313120 
 5481      352E342E 
 5481      31203230 
 5481      31363036 
 5482 13c8 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 5482      20726576 
 5482      6973696F 
 5482      6E203233 
 5482      37373135 
 5483 13fb 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 5483      70202D6D 
 5483      6670753D 
 5483      66707634 
 5483      2D73702D 
 5484 142e 65637469 		.ascii	"ections -ffat-lto-objects\000"
 5484      6F6E7320 
 5484      2D666661 
 5484      742D6C74 
 5484      6F2D6F62 
 5485              	.LASF77:
 5486 1448 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5486      735F696E 
 5486      74657272 
 5486      75707473 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 179


 5486      5F647731 
 5487              	.LASF375:
 5488 1464 656E6162 		.ascii	"enableCompareSwap\000"
 5488      6C65436F 
 5488      6D706172 
 5488      65537761 
 5488      7000
 5489              	.LASF287:
 5490 1476 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 5490      50727449 
 5490      6E747243 
 5490      66674F66 
 5490      66736574 
 5491              	.LASF407:
 5492 148b 6175785F 		.ascii	"aux_sensor_enable\000"
 5492      73656E73 
 5492      6F725F65 
 5492      6E61626C 
 5492      6500
 5493              	.LASF304:
 5494 149d 63707573 		.ascii	"cpussRam1Ctl0\000"
 5494      7352616D 
 5494      3143746C 
 5494      3000
 5495              	.LASF428:
 5496 14ab 616E795F 		.ascii	"any_sig_sel\000"
 5496      7369675F 
 5496      73656C00 
 5497              	.LASF386:
 5498 14b7 636F756E 		.ascii	"countInput\000"
 5498      74496E70 
 5498      757400
 5499              	.LASF130:
 5500 14c2 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5500      6D5F315F 
 5500      696E7465 
 5500      72727570 
 5500      74735F32 
 5501              	.LASF392:
 5502 14dd 5461736B 		.ascii	"TaskHandle_t\000"
 5502      48616E64 
 5502      6C655F74 
 5502      00
 5503              	.LASF200:
 5504 14ea 494E5452 		.ascii	"INTR_SET\000"
 5504      5F534554 
 5504      00
 5505              	.LASF483:
 5506 14f3 44697370 		.ascii	"DisplayInit\000"
 5506      6C617949 
 5506      6E697400 
 5507              	.LASF25:
 5508 14ff 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 5508      5F696E74 
 5508      65727275 
 5508      70745F67 
 5508      70696F5F 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 180


 5509              	.LASF371:
 5510 1518 636F756E 		.ascii	"countDirection\000"
 5510      74446972 
 5510      65637469 
 5510      6F6E00
 5511              	.LASF340:
 5512 1527 736C6176 		.ascii	"slaveRxBufferSize\000"
 5512      65527842 
 5512      75666665 
 5512      7253697A 
 5512      6500
 5513              	.LASF163:
 5514 1539 756E7369 		.ascii	"unsigned char\000"
 5514      676E6564 
 5514      20636861 
 5514      7200
 5515              	.LASF147:
 5516 1547 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5516      696E7465 
 5516      72727570 
 5516      74735F31 
 5516      355F4952 
 5517              	.LASF321:
 5518 155e 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 5518      625F7363 
 5518      625F6932 
 5518      635F6861 
 5518      6E646C65 
 5519              	.LASF196:
 5520 157c 4F55545F 		.ascii	"OUT_INV\000"
 5520      494E5600 
 5521              	.LASF116:
 5522 1584 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5522      6D5F315F 
 5522      696E7465 
 5522      72727570 
 5522      74735F38 
 5523              	.LASF274:
 5524 159e 64775374 		.ascii	"dwStatusChIdxMsk\000"
 5524      61747573 
 5524      43684964 
 5524      784D736B 
 5524      00
 5525              	.LASF362:
 5526 15af 72785269 		.ascii	"rxRingBufSize\000"
 5526      6E674275 
 5526      6653697A 
 5526      6500
 5527              	.LASF411:
 5528 15bd 6175785F 		.ascii	"aux_i2c_addr\000"
 5528      6932635F 
 5528      61646472 
 5528      00
 5529              	.LASF263:
 5530 15ca 666C6173 		.ascii	"flashEraseDelay\000"
 5530      68457261 
 5530      73654465 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 181


 5530      6C617900 
 5531              	.LASF55:
 5532 15da 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5532      345F696E 
 5532      74657272 
 5532      7570745F 
 5532      4952516E 
 5533              	.LASF214:
 5534 15ef 5644445F 		.ascii	"VDD_INTR\000"
 5534      494E5452 
 5534      00
 5535              	.LASF404:
 5536 15f8 706F7765 		.ascii	"power\000"
 5536      7200
 5537              	.LASF275:
 5538 15fe 70657269 		.ascii	"periTrCmdOffset\000"
 5538      5472436D 
 5538      644F6666 
 5538      73657400 
 5539              	.LASF24:
 5540 160e 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5540      5F696E74 
 5540      65727275 
 5540      7074735F 
 5540      6770696F 
 5541              	.LASF73:
 5542 162b 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 5542      735F696E 
 5542      74657272 
 5542      75707473 
 5542      5F647730 
 5543              	.LASF221:
 5544 1648 6C6F6E67 		.ascii	"long double\000"
 5544      20646F75 
 5544      626C6500 
 5545              	.LASF30:
 5546 1654 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 5546      5F696E74 
 5546      65727275 
 5546      70745F6D 
 5546      63776474 
 5547              	.LASF478:
 5548 1670 76546173 		.ascii	"vTaskSuspend\000"
 5548      6B537573 
 5548      70656E64 
 5548      00
 5549              	.LASF357:
 5550 167d 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 5550      625F7363 
 5550      625F7561 
 5550      72745F68 
 5550      616E646C 
 5551              	.LASF410:
 5552 169c 6175785F 		.ascii	"aux_odr\000"
 5552      6F647200 
 5553              	.LASF66:
 5554 16a4 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 182


 5554      735F696E 
 5554      74657272 
 5554      75707473 
 5554      5F647730 
 5555              	.LASF365:
 5556 16c0 74784C65 		.ascii	"txLeftToTransmit\000"
 5556      6674546F 
 5556      5472616E 
 5556      736D6974 
 5556      00
 5557              	.LASF199:
 5558 16d1 494E5452 		.ascii	"INTR_MASKED\000"
 5558      5F4D4153 
 5558      4B454400 
 5559              	.LASF109:
 5560 16dd 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 5560      6D5F315F 
 5560      696E7465 
 5560      72727570 
 5560      74735F31 
 5561              	.LASF40:
 5562 16f7 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 5562      735F696E 
 5562      74657272 
 5562      75707473 
 5562      5F697063 
 5563              	.LASF16:
 5564 1713 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 5564      5F696E74 
 5564      65727275 
 5564      7074735F 
 5564      6770696F 
 5565              	.LASF150:
 5566 172f 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 5566      6F73735F 
 5566      696E7465 
 5566      72727570 
 5566      745F7064 
 5567              	.LASF396:
 5568 174a 42555454 		.ascii	"BUTTON2_TOUCHED\000"
 5568      4F4E325F 
 5568      544F5543 
 5568      48454400 
 5569              	.LASF220:
 5570 175a 4750494F 		.ascii	"GPIO_Type\000"
 5570      5F547970 
 5570      6500
 5571              	.LASF301:
 5572 1764 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5572      73436D34 
 5572      4E6D6943 
 5572      746C4F66 
 5572      66736574 
 5573              	.LASF474:
 5574 1779 76546173 		.ascii	"vTaskDelay\000"
 5574      6B44656C 
 5574      617900
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 183


 5575              	.LASF34:
 5576 1784 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5576      735F696E 
 5576      74657272 
 5576      7570745F 
 5576      4952516E 
 5577              	.LASF300:
 5578 1799 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5578      73436D30 
 5578      4E6D6943 
 5578      746C4F66 
 5578      66736574 
 5579              	.LASF193:
 5580 17ae 4E564943 		.ascii	"NVIC_Type\000"
 5580      5F547970 
 5580      6500
 5581              	.LASF266:
 5582 17b8 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5582      6843746C 
 5582      4D61696E 
 5582      57733246 
 5582      72657100 
 5583              	.LASF159:
 5584 17cc 5F5F696E 		.ascii	"__int8_t\000"
 5584      74385F74 
 5584      00
 5585              	.LASF124:
 5586 17d5 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5586      6D5F315F 
 5586      696E7465 
 5586      72727570 
 5586      74735F31 
 5587              	.LASF115:
 5588 17f0 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 5588      6D5F315F 
 5588      696E7465 
 5588      72727570 
 5588      74735F37 
 5589              	.LASF324:
 5590 180a 75736554 		.ascii	"useTxFifo\000"
 5590      78466966 
 5590      6F00
 5591              	.LASF309:
 5592 1814 63686172 		.ascii	"char_t\000"
 5592      5F7400
 5593              	.LASF172:
 5594 181b 6C6F6E67 		.ascii	"long long unsigned int\000"
 5594      206C6F6E 
 5594      6720756E 
 5594      7369676E 
 5594      65642069 
 5595              	.LASF201:
 5596 1832 494E5452 		.ascii	"INTR_CFG\000"
 5596      5F434647 
 5596      00
 5597              	.LASF86:
 5598 183b 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 184


 5598      735F696E 
 5598      74657272 
 5598      75707473 
 5598      5F647731 
 5599              	.LASF429:
 5600 1858 61636365 		.ascii	"accel_cfg\000"
 5600      6C5F6366 
 5600      6700
 5601              	.LASF485:
 5602 1862 4D415833 		.ascii	"MAX30102_config\000"
 5602      30313032 
 5602      5F636F6E 
 5602      66696700 
 5603              	.LASF416:
 5604 1872 6C656E67 		.ascii	"length\000"
 5604      746800
 5605              	.LASF177:
 5606 1879 75696E74 		.ascii	"uint16_t\000"
 5606      31365F74 
 5606      00
 5607              	.LASF153:
 5608 1882 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5608      696E7465 
 5608      72727570 
 5608      745F6869 
 5608      5F495251 
 5609              	.LASF228:
 5610 1898 6770696F 		.ascii	"gpioBase\000"
 5610      42617365 
 5610      00
 5611              	.LASF208:
 5612 18a1 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 5612      5F505254 
 5612      5F56315F 
 5612      54797065 
 5612      00
 5613              	.LASF465:
 5614 18b2 78526573 		.ascii	"xResults\000"
 5614      756C7473 
 5614      00
 5615              	.LASF72:
 5616 18bb 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5616      735F696E 
 5616      74657272 
 5616      75707473 
 5616      5F647730 
 5617              	.LASF0:
 5618 18d8 52657365 		.ascii	"Reset_IRQn\000"
 5618      745F4952 
 5618      516E00
 5619              	.LASF123:
 5620 18e3 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 5620      6D5F315F 
 5620      696E7465 
 5620      72727570 
 5620      74735F31 
 5621              	.LASF81:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 185


 5622 18fe 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5622      735F696E 
 5622      74657272 
 5622      75707473 
 5622      5F647731 
 5623              	.LASF389:
 5624 191a 55426173 		.ascii	"UBaseType_t\000"
 5624      65547970 
 5624      655F7400 
 5625              	.LASF52:
 5626 1926 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5626      315F696E 
 5626      74657272 
 5626      7570745F 
 5626      4952516E 
 5627              	.LASF65:
 5628 193b 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5628      735F696E 
 5628      74657272 
 5628      75707473 
 5628      5F647730 
 5629              	.LASF352:
 5630 1957 74784275 		.ascii	"txBuf\000"
 5630      6600
 5631              	.LASF462:
 5632 195d 53504F32 		.ascii	"SPO2\000"
 5632      00
 5633              	.LASF108:
 5634 1962 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5634      6D5F315F 
 5634      696E7465 
 5634      72727570 
 5634      74735F30 
 5635              	.LASF390:
 5636 197c 5469636B 		.ascii	"TickType_t\000"
 5636      54797065 
 5636      5F7400
 5637              	.LASF394:
 5638 1987 42555454 		.ascii	"BUTTON0_TOUCHED\000"
 5638      4F4E305F 
 5638      544F5543 
 5638      48454400 
 5639              	.LASF463:
 5640 1997 7853616D 		.ascii	"xSample\000"
 5640      706C6500 
 5641              	.LASF48:
 5642 199f 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 5642      735F696E 
 5642      74657272 
 5642      75707473 
 5642      5F697063 
 5643              	.LASF146:
 5644 19bc 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 5644      696E7465 
 5644      72727570 
 5644      74735F31 
 5644      345F4952 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 186


 5645              	.LASF178:
 5646 19d3 696E7433 		.ascii	"int32_t\000"
 5646      325F7400 
 5647              	.LASF217:
 5648 19db 5644445F 		.ascii	"VDD_INTR_SET\000"
 5648      494E5452 
 5648      5F534554 
 5648      00
 5649              	.LASF243:
 5650 19e8 63707573 		.ascii	"cpussDwChNr\000"
 5650      73447743 
 5650      684E7200 
 5651              	.LASF286:
 5652 19f4 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 5652      44697632 
 5652      345F3543 
 5652      746C4F66 
 5652      66736574 
 5653              	.LASF182:
 5654 1a09 49434552 		.ascii	"ICER\000"
 5654      00
 5655              	.LASF303:
 5656 1a0e 63707573 		.ascii	"cpussRam0Ctl0\000"
 5656      7352616D 
 5656      3043746C 
 5656      3000
 5657              	.LASF472:
 5658 1a1c 78517565 		.ascii	"xQueueSemaphoreTake\000"
 5658      75655365 
 5658      6D617068 
 5658      6F726554 
 5658      616B6500 
 5659              	.LASF368:
 5660 1a30 70657269 		.ascii	"period\000"
 5660      6F6400
 5661              	.LASF80:
 5662 1a37 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5662      735F696E 
 5662      74657272 
 5662      75707473 
 5662      5F647731 
 5663              	.LASF92:
 5664 1a53 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5664      735F696E 
 5664      74657272 
 5664      75707473 
 5664      5F666175 
 5665              	.LASF164:
 5666 1a71 5F5F696E 		.ascii	"__int16_t\000"
 5666      7431365F 
 5666      7400
 5667              	.LASF103:
 5668 1a7b 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5668      6D5F305F 
 5668      696E7465 
 5668      72727570 
 5668      74735F33 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 187


 5669              	.LASF409:
 5670 1a95 6175785F 		.ascii	"aux_rd_burst_len\000"
 5670      72645F62 
 5670      75727374 
 5670      5F6C656E 
 5670      00
 5671              	.LASF94:
 5672 1aa6 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5672      735F696E 
 5672      74657272 
 5672      7570745F 
 5672      63727970 
 5673              	.LASF279:
 5674 1ac2 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 5674      44697643 
 5674      6D644469 
 5674      7653656C 
 5674      4D736B00 
 5675              	.LASF412:
 5676 1ad6 424D4931 		.ascii	"BMI160_BOTH_ANY_SIG_MOTION_DISABLED\000"
 5676      36305F42 
 5676      4F54485F 
 5676      414E595F 
 5676      5349475F 
 5677              	.LASF234:
 5678 1afa 64775665 		.ascii	"dwVersion\000"
 5678      7273696F 
 5678      6E00
 5679              	.LASF204:
 5680 1b04 4346475F 		.ascii	"CFG_SIO\000"
 5680      53494F00 
 5681              	.LASF149:
 5682 1b0c 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 5682      6F73735F 
 5682      696E7465 
 5682      72727570 
 5682      745F6932 
 5683              	.LASF500:
 5684 1b27 63757272 		.ascii	"currentTouch\000"
 5684      656E7454 
 5684      6F756368 
 5684      00
 5685              	.LASF100:
 5686 1b34 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5686      6D5F305F 
 5686      696E7465 
 5686      72727570 
 5686      74735F30 
 5687              	.LASF133:
 5688 1b4e 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5688      696E7465 
 5688      72727570 
 5688      74735F31 
 5688      5F495251 
 5689              	.LASF315:
 5690 1b64 696E7472 		.ascii	"intrPriority\000"
 5690      5072696F 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 188


 5690      72697479 
 5690      00
 5691              	.LASF256:
 5692 1b71 73797350 		.ascii	"sysPmSimoPresent\000"
 5692      6D53696D 
 5692      6F507265 
 5692      73656E74 
 5692      00
 5693              	.LASF242:
 5694 1b82 63707573 		.ascii	"cpussIpcIrqNr\000"
 5694      73497063 
 5694      4972714E 
 5694      7200
 5695              	.LASF452:
 5696 1b90 63795F64 		.ascii	"cy_device\000"
 5696      65766963 
 5696      6500
 5697              	.LASF219:
 5698 1b9a 4750494F 		.ascii	"GPIO_PRT_Type\000"
 5698      5F505254 
 5698      5F547970 
 5698      6500
 5699              	.LASF7:
 5700 1ba8 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5700      674D6F6E 
 5700      69746F72 
 5700      5F495251 
 5700      6E00
 5701              	.LASF381:
 5702 1bba 73746172 		.ascii	"startInputMode\000"
 5702      74496E70 
 5702      75744D6F 
 5702      646500
 5703              	.LASF360:
 5704 1bc9 72785374 		.ascii	"rxStatus\000"
 5704      61747573 
 5704      00
 5705              	.LASF329:
 5706 1bd2 6D617374 		.ascii	"masterBuffer\000"
 5706      65724275 
 5706      66666572 
 5706      00
 5707              	.LASF343:
 5708 1bdf 63624164 		.ascii	"cbAddr\000"
 5708      647200
 5709              	.LASF47:
 5710 1be6 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5710      735F696E 
 5710      74657272 
 5710      75707473 
 5710      5F697063 
 5711              	.LASF57:
 5712 1c03 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5712      365F696E 
 5712      74657272 
 5712      7570745F 
 5712      4952516E 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 189


 5713              	.LASF240:
 5714 1c18 70726F74 		.ascii	"protVersion\000"
 5714      56657273 
 5714      696F6E00 
 5715              	.LASF56:
 5716 1c24 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5716      355F696E 
 5716      74657272 
 5716      7570745F 
 5716      4952516E 
 5717              	.LASF355:
 5718 1c39 696E6974 		.ascii	"initKey\000"
 5718      4B657900 
 5719              	.LASF239:
 5720 1c41 70657269 		.ascii	"periVersion\000"
 5720      56657273 
 5720      696F6E00 
 5721              	.LASF356:
 5722 1c4d 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 5722      74635F73 
 5722      63625F73 
 5722      70695F63 
 5722      6F6E7465 
 5723              	.LASF160:
 5724 1c66 73686F72 		.ascii	"short int\000"
 5724      7420696E 
 5724      7400
 5725              	.LASF96:
 5726 1c70 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5726      735F696E 
 5726      74657272 
 5726      75707473 
 5726      5F636D30 
 5727              	.LASF495:
 5728 1c90 626D6931 		.ascii	"bmi160_int_status_bits\000"
 5728      36305F69 
 5728      6E745F73 
 5728      74617475 
 5728      735F6269 
 5729              	.LASF27:
 5730 1ca7 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 5730      6D705F69 
 5730      6E746572 
 5730      72757074 
 5730      5F495251 
 5731              	.LASF446:
 5732 1cbd 5461736B 		.ascii	"Task_Bouton2\000"
 5732      5F426F75 
 5732      746F6E32 
 5732      00
 5733              	.LASF33:
 5734 1cca 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 5734      5F696E74 
 5734      65727275 
 5734      70745F63 
 5734      7462735F 
 5735              	.LASF176:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 190


 5736 1ce3 696E7431 		.ascii	"int16_t\000"
 5736      365F7400 
 5737              	.LASF28:
 5738 1ceb 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 5738      385F696E 
 5738      74657272 
 5738      7570745F 
 5738      4952516E 
 5739              	.LASF439:
 5740 1d00 72656164 		.ascii	"read_write_len\000"
 5740      5F777269 
 5740      74655F6C 
 5740      656E00
 5741              	.LASF43:
 5742 1d0f 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 5742      735F696E 
 5742      74657272 
 5742      75707473 
 5742      5F697063 
 5743              	.LASF265:
 5744 1d2b 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5744      6843746C 
 5744      4D61696E 
 5744      57733146 
 5744      72657100 
 5745              	.LASF19:
 5746 1d3f 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 5746      5F696E74 
 5746      65727275 
 5746      7074735F 
 5746      6770696F 
 5747              	.LASF480:
 5748 1d5b 63616C63 		.ascii	"calculSpO2\000"
 5748      756C5370 
 5748      4F3200
 5749              	.LASF99:
 5750 1d66 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5750      735F696E 
 5750      74657272 
 5750      75707473 
 5750      5F636D34 
 5751              	.LASF140:
 5752 1d86 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5752      696E7465 
 5752      72727570 
 5752      74735F38 
 5752      5F495251 
 5753              	.LASF331:
 5754 1d9c 6D617374 		.ascii	"masterBufferIdx\000"
 5754      65724275 
 5754      66666572 
 5754      49647800 
 5755              	.LASF20:
 5756 1dac 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 5756      5F696E74 
 5756      65727275 
 5756      7074735F 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 191


 5756      6770696F 
 5757              	.LASF326:
 5758 1dc9 6D617374 		.ascii	"masterStatus\000"
 5758      65725374 
 5758      61747573 
 5758      00
 5759              	.LASF262:
 5760 1dd6 666C6173 		.ascii	"flashProgramDelay\000"
 5760      6850726F 
 5760      6772616D 
 5760      44656C61 
 5760      7900
 5761              	.LASF444:
 5762 1de8 70696E4E 		.ascii	"pinNum\000"
 5762      756D00
 5763              	.LASF213:
 5764 1def 5644445F 		.ascii	"VDD_ACTIVE\000"
 5764      41435449 
 5764      564500
 5765              	.LASF425:
 5766 1dfa 626D6931 		.ascii	"bmi160_dev\000"
 5766      36305F64 
 5766      657600
 5767              	.LASF387:
 5768 1e05 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5768      74635F74 
 5768      6370776D 
 5768      5F636F75 
 5768      6E746572 
 5769              	.LASF345:
 5770 1e23 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 5770      625F7363 
 5770      625F7370 
 5770      695F6861 
 5770      6E646C65 
 5771              	.LASF236:
 5772 1e41 6770696F 		.ascii	"gpioVersion\000"
 5772      56657273 
 5772      696F6E00 
 5773              	.LASF291:
 5774 1e4d 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 5774      50727443 
 5774      66675369 
 5774      6F4F6666 
 5774      73657400 
 5775              	.LASF399:
 5776 1e61 626D6931 		.ascii	"bmi160_read_fptr_t\000"
 5776      36305F72 
 5776      6561645F 
 5776      66707472 
 5776      5F7400
 5777              	.LASF470:
 5778 1e74 78517565 		.ascii	"xQueueGiveFromISR\000"
 5778      75654769 
 5778      76654672 
 5778      6F6D4953 
 5778      5200
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 192


 5779              	.LASF75:
 5780 1e86 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5780      735F696E 
 5780      74657272 
 5780      75707473 
 5780      5F647730 
 5781              	.LASF36:
 5782 1ea3 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5782      735F696E 
 5782      74657272 
 5782      75707473 
 5782      5F697063 
 5783              	.LASF104:
 5784 1ebf 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 5784      6D5F305F 
 5784      696E7465 
 5784      72727570 
 5784      74735F34 
 5785              	.LASF12:
 5786 1ed9 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 5786      5F696E74 
 5786      65727275 
 5786      7074735F 
 5786      6770696F 
 5787              	.LASF126:
 5788 1ef5 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5788      6D5F315F 
 5788      696E7465 
 5788      72727570 
 5788      74735F31 
 5789              	.LASF498:
 5790 1f10 5F5F656E 		.ascii	"__enable_irq\000"
 5790      61626C65 
 5790      5F697271 
 5790      00
 5791              	.LASF481:
 5792 1f1d 48656172 		.ascii	"HeartRate\000"
 5792      74526174 
 5792      6500
 5793              	.LASF54:
 5794 1f27 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 5794      335F696E 
 5794      74657272 
 5794      7570745F 
 5794      4952516E 
 5795              	.LASF397:
 5796 1f3c 4E4F5F54 		.ascii	"NO_TOUCH\000"
 5796      4F554348 
 5796      00
 5797              	.LASF68:
 5798 1f45 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5798      735F696E 
 5798      74657272 
 5798      75707473 
 5798      5F647730 
 5799              	.LASF142:
 5800 1f61 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 193


 5800      696E7465 
 5800      72727570 
 5800      74735F31 
 5800      305F4952 
 5801              	.LASF26:
 5802 1f78 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5802      5F696E74 
 5802      65727275 
 5802      70745F76 
 5802      64645F49 
 5803              	.LASF111:
 5804 1f90 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5804      6D5F315F 
 5804      696E7465 
 5804      72727570 
 5804      74735F33 
 5805              	.LASF372:
 5806 1faa 636F6D70 		.ascii	"compareOrCapture\000"
 5806      6172654F 
 5806      72436170 
 5806      74757265 
 5806      00
 5807              	.LASF335:
 5808 1fbb 736C6176 		.ascii	"slaveTxBuffer\000"
 5808      65547842 
 5808      75666665 
 5808      7200
 5809              	.LASF171:
 5810 1fc9 6C6F6E67 		.ascii	"long long int\000"
 5810      206C6F6E 
 5810      6720696E 
 5810      7400
 5811              	.LASF418:
 5812 1fd7 6669666F 		.ascii	"fifo_header_enable\000"
 5812      5F686561 
 5812      6465725F 
 5812      656E6162 
 5812      6C6500
 5813              	.LASF179:
 5814 1fea 75696E74 		.ascii	"uint32_t\000"
 5814      33325F74 
 5814      00
 5815              	.LASF440:
 5816 1ff3 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5816      49435F43 
 5816      6C656172 
 5816      50656E64 
 5816      696E6749 
 5817              	.LASF415:
 5818 200a 626D6931 		.ascii	"bmi160_fifo_frame\000"
 5818      36305F66 
 5818      69666F5F 
 5818      6672616D 
 5818      6500
 5819              	.LASF453:
 5820 201c 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 5820      6F6E5F49 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 194


 5820      53525F63 
 5820      666700
 5821              	.LASF327:
 5822 202b 6D617374 		.ascii	"masterPause\000"
 5822      65725061 
 5822      75736500 
 5823              	.LASF83:
 5824 2037 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 5824      735F696E 
 5824      74657272 
 5824      75707473 
 5824      5F647731 
 5825              	.LASF417:
 5826 2053 6669666F 		.ascii	"fifo_time_enable\000"
 5826      5F74696D 
 5826      655F656E 
 5826      61626C65 
 5826      00
 5827              	.LASF328:
 5828 2064 6D617374 		.ascii	"masterRdDir\000"
 5828      65725264 
 5828      44697200 
 5829              	.LASF319:
 5830 2070 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 5830      43425F49 
 5830      32435F4E 
 5830      414B00
 5831              	.LASF271:
 5832 207f 64774368 		.ascii	"dwChCtlPrioPos\000"
 5832      43746C50 
 5832      72696F50 
 5832      6F7300
 5833              	.LASF230:
 5834 208e 69706342 		.ascii	"ipcBase\000"
 5834      61736500 
 5835              	.LASF88:
 5836 2096 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5836      735F696E 
 5836      74657272 
 5836      75707473 
 5836      5F647731 
 5837              	.LASF384:
 5838 20b3 73746F70 		.ascii	"stopInput\000"
 5838      496E7075 
 5838      7400
 5839              	.LASF166:
 5840 20bd 73686F72 		.ascii	"short unsigned int\000"
 5840      7420756E 
 5840      7369676E 
 5840      65642069 
 5840      6E7400
 5841              	.LASF61:
 5842 20d0 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 5842      735F696E 
 5842      74657272 
 5842      75707473 
 5842      5F647730 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 195


 5843              	.LASF443:
 5844 20ec 62617365 		.ascii	"base\000"
 5844      00
 5845              	.LASF341:
 5846 20f1 736C6176 		.ascii	"slaveRxBufferIdx\000"
 5846      65527842 
 5846      75666665 
 5846      72496478 
 5846      00
 5847              	.LASF455:
 5848 2102 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 5848      494E4B5F 
 5848      54696D65 
 5848      725F636F 
 5848      6E666967 
 5849              	.LASF35:
 5850 2117 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5850      735F696E 
 5850      74657272 
 5850      75707473 
 5850      5F697063 
 5851              	.LASF401:
 5852 2133 626D6931 		.ascii	"bmi160_delay_fptr_t\000"
 5852      36305F64 
 5852      656C6179 
 5852      5F667074 
 5852      725F7400 
 5853              	.LASF282:
 5854 2147 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 5854      44697643 
 5854      6D645061 
 5854      54797065 
 5854      53656C50 
 5855              	.LASF136:
 5856 215e 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 5856      696E7465 
 5856      72727570 
 5856      74735F34 
 5856      5F495251 
 5857              	.LASF11:
 5858 2174 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5858      5F696E74 
 5858      65727275 
 5858      7074735F 
 5858      6770696F 
 5859              	.LASF306:
 5860 2190 69706353 		.ascii	"ipcStructSize\000"
 5860      74727563 
 5860      7453697A 
 5860      6500
 5861              	.LASF322:
 5862 219e 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 5862      625F7363 
 5862      625F6932 
 5862      635F6861 
 5862      6E646C65 
 5863              	.LASF395:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 196


 5864 21ba 42555454 		.ascii	"BUTTON1_TOUCHED\000"
 5864      4F4E315F 
 5864      544F5543 
 5864      48454400 
 5865              	.LASF167:
 5866 21ca 5F5F696E 		.ascii	"__int32_t\000"
 5866      7433325F 
 5866      7400
 5867              	.LASF98:
 5868 21d4 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5868      735F696E 
 5868      74657272 
 5868      75707473 
 5868      5F636D34 
 5869              	.LASF76:
 5870 21f4 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 5870      735F696E 
 5870      74657272 
 5870      75707473 
 5870      5F647731 
 5871              	.LASF488:
 5872 2210 43795F53 		.ascii	"Cy_SysInt_Init\000"
 5872      7973496E 
 5872      745F496E 
 5872      697400
 5873              	.LASF380:
 5874 221f 72656C6F 		.ascii	"reloadInput\000"
 5874      6164496E 
 5874      70757400 
 5875              	.LASF233:
 5876 222b 63727970 		.ascii	"cryptoVersion\000"
 5876      746F5665 
 5876      7273696F 
 5876      6E00
 5877              	.LASF180:
 5878 2239 49534552 		.ascii	"ISER\000"
 5878      00
 5879              	.LASF50:
 5880 223e 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5880      735F696E 
 5880      74657272 
 5880      75707473 
 5880      5F697063 
 5881              	.LASF364:
 5882 225b 72785269 		.ascii	"rxRingBufTail\000"
 5882      6E674275 
 5882      66546169 
 5882      6C00
 5883              	.LASF31:
 5884 2269 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5884      5F696E74 
 5884      65727275 
 5884      70745F62 
 5884      61636B75 
 5885              	.LASF2:
 5886 2284 48617264 		.ascii	"HardFault_IRQn\000"
 5886      4661756C 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 197


 5886      745F4952 
 5886      516E00
 5887              	.LASF496:
 5888 2293 626D6931 		.ascii	"bmi160_int_status\000"
 5888      36305F69 
 5888      6E745F73 
 5888      74617475 
 5888      7300
 5889              	.LASF129:
 5890 22a5 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 5890      6D5F315F 
 5890      696E7465 
 5890      72727570 
 5890      74735F32 
 5891              	.LASF361:
 5892 22c0 72785269 		.ascii	"rxRingBuf\000"
 5892      6E674275 
 5892      6600
 5893              	.LASF346:
 5894 22ca 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 5894      74635F73 
 5894      63625F69 
 5894      32635F63 
 5894      6F6E7465 
 5895              	.LASF402:
 5896 22e1 64617461 		.ascii	"data\000"
 5896      00
 5897              	.LASF466:
 5898 22e6 746F7563 		.ascii	"touchDataQ\000"
 5898      68446174 
 5898      615100
 5899              	.LASF382:
 5900 22f1 73746172 		.ascii	"startInput\000"
 5900      74496E70 
 5900      757400
 5901              	.LASF461:
 5902 22fc 696E6465 		.ascii	"indexBuffer\000"
 5902      78427566 
 5902      66657200 
 5903              	.LASF264:
 5904 2308 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 5904      6843746C 
 5904      4D61696E 
 5904      57733046 
 5904      72657100 
 5905              	.LASF237:
 5906 231c 6873696F 		.ascii	"hsiomVersion\000"
 5906      6D566572 
 5906      73696F6E 
 5906      00
 5907              	.LASF467:
 5908 2329 626D6931 		.ascii	"bmi160Status\000"
 5908      36305374 
 5908      61747573 
 5908      00
 5909              	.LASF457:
 5910 2336 4932435F 		.ascii	"I2C_MAX_context\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccQCeVzn.s 			page 198


 5910      4D41585F 
 5910      636F6E74 
 5910      65787400 
 5911              	.LASF269:
 5912 2346 64774368 		.ascii	"dwChOffset\000"
 5912      4F666673 
 5912      657400
 5913              	.LASF471:
 5914 2351 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 5914      79734C69 
 5914      625F4465 
 5914      6C617900 
 5915              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
