---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/namespaces/llvm/ppcisd
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - namespace

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `PPCISD` Namespace Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Definition

<CodeBlock>namespace llvm::PPCISD &#123; ... &#125;</CodeBlock>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>: unsigned &#123; <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19">...</a> &#125;</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Enumerations

### enum  {#ad1c32e5bb1cb213fb836bc3d221e4f19}

<MemberDefinition
  prototype="enum llvm::PPCISD::NodeType : unsigned">

<EnumerationList title="Enumeration values">

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36" />
<EnumerationListItem name="FIRST_NUMBER">
 (= ISD::BUILTIN&#95;OP&#95;END)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a" />
<EnumerationListItem name="FSEL">
FSEL - Traditional three-operand fsel node
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a9ff59d0440e169de36176333f9905ec7" />
<EnumerationListItem name="XSMAXC">
XSMAXC&#91;DQ&#93;P, XSMINC&#91;DQ&#93;P - C-type min/max instructions
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa92d1e6695bd2774d420cfbf25f381b5" />
<EnumerationListItem name="XSMINC">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892" />
<EnumerationListItem name="FCFID">
FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP representation of the integer that was temporarily in the f64 operand
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d" />
<EnumerationListItem name="FCFIDU">
Newer FCFID&#91;US&#93; integer-to-floating-point conversion instructions for unsigned integers and single-precision outputs
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962" />
<EnumerationListItem name="FCFIDS">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090" />
<EnumerationListItem name="FCFIDUS">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b" />
<EnumerationListItem name="FCTIDZ">
FCTI&#91;D,W&#93;Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value containing the integer representation of that FP value
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec" />
<EnumerationListItem name="FCTIWZ">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331" />
<EnumerationListItem name="FCTIDUZ">
Newer FCTI&#91;D,W&#93;UZ floating-point-to-integer conversion instructions for unsigned integers with round toward zero
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9" />
<EnumerationListItem name="FCTIWUZ">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3" />
<EnumerationListItem name="VEXTS">
VEXTS, ByteWidth - takes an input in VSFRC and produces an output in VSFRC that is sign-extended from ByteWidth to a 64-byte integer
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9" />
<EnumerationListItem name="FRE">
Reciprocal estimate instructions (unary FP ops)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030" />
<EnumerationListItem name="FRSQRTE">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac92e8ccc748c33e78a958b4a590abf42" />
<EnumerationListItem name="FTSQRT">
Test instruction for software square root
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a0742f4312740e5a3d92ed2dfbadc3572" />
<EnumerationListItem name="FSQRT">
Square root instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd" />
<EnumerationListItem name="VPERM">
VPERM - The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> VPERM <a href="/docs/api/classes/llvm/instruction">Instruction</a>
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22" />
<EnumerationListItem name="XXSPLT">
XXSPLT - The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> VSX splat instructions
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac0436a181d9ba4cb7067186d26e52f56" />
<EnumerationListItem name="XXSPLTI_SP_TO_DP">
XXSPLTI&#95;SP&#95;TO&#95;DP - The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> VSX splat instructions for immediates for converting immediate single precision numbers to double precision vector or scalar
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a31d181189194ec87162affcc5e92b150" />
<EnumerationListItem name="XXSPLTI32DX">
XXSPLTI32DX - The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> XXSPLTI32DX instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03" />
<EnumerationListItem name="VECINSERT">
VECINSERT - The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> vector insert instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f" />
<EnumerationListItem name="VECSHL">
VECSHL - The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> vector shift left instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93" />
<EnumerationListItem name="XXPERMDI">
XXPERMDI - The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> XXPERMDI instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ab8bc34e0a04f9698bc188b3d75488d38" />
<EnumerationListItem name="XXPERM">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d" />
<EnumerationListItem name="CMPB">
The CMPB instruction (takes two operands of i32 or i64)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de" />
<EnumerationListItem name="Hi">
Hi/Lo - These represent the high and low 16-bit parts of a global address respectively
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb" />
<EnumerationListItem name="Lo">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54" />
<EnumerationListItem name="DYNALLOC">
The following two target-specific nodes are used for calls through function pointers in the 64-bit SVR4 ABI
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682" />
<EnumerationListItem name="DYNAREAOFFSET">
This instruction is lowered in <a href="/docs/api/classes/llvm/ppcregisterinfo/#a91da910cd583aea849621cbf8147fe28">PPCRegisterInfo::eliminateFrameIndex</a> to compute an offset from native SP to the address of the most recent dynamic alloca
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a93beacf6ed2253988c2898d81ff02a48" />
<EnumerationListItem name="PROBED_ALLOCA">
To avoid stack clash, allocation is performed by block and each block is probed
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d" />
<EnumerationListItem name="GlobalBaseReg">
The result of the mflr at function entry, used for PIC code
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522" />
<EnumerationListItem name="SRL">
These nodes represent <a href="/docs/api/namespaces/llvm/ppc">PPC</a> shifts
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62" />
<EnumerationListItem name="SRA">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4" />
<EnumerationListItem name="SHL">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a24c65ae2b770c0b178a4c2458586b058" />
<EnumerationListItem name="FNMSUB">
FNMSUB - Negated multiply-subtract instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3" />
<EnumerationListItem name="EXTSWSLI">
EXTSWSLI = The <a href="/docs/api/namespaces/llvm/ppc">PPC</a> extswsli instruction, which does an extend-sign word and shift left immediate
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c" />
<EnumerationListItem name="SRA_ADDZE">
The combination of sra&#91;wd&#93;i and addze used to implemented signed integer division by a power of 2
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c" />
<EnumerationListItem name="CALL">
CALL - A direct function call
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e" />
<EnumerationListItem name="CALL_NOP">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ab9d1ecf80764a45e6761396dfb71efdb" />
<EnumerationListItem name="CALL_NOTOC">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f" />
<EnumerationListItem name="MTCTR">
CHAIN,FLAG = <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR(VAL, CHAIN&#91;, INFLAG&#93;)</a> - Directly corresponds to a MTCTR instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e" />
<EnumerationListItem name="BCTRL">
CHAIN,FLAG = <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL(CHAIN, INFLAG)</a> - Directly corresponds to a BCTRL instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca" />
<EnumerationListItem name="BCTRL_LOAD_TOC">
CHAIN,FLAG = <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL(CHAIN, ADDR, INFLAG)</a> - The combination of a bctrl instruction and the TOC reload required on 64-bit <a href="/docs/api/namespaces/llvm/elf">ELF</a>, 32-bit AIX and 64-bit AIX
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a0ca86fac87a16ac9aa26f6ab3625a5aa" />
<EnumerationListItem name="CALL_RM">
The variants that implicitly define rounding mode for calls with strictfp semantics
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a0a587e32cccf298ed32dfcefa59d08d9" />
<EnumerationListItem name="CALL_NOP_RM">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a01495b70fc5bd028897c0b297fa2438f" />
<EnumerationListItem name="CALL_NOTOC_RM">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c" />
<EnumerationListItem name="BCTRL_RM">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a8733bcf440af126f3cd4df36ec026da6" />
<EnumerationListItem name="BCTRL_LOAD_TOC_RM">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a48f471d5b31fefcebe7a7be442b7e27e" />
<EnumerationListItem name="RET_GLUE">
Return with a glue operand, matched by &#39;blr&#39;
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f" />
<EnumerationListItem name="MFOCRF">
R32 = <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">MFOCRF(CRREG, INFLAG)</a> - Represents the MFOCRF instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a" />
<EnumerationListItem name="MFVSR">
Direct move from a VSX register to a GPR
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003" />
<EnumerationListItem name="MTVSRA">
Direct move from a GPR to a VSX register (algebraic)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45" />
<EnumerationListItem name="MTVSRZ">
Direct move from a GPR to a VSX register (zero)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439" />
<EnumerationListItem name="BUILD_FP128">
Direct move of 2 consecutive GPR to a VSX register
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16" />
<EnumerationListItem name="BUILD_SPE64">
BUILD&#95;SPE64 and EXTRACT&#95;SPE are analogous to BUILD&#95;PAIR and EXTRACT&#95;ELEMENT but take f64 arguments instead of i64, as i64 is unsupported for this target
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f" />
<EnumerationListItem name="EXTRACT_SPE">
Extract SPE register component, second argument is high or low
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4" />
<EnumerationListItem name="SINT_VEC_TO_FP">
Extract a subvector from signed integer vector and convert to FP
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2" />
<EnumerationListItem name="UINT_VEC_TO_FP">
Extract a subvector from unsigned integer vector and convert to FP
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a4b53fee9c411b207317f688e141e9128" />
<EnumerationListItem name="SCALAR_TO_VECTOR_PERMUTED">
PowerPC instructions that have SCALAR&#95;TO&#95;VECTOR semantics tend to place the value into the least significant element of the most significant doubleword in the vector
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba" />
<EnumerationListItem name="ANDI_rec_1_EQ_BIT">
i1 = ANDI&#95;rec&#95;1&#95;&#91;EQ|GT&#93;&#95;BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after executing andi
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7" />
<EnumerationListItem name="ANDI_rec_1_GT_BIT">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a" />
<EnumerationListItem name="READ_TIME_BASE">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21" />
<EnumerationListItem name="EH_SJLJ_SETJMP">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd" />
<EnumerationListItem name="EH_SJLJ_LONGJMP">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60" />
<EnumerationListItem name="VCMP">
RESVEC = <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">VCMP(LHS, RHS, OPC)</a> - Represents one of the altivec VCMP&#42; instructions
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108" />
<EnumerationListItem name="VCMP_rec">
RESVEC, OUTFLAG = <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108">VCMP&#95;rec(LHS, RHS, OPC)</a> - Represents one of the altivec VCMP&#42;&#95;rec instructions
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613" />
<EnumerationListItem name="COND_BRANCH">
CHAIN = COND&#95;BRANCH CHAIN, CRRC, OPC, DESTBB &#91;, INFLAG&#93; - This corresponds to the COND&#95;BRANCH pseudo instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8" />
<EnumerationListItem name="BDNZ">
CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800" />
<EnumerationListItem name="BDZ">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2" />
<EnumerationListItem name="FADDRTZ">
F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25" />
<EnumerationListItem name="MFFS">
F8RC = MFFS - This moves the FPSCR (not modeled) into the register
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06" />
<EnumerationListItem name="TC_RETURN">
TC&#95;RETURN - A tail call return
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81" />
<EnumerationListItem name="CR6SET">
ch, gl = CR6&#91;UN&#93;SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181" />
<EnumerationListItem name="CR6UNSET">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add" />
<EnumerationListItem name="PPC32_GOT">
GPRC = address of <em>GLOBAL&#95;OFFSET&#95;TABLE</em>
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c" />
<EnumerationListItem name="PPC32_PICGOT">
GPRC = address of <em>GLOBAL&#95;OFFSET&#95;TABLE</em>
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29" />
<EnumerationListItem name="ADDIS_GOT_TPREL_HA">
G8RC = ADDIS&#95;GOT&#95;TPREL&#95;HA x2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruction that adds the GOT base to sym@got@tprel@ha
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026" />
<EnumerationListItem name="LD_GOT_TPREL_L">
G8RC = LD&#95;GOT&#95;TPREL&#95;L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction with base register G8RReg and offset sym@got@tprel@l
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f" />
<EnumerationListItem name="ADD_TLS">
G8RC = ADD&#95;TLS G8RReg, Symbol - Can be used by the initial-exec and local-exec TLS models, produces an ADD instruction that adds the contents of G8RReg to the thread pointer
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162" />
<EnumerationListItem name="ADDIS_TLSGD_HA">
G8RC = ADDIS&#95;TLSGD&#95;HA x2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsgd@ha
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692" />
<EnumerationListItem name="ADDI_TLSGD_L">
x3 = ADDI&#95;TLSGD&#95;L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsgd@l and stores the result in X3
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422" />
<EnumerationListItem name="GET_TLS_ADDR">
x3 = GET&#95;TLS&#95;ADDR x3, Symbol - For the general-dynamic TLS model, produces a call to &#95;&#95;tls&#95;get&#95;addr(sym@tlsgd)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ae427b9b3788c953b56cebb1dfc0e61fc" />
<EnumerationListItem name="GET_TPOINTER">
x3 = GET&#95;TPOINTER - Used for the local- and initial-exec TLS model on 32-bit AIX, produces a call to .&#95;&#95;get&#95;tpointer to retrieve the thread pointer
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca" />
<EnumerationListItem name="ADDI_TLSGD_L_ADDR">
G8RC = ADDI&#95;TLSGD&#95;L&#95;ADDR G8RReg, Symbol, Symbol - <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> that combines ADDI&#95;TLSGD&#95;L and GET&#95;TLS&#95;ADDR until expansion following register assignment
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19addcc7a7066b3355e80163ae36bdac00e" />
<EnumerationListItem name="TLSGD_AIX">
GPRC = TLSGD&#95;AIX, TOC&#95;ENTRY, TOC&#95;ENTRY G8RC = TLSGD&#95;AIX, TOC&#95;ENTRY, TOC&#95;ENTRY <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> that combines two register copies of TOC entries (region handle into R3 and variable offset into R4) followed by a GET&#95;TLS&#95;ADDR node which will be expanded to a call to .&#95;&#95;tls&#95;get&#95;addr
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a8862af7d0d03a2e2689a8ea634913d96" />
<EnumerationListItem name="GET_TLS_MOD_AIX">
x3 = GET&#95;TLS&#95;MOD&#95;AIX &#95;$TLSML - For the AIX local-dynamic TLS model, produces a call to .&#95;&#95;tls&#95;get&#95;mod(&#95;$TLSML@ml)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a09ab315581c1b578f529f618351ee400" />
<EnumerationListItem name="TLSLD_AIX">
&#91;GP|G8&#93;RC = TLSLD&#95;AIX, <a href="#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">TOC&#95;ENTRY(module handle)</a> <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> that requires a single input of the module handle TOC entry in R3, and generates a GET&#95;TLS&#95;MOD&#95;AIX node which will be expanded into a call to .&#95;&#95;tls&#95;get&#95;mod
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea" />
<EnumerationListItem name="ADDIS_TLSLD_HA">
G8RC = ADDIS&#95;TLSLD&#95;HA x2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsld@ha
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431" />
<EnumerationListItem name="ADDI_TLSLD_L">
x3 = ADDI&#95;TLSLD&#95;L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsld@l and stores the result in X3
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379" />
<EnumerationListItem name="GET_TLSLD_ADDR">
x3 = GET&#95;TLSLD&#95;ADDR x3, Symbol - For the local-dynamic TLS model, produces a call to &#95;&#95;tls&#95;get&#95;addr(sym@tlsld)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42" />
<EnumerationListItem name="ADDI_TLSLD_L_ADDR">
G8RC = ADDI&#95;TLSLD&#95;L&#95;ADDR G8RReg, Symbol, Symbol - <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> that combines ADDI&#95;TLSLD&#95;L and GET&#95;TLSLD&#95;ADDR until expansion following register assignment
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34" />
<EnumerationListItem name="ADDIS_DTPREL_HA">
G8RC = ADDIS&#95;DTPREL&#95;HA x3, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds X3 to sym@dtprel@ha
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc" />
<EnumerationListItem name="ADDI_DTPREL_L">
G8RC = ADDI&#95;DTPREL&#95;L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@dtprel@l
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ab0724ba8c987cd526c269d09bb5b2bf7" />
<EnumerationListItem name="PADDI_DTPREL">
G8RC = PADDI&#95;DTPREL x3, Symbol - For the pc-rel based local-dynamic TLS model, produces a PADDI8 instruction that adds X3 to sym@dtprel
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a" />
<EnumerationListItem name="VADD_SPLAT">
VRRC = VADD&#95;SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimize a BUILD&#95;VECTOR into operations on splats
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62" />
<EnumerationListItem name="SC">
CHAIN = SC CHAIN, Imm128 - System call
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0" />
<EnumerationListItem name="CLRBHRB">
CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c" />
<EnumerationListItem name="MFBHRBE">
GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch history rolling buffer entry
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333" />
<EnumerationListItem name="RFEBB">
CHAIN = RFEBB CHAIN, State - Return from event-based branch
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49" />
<EnumerationListItem name="XXSWAPD">
VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little endian
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976" />
<EnumerationListItem name="SWAP_NO_CHAIN">
An <a href="/docs/api/classes/llvm/sdnode">SDNode</a> for swaps that are not associated with any loads/stores and thereby have no chain
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0" />
<EnumerationListItem name="FP_EXTEND_HALF">
<a href="#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">FP&#95;EXTEND&#95;HALF(VECTOR, IDX)</a> - Custom extend upper (IDX=0) half or lower (IDX=1) half of v4f32 to v2f64
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3" />
<EnumerationListItem name="MAT_PCREL_ADDR">
MAT&#95;PCREL&#95;ADDR = Materialize a PC Relative address
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19af5d482f504e4591346e162e5cf33faaa" />
<EnumerationListItem name="TLS_DYNAMIC_MAT_PCREL_ADDR">
TLS&#95;DYNAMIC&#95;MAT&#95;PCREL&#95;ADDR = Materialize a PC Relative address for TLS global address when using dynamic access models
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ab46d5355de307e34ab21c677c7c7c7db" />
<EnumerationListItem name="TLS_LOCAL_EXEC_MAT_ADDR">
TLS&#95;LOCAL&#95;EXEC&#95;MAT&#95;ADDR = Materialize an address for TLS global address when using local exec access models, and when prefixed instructions are available
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a9d22d6055af16a92989e3413db5c61e4" />
<EnumerationListItem name="ACC_BUILD">
ACC&#95;BUILD = Build an accumulator register from 4 VSX registers
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac677b8b728cb9be271ba1e5c69c4a323" />
<EnumerationListItem name="PAIR_BUILD">
PAIR&#95;BUILD = Build a vector pair register from 2 VSX registers
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a4d78018aab544301aaa95d949c194cb3" />
<EnumerationListItem name="EXTRACT_VSX_REG">
EXTRACT&#95;VSX&#95;REG = Extract one of the underlying vsx registers of an accumulator or pair register
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a93f8e78c9b32393c5190960b84dc3a57" />
<EnumerationListItem name="XXMFACC">
XXMFACC = This corresponds to the xxmfacc instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a173a769349d6fff3afc4ad6b38e24664" />
<EnumerationListItem name="FIRST_STRICTFP_OPCODE">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad00a593b7d71618f307d171781f5558d" />
<EnumerationListItem name="STRICT_FCTIDZ">
 (= FIRST&#95;STRICTFP&#95;OPCODE)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a8a852db39a510adbbbadbbdede7aa648" />
<EnumerationListItem name="STRICT_FCTIWZ">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a8a5acab2f34e1b806efaa3ee64c5a3aa" />
<EnumerationListItem name="STRICT_FCTIDUZ">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a553b2f3eaf318b2455673f16cb396baf" />
<EnumerationListItem name="STRICT_FCTIWUZ">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a07c87149008709f85754a38b4f22adaf" />
<EnumerationListItem name="STRICT_FCFID">
Constrained integer-to-floating-point conversion instructions
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a72a662f3bbd13bf94bf0262ac1d4e868" />
<EnumerationListItem name="STRICT_FCFIDU">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a746850a5fa94a4ce3e8071b6219121f6" />
<EnumerationListItem name="STRICT_FCFIDS">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ab58ea28e66ebad19b7718055fc998f08" />
<EnumerationListItem name="STRICT_FCFIDUS">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ac81afec4bdfa40303000449f212d7ac3" />
<EnumerationListItem name="STRICT_FADDRTZ">
Constrained floating point add in round-to-zero mode
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aeaba78fa9a092ab99b5e2dd09d12d6d0" />
<EnumerationListItem name="LAST_STRICTFP_OPCODE">
 (= STRICT&#95;FADDRTZ)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a8979933cc5b3ebf6a3f6a322dfe1330c" />
<EnumerationListItem name="SETBC">
SETBC - The ISA 3.1 (P10) SETBC instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a9855b472ab773e21bafb60ffca9d4cec" />
<EnumerationListItem name="SETBCR">
SETBCR - The ISA 3.1 (P10) SETBCR instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a48ab1a753603bbb6ce3eac231a498184" />
<EnumerationListItem name="FIRST_MEMORY_OPCODE">
CHAIN = STBRX CHAIN, GPRC, Ptr, <a href="/docs/api/classes/llvm/type">Type</a> - This is a byte-swapping store instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0" />
<EnumerationListItem name="STBRX">
 (= FIRST&#95;MEMORY&#95;OPCODE)
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599" />
<EnumerationListItem name="LBRX">
GPRC, CHAIN = LBRX CHAIN, Ptr, <a href="/docs/api/classes/llvm/type">Type</a> - This is a byte-swapping load instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315" />
<EnumerationListItem name="STFIWX">
STFIWX - The STFIWX instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8" />
<EnumerationListItem name="LFIWAX">
GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit integer value into the destination 64-bit register
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9" />
<EnumerationListItem name="LFIWZX">
GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit integer value into the destination 64-bit register
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d" />
<EnumerationListItem name="LXSIZX">
GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an integer smaller than 64 bits into a VSR
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4" />
<EnumerationListItem name="STXSIX">
STXSIX - The STXSI&#91;bh&#93;X instruction
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f" />
<EnumerationListItem name="LXVD2X">
VSRC, CHAIN = LXVD2X&#95;LE CHAIN, Ptr - Occurs only for little endian
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ae507654c72e23edbb1c74349cb5cfe33" />
<EnumerationListItem name="LXVRZX">
LXVRZX - Load VSX Vector Rightmost and Zero Extend This node represents v1i128 BUILD&#95;VECTOR of a zero extending load instruction from &lt;byte, halfword, word, or doubleword&gt; to i128
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818" />
<EnumerationListItem name="LOAD_VEC_BE">
VSRC, CHAIN = LOAD&#95;VEC&#95;BE CHAIN, Ptr - Occurs only for little endian
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395" />
<EnumerationListItem name="LD_VSX_LH">
VSRC, CHAIN = LD&#95;VSX&#95;LH CHAIN, Ptr - This is a floating-point load of a v2f32 value into the lower half of a VSR register
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23" />
<EnumerationListItem name="LD_SPLAT">
VSRC, CHAIN = LD&#95;SPLAT, CHAIN, Ptr - a splatting load memory instructions such as LXVDSX, LXVWSX
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad423fc6dce425d3b017dea23db96a20b" />
<EnumerationListItem name="ZEXT_LD_SPLAT">
VSRC, CHAIN = ZEXT&#95;LD&#95;SPLAT, CHAIN, Ptr - a splatting load memory that zero-extends
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a01e7f48b2ccc0aed9c6f66314b23af32" />
<EnumerationListItem name="SEXT_LD_SPLAT">
VSRC, CHAIN = SEXT&#95;LD&#95;SPLAT, CHAIN, Ptr - a splatting load memory that sign-extends
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a" />
<EnumerationListItem name="STXVD2X">
CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453" />
<EnumerationListItem name="STORE_VEC_BE">
CHAIN = STORE&#95;VEC&#95;BE CHAIN, VSRC, Ptr - Occurs only for little endian
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756" />
<EnumerationListItem name="ST_VSR_SCAL_INT">
Store scalar integers from VSR
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2" />
<EnumerationListItem name="ATOMIC_CMP_SWAP_8">
ATOMIC&#95;CMP&#95;SWAP - the exact same as the target-independent nodes except they ensure that the compare input is zero-extended for sub-word versions because the atomic loads zero-extend
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832" />
<EnumerationListItem name="ATOMIC_CMP_SWAP_16">

</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a3b16216732bca028b1c75cf3d662966a" />
<EnumerationListItem name="STORE_COND">
CHAIN,Glue = STORE&#95;COND CHAIN, GPR, Ptr The store conditional instruction ST&#91;BHWD&#93;ARX that produces a glue result to attach it to a conditional branch
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6" />
<EnumerationListItem name="TOC_ENTRY">
GPRC = TOC&#95;ENTRY GA, TOC Loads the entry for GA from the TOC, where the TOC base is given by the last operand
</EnumerationListItem>

<Link id="ad1c32e5bb1cb213fb836bc3d221e4f19a187ef05806bf70a33b6cefb03ecfc139" />
<EnumerationListItem name="LAST_MEMORY_OPCODE">
 (= TOC&#95;ENTRY)
</EnumerationListItem>

</EnumerationList>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h/#l00044">44</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this namespace was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/powerpc/ppcisellowering-h">PPCISelLowering.h</a></li>
</ul>

</DoxygenPage>
