/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_POWER_MT6989_POWER_H
#define _DT_BINDINGS_POWER_MT6989_POWER_H

/* GPU_EB_RPC */
#define MT6989_GPU_EB_RPC_POWER_DOMAIN_NR		0

/* SPM */
#define MT6989_POWER_DOMAIN_MD				0
#define MT6989_POWER_DOMAIN_CONN			1
#define MT6989_POWER_DOMAIN_PERI_USB0			2
#define MT6989_POWER_DOMAIN_UFS0			3
#define MT6989_POWER_DOMAIN_UFS0_PHY			4
#define MT6989_POWER_DOMAIN_PEXTP_MAC0			5
#define MT6989_POWER_DOMAIN_PEXTP_MAC1			6
#define MT6989_POWER_DOMAIN_PEXTP_PHY0			7
#define MT6989_POWER_DOMAIN_PEXTP_PHY1			8
#define MT6989_POWER_DOMAIN_AUDIO			9
#define MT6989_POWER_DOMAIN_ADSP_TOP_DORMANT		10
#define MT6989_POWER_DOMAIN_ADSP_AO			11
#define MT6989_POWER_DOMAIN_MFG0_DORMANT		12
#define MT6989_POWER_DOMAIN_MM_INFRA			13
#define MT6989_POWER_DOMAIN_CAM_VCORE			14
#define MT6989_POWER_DOMAIN_CAM_MAIN			15
#define MT6989_POWER_DOMAIN_CAM_MRAW			16
#define MT6989_POWER_DOMAIN_CAM_SUBB			17
#define MT6989_POWER_DOMAIN_CAM_SUBC			18
#define MT6989_POWER_DOMAIN_CAM_SUBA			19
#define MT6989_POWER_DOMAIN_CAM_CCU			20
#define MT6989_POWER_DOMAIN_CAM_CCU_AO			21
#define MT6989_POWER_DOMAIN_DISP_VCORE			22
#define MT6989_POWER_DOMAIN_DIS1_SHUTDOWN		23
#define MT6989_POWER_DOMAIN_OVL1_SHUTDOWN		24
#define MT6989_POWER_DOMAIN_DP_TX			25
#define MT6989_POWER_DOMAIN_DIS0_SHUTDOWN		26
#define MT6989_POWER_DOMAIN_MML0_SHUTDOWN		27
#define MT6989_POWER_DOMAIN_MML1_SHUTDOWN		28
#define MT6989_POWER_DOMAIN_OVL0_SHUTDOWN		29
#define MT6989_POWER_DOMAIN_VDE_VCORE1			30
#define MT6989_POWER_DOMAIN_VDE1			31
#define MT6989_POWER_DOMAIN_VDE_VCORE0			32
#define MT6989_POWER_DOMAIN_VDE0			33
#define MT6989_POWER_DOMAIN_VEN0			34
#define MT6989_POWER_DOMAIN_VEN1			35
#define MT6989_POWER_DOMAIN_VEN2			36
#define MT6989_POWER_DOMAIN_ISP_VCORE			37
#define MT6989_POWER_DOMAIN_ISP_MAIN			38
#define MT6989_POWER_DOMAIN_ISP_TRAW			39
#define MT6989_POWER_DOMAIN_ISP_DIP1			40
#define MT6989_POWER_DOMAIN_CSI_RX			41
#define MT6989_POWER_DOMAIN_APU				42
#define MT6989_SPM_POWER_DOMAIN_NR			43


#endif /* _DT_BINDINGS_POWER_MT6989_POWER_H */
