{
  "Top": "xillybus_wrapper",
  "RtlTop": "xillybus_wrapper",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "27210",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "xillybus_wrapper",
    "Version": "1.0",
    "DisplayName": "Xillybus_wrapper",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/xillybus_wrapper.cpp",
      "..\/hardware_approximation.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/compute_blocks.vhd",
      "impl\/vhdl\/compute_cells.vhd",
      "impl\/vhdl\/compute_cells_binbkb.vhd",
      "impl\/vhdl\/compute_gradients.vhd",
      "impl\/vhdl\/Loop_1_proc.vhd",
      "impl\/vhdl\/Loop_2_proc.vhd",
      "impl\/vhdl\/xillybus_wrapper_cud.vhd",
      "impl\/vhdl\/xillybus_wrapper_dEe.vhd",
      "impl\/vhdl\/xillybus_wrapper_eOg.vhd",
      "impl\/vhdl\/xillybus_wrapper_fYi.vhd",
      "impl\/vhdl\/xillybus_wrapper_g8j.vhd",
      "impl\/vhdl\/xillybus_wrapper_g8j_memcore.vhd",
      "impl\/vhdl\/xillybus_wrapper_hbi.vhd",
      "impl\/vhdl\/xillybus_wrapper_hbi_memcore.vhd",
      "impl\/vhdl\/xillybus_wrapper_ibs.vhd",
      "impl\/vhdl\/xillybus_wrapper_ibs_memcore.vhd",
      "impl\/vhdl\/xillybus_wrapper_jbC.vhd",
      "impl\/vhdl\/xillybus_wrapper_jbC_memcore.vhd",
      "impl\/vhdl\/xillybus_wrapper_kbM.vhd",
      "impl\/vhdl\/xillybus_wrapper_kbM_memcore.vhd",
      "impl\/vhdl\/xillybus_wrapper_lbW.vhd",
      "impl\/vhdl\/xillybus_wrapper_lbW_memcore.vhd",
      "impl\/vhdl\/xillybus_wrapper.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/compute_blocks.v",
      "impl\/verilog\/compute_cells.v",
      "impl\/verilog\/compute_cells_binbkb.v",
      "impl\/verilog\/compute_gradients.v",
      "impl\/verilog\/Loop_1_proc.v",
      "impl\/verilog\/Loop_2_proc.v",
      "impl\/verilog\/xillybus_wrapper_cud.v",
      "impl\/verilog\/xillybus_wrapper_dEe.v",
      "impl\/verilog\/xillybus_wrapper_eOg.v",
      "impl\/verilog\/xillybus_wrapper_fYi.v",
      "impl\/verilog\/xillybus_wrapper_g8j.v",
      "impl\/verilog\/xillybus_wrapper_g8j_memcore.v",
      "impl\/verilog\/xillybus_wrapper_hbi.v",
      "impl\/verilog\/xillybus_wrapper_hbi_memcore.v",
      "impl\/verilog\/xillybus_wrapper_ibs.v",
      "impl\/verilog\/xillybus_wrapper_ibs_memcore.v",
      "impl\/verilog\/xillybus_wrapper_jbC.v",
      "impl\/verilog\/xillybus_wrapper_jbC_memcore.v",
      "impl\/verilog\/xillybus_wrapper_kbM.v",
      "impl\/verilog\/xillybus_wrapper_kbM_memcore.v",
      "impl\/verilog\/xillybus_wrapper_lbW.v",
      "impl\/verilog\/xillybus_wrapper_lbW_memcore.v",
      "impl\/verilog\/xillybus_wrapper.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/xillybus_wrapper_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/xillybus_wrapper_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/xillybus_wrapper_ap_fsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/xillybus_wrapper_ap_uitofp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "xillybus_wrapper_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name xillybus_wrapper_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "xillybus_wrapper_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name xillybus_wrapper_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "xillybus_wrapper_ap_fsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name xillybus_wrapper_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "xillybus_wrapper_ap_uitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name xillybus_wrapper_ap_uitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "out_r": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "in_r_dout": {
      "dir": "in",
      "width": "32"
    },
    "in_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_read": {
      "dir": "out",
      "width": "1"
    },
    "out_r_din": {
      "dir": "out",
      "width": "32"
    },
    "out_r_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_r_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "in_r": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_r": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "xillybus_wrapper",
      "Instances": [
        {
          "ModuleName": "compute_blocks",
          "InstanceName": "compute_blocks_U0"
        },
        {
          "ModuleName": "compute_gradients",
          "InstanceName": "compute_gradients_U0"
        },
        {
          "ModuleName": "compute_cells",
          "InstanceName": "compute_cells_U0"
        },
        {
          "ModuleName": "Loop_1_proc",
          "InstanceName": "Loop_1_proc_U0"
        },
        {
          "ModuleName": "Loop_2_proc",
          "InstanceName": "Loop_2_proc_U0"
        }
      ]
    },
    "Metrics": {
      "Loop_1_proc": {
        "Latency": {
          "LatencyBest": "2177",
          "LatencyAvg": "2177",
          "LatencyWorst": "2177",
          "PipelineII": "2177",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.89"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "2176",
            "PipelineII": "",
            "PipelineDepth": "34",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "72",
          "LUT": "240",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "compute_gradients": {
        "Latency": {
          "LatencyBest": "8197",
          "LatencyAvg": "8197",
          "LatencyWorst": "8197",
          "PipelineII": "8197",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.96"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4096",
            "Latency": "8195",
            "PipelineII": "2",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "234",
          "LUT": "1146",
          "DSP48E": "0"
        }
      },
      "compute_cells": {
        "Latency": {
          "LatencyBest": "9921",
          "LatencyAvg": "9921",
          "LatencyWorst": "9921",
          "PipelineII": "9921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.51"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "9920",
            "PipelineII": "",
            "PipelineDepth": "155",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "9",
                "Latency": "9",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "64",
                "Latency": "129",
                "PipelineII": "2",
                "PipelineDepth": "4"
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "9",
                "Latency": "11",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "453",
          "LUT": "738"
        }
      },
      "compute_blocks": {
        "Latency": {
          "LatencyBest": "3382",
          "LatencyAvg": "3382",
          "LatencyWorst": "3382",
          "PipelineII": "3382",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.56"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "49",
            "Latency": "3381",
            "PipelineII": "",
            "PipelineDepth": "69",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "32",
                "PipelineII": "5",
                "PipelineDepth": "18"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "32",
          "FF": "6696",
          "LUT": "11670"
        }
      },
      "Loop_2_proc": {
        "Latency": {
          "LatencyBest": "3529",
          "LatencyAvg": "3529",
          "LatencyWorst": "3529",
          "PipelineII": "3529",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.89"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1764",
            "Latency": "3528",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "26",
          "LUT": "76",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "xillybus_wrapper": {
        "Latency": {
          "LatencyBest": "27210",
          "LatencyAvg": "27210",
          "LatencyWorst": "27210",
          "PipelineII": "9922",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.56"
        },
        "Area": {
          "BRAM_18K": "19",
          "DSP48E": "35",
          "FF": "7486",
          "LUT": "13930"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-05-18 16:31:22 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
