# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/Projects/test {D:/intelFPGA_lite/Projects/test/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:31:36 on Mar 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/Projects/test" D:/intelFPGA_lite/Projects/test/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 15:31:36 on Mar 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test
# vsim work.test 
# Start time: 15:31:39 on Mar 27,2020
# Loading work.test
add wave -position insertpoint  \
sim:/test/a \
sim:/test/clk \
sim:/test/i \
sim:/test/left \
sim:/test/num \
sim:/test/q \
sim:/test/r \
sim:/test/right \
sim:/test/rst \
sim:/test/sqrt
force -freeze sim:/test/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/test/num 100 0
force -freeze sim:/test/rst 1 0
run
force -freeze sim:/test/rst St0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 17:03:25 on Mar 27,2020, Elapsed time: 1:31:46
# Errors: 0, Warnings: 0
