============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 22 2025  06:46:07 pm
  Module:                 otbn_alu_bignum
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                     Instance                                       Module                   Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------------------------------------------------------------------------------
otbn_alu_bignum                                                                                   37191  66710.848 33873.683   100584.531 
  g_kmac_digest_words[0].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11012                    77    161.663    37.586      199.249 
  g_kmac_digest_words[1].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11011                    77    161.663    37.586      199.249 
  g_kmac_digest_words[2].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11010                    77    161.663    37.586      199.249 
  g_kmac_digest_words[3].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11009                    77    161.663    37.586      199.249 
  g_kmac_digest_words[4].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11008                    77    161.663    37.586      199.249 
  g_kmac_digest_words[5].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11007                    77    161.663    37.586      199.249 
  g_kmac_digest_words[6].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11006                    77    161.663    37.586      199.249 
  g_kmac_digest_words[7].i_kmac_digest_secded_enc prim_secded_inv_39_32_enc_11005                    77    161.663    37.586      199.249 
  g_kmac_msg_words[0].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11020                    76    159.564    37.330      196.894 
  g_kmac_msg_words[1].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11019                    77    161.663    37.586      199.249 
  g_kmac_msg_words[2].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11018                    77    161.663    37.586      199.249 
  g_kmac_msg_words[3].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11017                    77    161.663    37.586      199.249 
  g_kmac_msg_words[4].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11016                    76    159.564    37.330      196.894 
  g_kmac_msg_words[5].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11015                    77    161.663    37.586      199.249 
  g_kmac_msg_words[6].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11014                    77    161.663    37.586      199.249 
  g_kmac_msg_words[7].i_kmac_msg_secded_enc       prim_secded_inv_39_32_enc_11013                    77    161.663    37.586      199.249 
  g_mod_words[0].i_secded_enc                     prim_secded_inv_39_32_enc                          77    161.663    37.586      199.249 
  g_mod_words[1].i_secded_enc                     prim_secded_inv_39_32_enc_11028                    77    161.663    37.586      199.249 
  g_mod_words[2].i_secded_enc                     prim_secded_inv_39_32_enc_11027                    77    161.663    37.586      199.249 
  g_mod_words[3].i_secded_enc                     prim_secded_inv_39_32_enc_11026                    77    161.663    37.586      199.249 
  g_mod_words[4].i_secded_enc                     prim_secded_inv_39_32_enc_11025                    77    161.663    37.586      199.249 
  g_mod_words[5].i_secded_enc                     prim_secded_inv_39_32_enc_11024                    77    161.663    37.586      199.249 
  g_mod_words[6].i_secded_enc                     prim_secded_inv_39_32_enc_11023                    77    161.663    37.586      199.249 
  g_mod_words[7].i_secded_enc                     prim_secded_inv_39_32_enc_11022                    77    161.663    37.586      199.249 
  g_rdata_enc[0].i_secded_enc                     prim_secded_inv_39_32_enc_11004                    76    159.564    37.330      196.894 
  g_rdata_enc[1].i_secded_enc                     prim_secded_inv_39_32_enc_11003                    77    161.663    37.586      199.249 
  g_rdata_enc[2].i_secded_enc                     prim_secded_inv_39_32_enc_11002                    77    161.663    37.586      199.249 
  g_rdata_enc[3].i_secded_enc                     prim_secded_inv_39_32_enc_11001                    77    161.663    37.586      199.249 
  g_rdata_enc[4].i_secded_enc                     prim_secded_inv_39_32_enc_11000                    77    161.663    37.586      199.249 
  g_rdata_enc[5].i_secded_enc                     prim_secded_inv_39_32_enc_10999                    77    161.663    37.586      199.249 
  g_rdata_enc[6].i_secded_enc                     prim_secded_inv_39_32_enc_10998                    77    161.663    37.586      199.249 
  g_rdata_enc[7].i_secded_enc                     prim_secded_inv_39_32_enc_10997                    77    161.663    37.586      199.249 
  g_update_flag_groups[0].u_mac_z_flag_en_blanker prim_blanker_Width1                                 1      1.400     0.000        1.400 
    u_blank_and                                   prim_and2_Width1                                    1      1.400     0.000        1.400 
  g_update_flag_groups[1].u_mac_z_flag_en_blanker prim_blanker_Width1_10995                           1      1.400     0.000        1.400 
    u_blank_and                                   prim_and2_Width1_10991                              1      1.400     0.000        1.400 
  u_expected_ispr_rd_en_enc                       prim_onehot_enc_OneHotWidth13                      20     26.361    10.538       36.899 
  u_expected_ispr_wr_en_enc                       prim_onehot_enc_OneHotWidth13_10996                20     26.361    10.538       36.899 
  u_flags_q_mux_g_in_mux_outer[0].u_mux_bit_and   prim_and2_Width2                                    2      2.799     0.000        2.799 
  u_flags_q_mux_g_in_mux_outer[1].u_mux_bit_and   prim_and2_Width2_10994                              2      2.799     0.000        2.799 
  u_flags_q_mux_g_in_mux_outer[2].u_mux_bit_and   prim_and2_Width2_10993                              2      2.799     0.000        2.799 
  u_flags_q_mux_g_in_mux_outer[3].u_mux_bit_and   prim_and2_Width2_10992                              2      2.799     0.000        2.799 
  u_kmac_cfg_secded_enc                           prim_secded_inv_39_32_enc_11021                    77    161.663    37.586      199.249 
  u_kmac_msg_ctr                                  prim_count_Width12_EnableAlertTriggerSVA0         151    330.091    93.127      423.218 
    gen_cnts[0].u_cnt_flop                        prim_flop_Width12_ResetValue0                      24     81.181     5.985       87.167 
    gen_cnts[1].u_cnt_flop                        prim_flop_Width12_ResetValue4095                   24     81.181     5.985       87.167 
  u_kmac_status_secded_enc                        prim_secded_inv_39_32_enc_17                        3      6.299     0.000        6.299 
