# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../synth_data.srcs/sources_1/imports/groupProject/fullSim/fullSim.srcs/sources_1/imports/peak_detector/UART_RX_CTRL.vhd" \
"../../../../synth_data.srcs/sources_1/imports/groupProject/fullSim/fullSim.srcs/sources_1/imports/peak_detector/UART_TX_CTRL.vhd" \
"../../../../synth_data.srcs/sources_1/imports/groupProject/fullSim/fullSim.srcs/sources_1/imports/peak_detector/common_pack.vhd" \
"../../../../synth_data.srcs/sources_1/imports/groupProject/dataProcSim/dataProcSim.srcs/sources_1/new/dataConsume.vhd" \
"../../../../synth_data.srcs/sources_1/imports/groupProject/fullSim/fullSim.srcs/sources_1/imports/peak_detector/dataGen.vhd" \
"../../../../synth_data.srcs/sources_1/imports/groupProject/fullSim/fullSim.srcs/sources_1/imports/peak_detector/top.vhd" \

# Do not sort compile order
nosort
