{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683041381766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683041381766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683041382004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683041382035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683041382035 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1683041382114 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1683041382114 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1683041382114 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683041382710 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683041382726 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683041383749 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683041383749 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 76848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683041383812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 76850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683041383812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 76852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683041383812 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 76854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683041383812 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683041383812 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683041383812 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683041383812 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683041383812 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683041383812 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683041383828 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683041386566 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683041392288 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683041392288 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7.sdc " "Reading SDC File: 'lab7.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683041392492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 9 ADC_CLK_10 port " "Ignored filter at lab7.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683041392492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab7.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab7.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392492 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 11 MAX10_CLK2_50 port " "Ignored filter at lab7.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683041392492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab7.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at lab7.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392492 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab7.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683041392492 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab7.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at lab7.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392492 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392492 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 48 clk_dram_ext clock " "Ignored filter at lab7.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at lab7.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab7.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at lab7.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab7.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab7.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab7.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at lab7.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab7.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at lab7.sdc(52): Argument <to> is an empty collection" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab7.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at lab7.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1683041392508 ""}  } { { "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683041392508 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683041392587 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683041392602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|hc\[7\] lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|hc\[7\] is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683041392759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683041392759 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Node: lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[15\] lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Register lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|feedback:feedback\|health_attr_reg\[1\]\[15\] is being clocked by lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683041392759 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683041392759 "|lab7|lab7soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_control|vs"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683041392775 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683041392775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683041393105 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683041393121 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683041393121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683041393121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683041393121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683041393121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683041393121 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683041393121 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683041393121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 7273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 76832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs  " "Automatically promoted node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 76786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 7278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 76249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv  " "Automatically promoted node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|vs" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 7278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv~0 " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_control\|clkdiv~0" {  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 66325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7soc/synthesis/submodules/VGA_controller.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 7273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node lab7soc:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node lab7soc:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 20482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 4211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins\|coin_x\[0\]\[9\]~0 " "Destination node lab7soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|coins:coins\|coin_x\[0\]\[9\]~0" {  } { { "lab7soc/synthesis/submodules/coin.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/coin.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 50394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/programfiles/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab7soc:u0\|lab7soc_nios2_gen2_0:nios2_gen2_0\|lab7soc_nios2_gen2_0_cpu:cpu\|lab7soc_nios2_gen2_0_cpu_nios2_oci:the_lab7soc_nios2_gen2_0_cpu_nios2_oci\|lab7soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 3419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 1440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab7soc:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~0 " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~0" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 20782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~1 " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|active_cs_n~1" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 20783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[0\] " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[2\] " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[1\] " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram:sdram\|active_rnw~5 " "Destination node lab7soc:u0\|lab7soc_sdram:sdram\|active_rnw~5" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 65288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 8238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node lab7soc:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395917 ""}  } { { "lab7soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 20796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683041395932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 60942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683041395932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683041395932 ""}  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 2623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683041395932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683041400090 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683041400109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683041400109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683041400153 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683041400216 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1683041400216 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1683041400216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683041400216 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683041400247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683041404623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683041404635 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683041404635 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1683041404635 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1683041404635 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683041404635 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"lab7soc:u0\|lab7soc_sdram_pll:sdram_pll\|lab7soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 150 -1 0 } } { "lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/submodules/lab7soc_sdram_pll.v" 294 0 0 } } { "lab7soc/synthesis/lab7soc.v" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7soc/synthesis/lab7soc.v" 345 0 0 } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 184 0 0 } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1683041405154 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683041408083 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683041408083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683041408083 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683041408146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683041413347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683041420482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683041420780 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683042054562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:10:34 " "Fitter placement operations ending: elapsed time is 00:10:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683042054562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683042060752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683042082605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683042082605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683042105342 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683042105342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:42 " "Fitter routing operations ending: elapsed time is 00:00:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683042105342 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.59 " "Total time spent on timing analysis during the Fitter is 22.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683042106530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683042106774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683042117133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683042117150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683042130018 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683042137828 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683042142193 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 MAX 10 " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1683042142477 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1683042142477 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "15 " "Following 15 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/quartus/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "lab7.sv" "" { Text "D:/Study/Grade3SS/ECE385/tank_world/lab7.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Study/Grade3SS/ECE385/tank_world/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683042142484 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683042142484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/Grade3SS/ECE385/tank_world/output_files/lab7.fit.smsg " "Generated suppressed messages file D:/Study/Grade3SS/ECE385/tank_world/output_files/lab7.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683042144857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 72 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6592 " "Peak virtual memory: 6592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683042153008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 10:42:33 2023 " "Processing ended: Tue May 02 10:42:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683042153008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:53 " "Elapsed time: 00:12:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683042153008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:37 " "Total CPU time (on all processors): 00:10:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683042153008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683042153008 ""}
