
DISE-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003aac  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003bb8  08003bb8  00004bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c4c  08003c4c  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003c4c  08003c4c  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003c4c  08003c4c  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c4c  08003c4c  00004c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c50  08003c50  00004c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003c54  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  08003cbc  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08003cbc  000052b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d997  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fa7  00000000  00000000  00012a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d98  00000000  00000000  000149d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a92  00000000  00000000  00015768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001907f  00000000  00000000  000161fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb7e  00000000  00000000  0002f279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f0f6  00000000  00000000  0003ddf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cceed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d8  00000000  00000000  000ccf30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d1008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003ba0 	.word	0x08003ba0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003ba0 	.word	0x08003ba0

0800014c <set_servo>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_servo(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle){
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	71fb      	strb	r3, [r7, #7]
	uint32_t pulse_length = 160 + (angle*(800 - 160)/180);
 800015a:	79fa      	ldrb	r2, [r7, #7]
 800015c:	4613      	mov	r3, r2
 800015e:	009b      	lsls	r3, r3, #2
 8000160:	4413      	add	r3, r2
 8000162:	01db      	lsls	r3, r3, #7
 8000164:	4a14      	ldr	r2, [pc, #80]	@ (80001b8 <set_servo+0x6c>)
 8000166:	fb82 1203 	smull	r1, r2, r2, r3
 800016a:	441a      	add	r2, r3
 800016c:	11d2      	asrs	r2, r2, #7
 800016e:	17db      	asrs	r3, r3, #31
 8000170:	1ad3      	subs	r3, r2, r3
 8000172:	33a0      	adds	r3, #160	@ 0xa0
 8000174:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000176:	68bb      	ldr	r3, [r7, #8]
 8000178:	2b00      	cmp	r3, #0
 800017a:	d104      	bne.n	8000186 <set_servo+0x3a>
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	697a      	ldr	r2, [r7, #20]
 8000182:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000184:	e013      	b.n	80001ae <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000186:	68bb      	ldr	r3, [r7, #8]
 8000188:	2b04      	cmp	r3, #4
 800018a:	d104      	bne.n	8000196 <set_servo+0x4a>
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	681a      	ldr	r2, [r3, #0]
 8000190:	697b      	ldr	r3, [r7, #20]
 8000192:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000194:	e00b      	b.n	80001ae <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000196:	68bb      	ldr	r3, [r7, #8]
 8000198:	2b08      	cmp	r3, #8
 800019a:	d104      	bne.n	80001a6 <set_servo+0x5a>
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	681a      	ldr	r2, [r3, #0]
 80001a0:	697b      	ldr	r3, [r7, #20]
 80001a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80001a4:	e003      	b.n	80001ae <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 80001a6:	68fb      	ldr	r3, [r7, #12]
 80001a8:	681a      	ldr	r2, [r3, #0]
 80001aa:	697b      	ldr	r3, [r7, #20]
 80001ac:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80001ae:	bf00      	nop
 80001b0:	371c      	adds	r7, #28
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bc80      	pop	{r7}
 80001b6:	4770      	bx	lr
 80001b8:	b60b60b7 	.word	0xb60b60b7

080001bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001bc:	b580      	push	{r7, lr}
 80001be:	b082      	sub	sp, #8
 80001c0:	af00      	add	r7, sp, #0
	uint8_t lock = 20;
 80001c2:	2314      	movs	r3, #20
 80001c4:	71fb      	strb	r3, [r7, #7]
	uint8_t unlock = 110;
 80001c6:	236e      	movs	r3, #110	@ 0x6e
 80001c8:	71bb      	strb	r3, [r7, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ca:	f000 fbd9 	bl	8000980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001ce:	f000 f855 	bl	800027c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d2:	f000 f96b 	bl	80004ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d6:	f000 f93f 	bl	8000458 <MX_USART2_UART_Init>
  MX_CAN_Init();
 80001da:	f000 f891 	bl	8000300 <MX_CAN_Init>
  MX_TIM2_Init();
 80001de:	f000 f8c5 	bl	800036c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80001e2:	2100      	movs	r1, #0
 80001e4:	481d      	ldr	r0, [pc, #116]	@ (800025c <main+0xa0>)
 80001e6:	f001 fde7 	bl	8001db8 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("First Session Embedded\r\n");
 80001ea:	481d      	ldr	r0, [pc, #116]	@ (8000260 <main+0xa4>)
 80001ec:	f002 fe6c 	bl	8002ec8 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 80001f0:	2100      	movs	r1, #0
 80001f2:	481c      	ldr	r0, [pc, #112]	@ (8000264 <main+0xa8>)
 80001f4:	f000 fe66 	bl	8000ec4 <HAL_CAN_GetRxFifoFillLevel>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d012      	beq.n	8000224 <main+0x68>
	  	  // Get the CAN message
	  	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 80001fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000268 <main+0xac>)
 8000200:	4a1a      	ldr	r2, [pc, #104]	@ (800026c <main+0xb0>)
 8000202:	2100      	movs	r1, #0
 8000204:	4817      	ldr	r0, [pc, #92]	@ (8000264 <main+0xa8>)
 8000206:	f000 fd3c 	bl	8000c82 <HAL_CAN_GetRxMessage>
 800020a:	4603      	mov	r3, r0
 800020c:	2b00      	cmp	r3, #0
 800020e:	d106      	bne.n	800021e <main+0x62>
	  		// Process the received message
	  		printf("CAN ID: %lx\n\r", RxHeader.StdId);
 8000210:	4b16      	ldr	r3, [pc, #88]	@ (800026c <main+0xb0>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4619      	mov	r1, r3
 8000216:	4816      	ldr	r0, [pc, #88]	@ (8000270 <main+0xb4>)
 8000218:	f002 fdee 	bl	8002df8 <iprintf>
 800021c:	e002      	b.n	8000224 <main+0x68>
	  	}
	  	else{
	  		//RX DATA NOT WORKING
	  		printf("HAL NOT OK");
 800021e:	4815      	ldr	r0, [pc, #84]	@ (8000274 <main+0xb8>)
 8000220:	f002 fdea 	bl	8002df8 <iprintf>
	  	}
	}
	else{
		//CAN NOT WORKING
	}
	HAL_Delay(10);
 8000224:	200a      	movs	r0, #10
 8000226:	f000 fc0d 	bl	8000a44 <HAL_Delay>
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800022a:	2120      	movs	r1, #32
 800022c:	4812      	ldr	r0, [pc, #72]	@ (8000278 <main+0xbc>)
 800022e:	f001 f8f1 	bl	8001414 <HAL_GPIO_TogglePin>

	set_servo(&htim2, TIM_CHANNEL_1, lock); /*Puts the servo in "lock" position*/
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	461a      	mov	r2, r3
 8000236:	2100      	movs	r1, #0
 8000238:	4808      	ldr	r0, [pc, #32]	@ (800025c <main+0xa0>)
 800023a:	f7ff ff87 	bl	800014c <set_servo>
	HAL_Delay(800);
 800023e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000242:	f000 fbff 	bl	8000a44 <HAL_Delay>
	set_servo(&htim2, TIM_CHANNEL_1, unlock); /*Puts the servo in "unlock" position*/
 8000246:	79bb      	ldrb	r3, [r7, #6]
 8000248:	461a      	mov	r2, r3
 800024a:	2100      	movs	r1, #0
 800024c:	4803      	ldr	r0, [pc, #12]	@ (800025c <main+0xa0>)
 800024e:	f7ff ff7d 	bl	800014c <set_servo>
	HAL_Delay(800);
 8000252:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000256:	f000 fbf5 	bl	8000a44 <HAL_Delay>
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 800025a:	e7c9      	b.n	80001f0 <main+0x34>
 800025c:	200000ac 	.word	0x200000ac
 8000260:	08003bb8 	.word	0x08003bb8
 8000264:	20000084 	.word	0x20000084
 8000268:	20000158 	.word	0x20000158
 800026c:	2000013c 	.word	0x2000013c
 8000270:	08003bd0 	.word	0x08003bd0
 8000274:	08003be0 	.word	0x08003be0
 8000278:	40010800 	.word	0x40010800

0800027c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b090      	sub	sp, #64	@ 0x40
 8000280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000282:	f107 0318 	add.w	r3, r7, #24
 8000286:	2228      	movs	r2, #40	@ 0x28
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f002 fefc 	bl	8003088 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2200      	movs	r2, #0
 8000294:	601a      	str	r2, [r3, #0]
 8000296:	605a      	str	r2, [r3, #4]
 8000298:	609a      	str	r2, [r3, #8]
 800029a:	60da      	str	r2, [r3, #12]
 800029c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800029e:	2302      	movs	r3, #2
 80002a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a2:	2301      	movs	r3, #1
 80002a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a6:	2310      	movs	r3, #16
 80002a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002aa:	2302      	movs	r3, #2
 80002ac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002ae:	2300      	movs	r3, #0
 80002b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002b2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80002b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b8:	f107 0318 	add.w	r3, r7, #24
 80002bc:	4618      	mov	r0, r3
 80002be:	f001 f8c3 	bl	8001448 <HAL_RCC_OscConfig>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002c8:	f000 f93a 	bl	8000540 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002cc:	230f      	movs	r3, #15
 80002ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d0:	2302      	movs	r3, #2
 80002d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d4:	2300      	movs	r3, #0
 80002d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002de:	2300      	movs	r3, #0
 80002e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002e2:	1d3b      	adds	r3, r7, #4
 80002e4:	2102      	movs	r1, #2
 80002e6:	4618      	mov	r0, r3
 80002e8:	f001 fb30 	bl	800194c <HAL_RCC_ClockConfig>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002f2:	f000 f925 	bl	8000540 <Error_Handler>
  }
}
 80002f6:	bf00      	nop
 80002f8:	3740      	adds	r7, #64	@ 0x40
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}
	...

08000300 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000304:	4b17      	ldr	r3, [pc, #92]	@ (8000364 <MX_CAN_Init+0x64>)
 8000306:	4a18      	ldr	r2, [pc, #96]	@ (8000368 <MX_CAN_Init+0x68>)
 8000308:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 800030a:	4b16      	ldr	r3, [pc, #88]	@ (8000364 <MX_CAN_Init+0x64>)
 800030c:	2208      	movs	r2, #8
 800030e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000310:	4b14      	ldr	r3, [pc, #80]	@ (8000364 <MX_CAN_Init+0x64>)
 8000312:	2200      	movs	r2, #0
 8000314:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000316:	4b13      	ldr	r3, [pc, #76]	@ (8000364 <MX_CAN_Init+0x64>)
 8000318:	2200      	movs	r2, #0
 800031a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 800031c:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <MX_CAN_Init+0x64>)
 800031e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000322:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000324:	4b0f      	ldr	r3, [pc, #60]	@ (8000364 <MX_CAN_Init+0x64>)
 8000326:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 800032a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800032c:	4b0d      	ldr	r3, [pc, #52]	@ (8000364 <MX_CAN_Init+0x64>)
 800032e:	2200      	movs	r2, #0
 8000330:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000332:	4b0c      	ldr	r3, [pc, #48]	@ (8000364 <MX_CAN_Init+0x64>)
 8000334:	2200      	movs	r2, #0
 8000336:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000338:	4b0a      	ldr	r3, [pc, #40]	@ (8000364 <MX_CAN_Init+0x64>)
 800033a:	2200      	movs	r2, #0
 800033c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800033e:	4b09      	ldr	r3, [pc, #36]	@ (8000364 <MX_CAN_Init+0x64>)
 8000340:	2200      	movs	r2, #0
 8000342:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000344:	4b07      	ldr	r3, [pc, #28]	@ (8000364 <MX_CAN_Init+0x64>)
 8000346:	2200      	movs	r2, #0
 8000348:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800034a:	4b06      	ldr	r3, [pc, #24]	@ (8000364 <MX_CAN_Init+0x64>)
 800034c:	2200      	movs	r2, #0
 800034e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000350:	4804      	ldr	r0, [pc, #16]	@ (8000364 <MX_CAN_Init+0x64>)
 8000352:	f000 fb9b 	bl	8000a8c <HAL_CAN_Init>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800035c:	f000 f8f0 	bl	8000540 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000360:	bf00      	nop
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000084 	.word	0x20000084
 8000368:	40006400 	.word	0x40006400

0800036c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b08e      	sub	sp, #56	@ 0x38
 8000370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000372:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]
 800037c:	609a      	str	r2, [r3, #8]
 800037e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000380:	f107 0320 	add.w	r3, r7, #32
 8000384:	2200      	movs	r2, #0
 8000386:	601a      	str	r2, [r3, #0]
 8000388:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800038a:	1d3b      	adds	r3, r7, #4
 800038c:	2200      	movs	r2, #0
 800038e:	601a      	str	r2, [r3, #0]
 8000390:	605a      	str	r2, [r3, #4]
 8000392:	609a      	str	r2, [r3, #8]
 8000394:	60da      	str	r2, [r3, #12]
 8000396:	611a      	str	r2, [r3, #16]
 8000398:	615a      	str	r2, [r3, #20]
 800039a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800039c:	4b2d      	ldr	r3, [pc, #180]	@ (8000454 <MX_TIM2_Init+0xe8>)
 800039e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 80003a4:	4b2b      	ldr	r3, [pc, #172]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003a6:	22c7      	movs	r2, #199	@ 0xc7
 80003a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6400-1;
 80003b0:	4b28      	ldr	r3, [pc, #160]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003b2:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80003b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003b8:	4b26      	ldr	r3, [pc, #152]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003be:	4b25      	ldr	r3, [pc, #148]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003c4:	4823      	ldr	r0, [pc, #140]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003c6:	f001 fc4f 	bl	8001c68 <HAL_TIM_Base_Init>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80003d0:	f000 f8b6 	bl	8000540 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003de:	4619      	mov	r1, r3
 80003e0:	481c      	ldr	r0, [pc, #112]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003e2:	f001 fe4d 	bl	8002080 <HAL_TIM_ConfigClockSource>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80003ec:	f000 f8a8 	bl	8000540 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80003f0:	4818      	ldr	r0, [pc, #96]	@ (8000454 <MX_TIM2_Init+0xe8>)
 80003f2:	f001 fc88 	bl	8001d06 <HAL_TIM_PWM_Init>
 80003f6:	4603      	mov	r3, r0
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d001      	beq.n	8000400 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80003fc:	f000 f8a0 	bl	8000540 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000400:	2300      	movs	r3, #0
 8000402:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000404:	2300      	movs	r3, #0
 8000406:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000408:	f107 0320 	add.w	r3, r7, #32
 800040c:	4619      	mov	r1, r3
 800040e:	4811      	ldr	r0, [pc, #68]	@ (8000454 <MX_TIM2_Init+0xe8>)
 8000410:	f002 f9ae 	bl	8002770 <HAL_TIMEx_MasterConfigSynchronization>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800041a:	f000 f891 	bl	8000540 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800041e:	2360      	movs	r3, #96	@ 0x60
 8000420:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000426:	2300      	movs	r3, #0
 8000428:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2200      	movs	r2, #0
 8000432:	4619      	mov	r1, r3
 8000434:	4807      	ldr	r0, [pc, #28]	@ (8000454 <MX_TIM2_Init+0xe8>)
 8000436:	f001 fd61 	bl	8001efc <HAL_TIM_PWM_ConfigChannel>
 800043a:	4603      	mov	r3, r0
 800043c:	2b00      	cmp	r3, #0
 800043e:	d001      	beq.n	8000444 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000440:	f000 f87e 	bl	8000540 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000444:	4803      	ldr	r0, [pc, #12]	@ (8000454 <MX_TIM2_Init+0xe8>)
 8000446:	f000 f945 	bl	80006d4 <HAL_TIM_MspPostInit>

}
 800044a:	bf00      	nop
 800044c:	3738      	adds	r7, #56	@ 0x38
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	200000ac 	.word	0x200000ac

08000458 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800045c:	4b11      	ldr	r3, [pc, #68]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 800045e:	4a12      	ldr	r2, [pc, #72]	@ (80004a8 <MX_USART2_UART_Init+0x50>)
 8000460:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000462:	4b10      	ldr	r3, [pc, #64]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 8000464:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000468:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800046a:	4b0e      	ldr	r3, [pc, #56]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 800046c:	2200      	movs	r2, #0
 800046e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000470:	4b0c      	ldr	r3, [pc, #48]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 8000472:	2200      	movs	r2, #0
 8000474:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000476:	4b0b      	ldr	r3, [pc, #44]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 8000478:	2200      	movs	r2, #0
 800047a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800047c:	4b09      	ldr	r3, [pc, #36]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 800047e:	220c      	movs	r2, #12
 8000480:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000482:	4b08      	ldr	r3, [pc, #32]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 8000484:	2200      	movs	r2, #0
 8000486:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000488:	4b06      	ldr	r3, [pc, #24]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 800048a:	2200      	movs	r2, #0
 800048c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800048e:	4805      	ldr	r0, [pc, #20]	@ (80004a4 <MX_USART2_UART_Init+0x4c>)
 8000490:	f002 f9cc 	bl	800282c <HAL_UART_Init>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800049a:	f000 f851 	bl	8000540 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	200000f4 	.word	0x200000f4
 80004a8:	40004400 	.word	0x40004400

080004ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b088      	sub	sp, #32
 80004b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b2:	f107 0310 	add.w	r3, r7, #16
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	4a1c      	ldr	r2, [pc, #112]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004c6:	f043 0320 	orr.w	r3, r3, #32
 80004ca:	6193      	str	r3, [r2, #24]
 80004cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	f003 0320 	and.w	r3, r3, #32
 80004d4:	60fb      	str	r3, [r7, #12]
 80004d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d8:	4b17      	ldr	r3, [pc, #92]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	4a16      	ldr	r2, [pc, #88]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004de:	f043 0304 	orr.w	r3, r3, #4
 80004e2:	6193      	str	r3, [r2, #24]
 80004e4:	4b14      	ldr	r3, [pc, #80]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004e6:	699b      	ldr	r3, [r3, #24]
 80004e8:	f003 0304 	and.w	r3, r3, #4
 80004ec:	60bb      	str	r3, [r7, #8]
 80004ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004f0:	4b11      	ldr	r3, [pc, #68]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004f2:	699b      	ldr	r3, [r3, #24]
 80004f4:	4a10      	ldr	r2, [pc, #64]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004f6:	f043 0308 	orr.w	r3, r3, #8
 80004fa:	6193      	str	r3, [r2, #24]
 80004fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <MX_GPIO_Init+0x8c>)
 80004fe:	699b      	ldr	r3, [r3, #24]
 8000500:	f003 0308 	and.w	r3, r3, #8
 8000504:	607b      	str	r3, [r7, #4]
 8000506:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2120      	movs	r1, #32
 800050c:	480b      	ldr	r0, [pc, #44]	@ (800053c <MX_GPIO_Init+0x90>)
 800050e:	f000 ff69 	bl	80013e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000512:	2320      	movs	r3, #32
 8000514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000516:	2301      	movs	r3, #1
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	2300      	movs	r3, #0
 800051c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800051e:	2302      	movs	r3, #2
 8000520:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000522:	f107 0310 	add.w	r3, r7, #16
 8000526:	4619      	mov	r1, r3
 8000528:	4804      	ldr	r0, [pc, #16]	@ (800053c <MX_GPIO_Init+0x90>)
 800052a:	f000 fdd7 	bl	80010dc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800052e:	bf00      	nop
 8000530:	3720      	adds	r7, #32
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	40021000 	.word	0x40021000
 800053c:	40010800 	.word	0x40010800

08000540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000544:	b672      	cpsid	i
}
 8000546:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <Error_Handler+0x8>

0800054c <_write>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _write(int fd, char* ptr, int len) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	60f8      	str	r0, [r7, #12]
 8000554:	60b9      	str	r1, [r7, #8]
 8000556:	607a      	str	r2, [r7, #4]

  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000558:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <_write+0x28>)
 800055a:	6818      	ldr	r0, [r3, #0]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	b29a      	uxth	r2, r3
 8000560:	f04f 33ff 	mov.w	r3, #4294967295
 8000564:	68b9      	ldr	r1, [r7, #8]
 8000566:	f002 f9b1 	bl	80028cc <HAL_UART_Transmit>
  return len;
 800056a:	687b      	ldr	r3, [r7, #4]
}
 800056c:	4618      	mov	r0, r3
 800056e:	3710      	adds	r7, #16
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	20000160 	.word	0x20000160

08000578 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000578:	b480      	push	{r7}
 800057a:	b085      	sub	sp, #20
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800057e:	4b15      	ldr	r3, [pc, #84]	@ (80005d4 <HAL_MspInit+0x5c>)
 8000580:	699b      	ldr	r3, [r3, #24]
 8000582:	4a14      	ldr	r2, [pc, #80]	@ (80005d4 <HAL_MspInit+0x5c>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6193      	str	r3, [r2, #24]
 800058a:	4b12      	ldr	r3, [pc, #72]	@ (80005d4 <HAL_MspInit+0x5c>)
 800058c:	699b      	ldr	r3, [r3, #24]
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	60bb      	str	r3, [r7, #8]
 8000594:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000596:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <HAL_MspInit+0x5c>)
 8000598:	69db      	ldr	r3, [r3, #28]
 800059a:	4a0e      	ldr	r2, [pc, #56]	@ (80005d4 <HAL_MspInit+0x5c>)
 800059c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005a0:	61d3      	str	r3, [r2, #28]
 80005a2:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <HAL_MspInit+0x5c>)
 80005a4:	69db      	ldr	r3, [r3, #28]
 80005a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005ae:	4b0a      	ldr	r3, [pc, #40]	@ (80005d8 <HAL_MspInit+0x60>)
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	4a04      	ldr	r2, [pc, #16]	@ (80005d8 <HAL_MspInit+0x60>)
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr
 80005d4:	40021000 	.word	0x40021000
 80005d8:	40010000 	.word	0x40010000

080005dc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	@ 0x28
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e4:	f107 0314 	add.w	r3, r7, #20
 80005e8:	2200      	movs	r2, #0
 80005ea:	601a      	str	r2, [r3, #0]
 80005ec:	605a      	str	r2, [r3, #4]
 80005ee:	609a      	str	r2, [r3, #8]
 80005f0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a25      	ldr	r2, [pc, #148]	@ (800068c <HAL_CAN_MspInit+0xb0>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d143      	bne.n	8000684 <HAL_CAN_MspInit+0xa8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80005fc:	4b24      	ldr	r3, [pc, #144]	@ (8000690 <HAL_CAN_MspInit+0xb4>)
 80005fe:	69db      	ldr	r3, [r3, #28]
 8000600:	4a23      	ldr	r2, [pc, #140]	@ (8000690 <HAL_CAN_MspInit+0xb4>)
 8000602:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000606:	61d3      	str	r3, [r2, #28]
 8000608:	4b21      	ldr	r3, [pc, #132]	@ (8000690 <HAL_CAN_MspInit+0xb4>)
 800060a:	69db      	ldr	r3, [r3, #28]
 800060c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000610:	613b      	str	r3, [r7, #16]
 8000612:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000614:	4b1e      	ldr	r3, [pc, #120]	@ (8000690 <HAL_CAN_MspInit+0xb4>)
 8000616:	699b      	ldr	r3, [r3, #24]
 8000618:	4a1d      	ldr	r2, [pc, #116]	@ (8000690 <HAL_CAN_MspInit+0xb4>)
 800061a:	f043 0308 	orr.w	r3, r3, #8
 800061e:	6193      	str	r3, [r2, #24]
 8000620:	4b1b      	ldr	r3, [pc, #108]	@ (8000690 <HAL_CAN_MspInit+0xb4>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	f003 0308 	and.w	r3, r3, #8
 8000628:	60fb      	str	r3, [r7, #12]
 800062a:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800062c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000630:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000632:	2300      	movs	r3, #0
 8000634:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	2300      	movs	r3, #0
 8000638:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	4619      	mov	r1, r3
 8000640:	4814      	ldr	r0, [pc, #80]	@ (8000694 <HAL_CAN_MspInit+0xb8>)
 8000642:	f000 fd4b 	bl	80010dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000646:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800064a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800064c:	2302      	movs	r3, #2
 800064e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000650:	2303      	movs	r3, #3
 8000652:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	4619      	mov	r1, r3
 800065a:	480e      	ldr	r0, [pc, #56]	@ (8000694 <HAL_CAN_MspInit+0xb8>)
 800065c:	f000 fd3e 	bl	80010dc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000660:	4b0d      	ldr	r3, [pc, #52]	@ (8000698 <HAL_CAN_MspInit+0xbc>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
 8000666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000668:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 800066c:	627b      	str	r3, [r7, #36]	@ 0x24
 800066e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000670:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000674:	627b      	str	r3, [r7, #36]	@ 0x24
 8000676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000678:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067c:	627b      	str	r3, [r7, #36]	@ 0x24
 800067e:	4a06      	ldr	r2, [pc, #24]	@ (8000698 <HAL_CAN_MspInit+0xbc>)
 8000680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000682:	6053      	str	r3, [r2, #4]

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000684:	bf00      	nop
 8000686:	3728      	adds	r7, #40	@ 0x28
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	40006400 	.word	0x40006400
 8000690:	40021000 	.word	0x40021000
 8000694:	40010c00 	.word	0x40010c00
 8000698:	40010000 	.word	0x40010000

0800069c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800069c:	b480      	push	{r7}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006ac:	d10b      	bne.n	80006c6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006ae:	4b08      	ldr	r3, [pc, #32]	@ (80006d0 <HAL_TIM_Base_MspInit+0x34>)
 80006b0:	69db      	ldr	r3, [r3, #28]
 80006b2:	4a07      	ldr	r2, [pc, #28]	@ (80006d0 <HAL_TIM_Base_MspInit+0x34>)
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	61d3      	str	r3, [r2, #28]
 80006ba:	4b05      	ldr	r3, [pc, #20]	@ (80006d0 <HAL_TIM_Base_MspInit+0x34>)
 80006bc:	69db      	ldr	r3, [r3, #28]
 80006be:	f003 0301 	and.w	r3, r3, #1
 80006c2:	60fb      	str	r3, [r7, #12]
 80006c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80006c6:	bf00      	nop
 80006c8:	3714      	adds	r7, #20
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bc80      	pop	{r7}
 80006ce:	4770      	bx	lr
 80006d0:	40021000 	.word	0x40021000

080006d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b088      	sub	sp, #32
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	f107 0310 	add.w	r3, r7, #16
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006f2:	d117      	bne.n	8000724 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f4:	4b0d      	ldr	r3, [pc, #52]	@ (800072c <HAL_TIM_MspPostInit+0x58>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <HAL_TIM_MspPostInit+0x58>)
 80006fa:	f043 0304 	orr.w	r3, r3, #4
 80006fe:	6193      	str	r3, [r2, #24]
 8000700:	4b0a      	ldr	r3, [pc, #40]	@ (800072c <HAL_TIM_MspPostInit+0x58>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f003 0304 	and.w	r3, r3, #4
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800070c:	2301      	movs	r3, #1
 800070e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000710:	2302      	movs	r3, #2
 8000712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000714:	2302      	movs	r3, #2
 8000716:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	4619      	mov	r1, r3
 800071e:	4804      	ldr	r0, [pc, #16]	@ (8000730 <HAL_TIM_MspPostInit+0x5c>)
 8000720:	f000 fcdc 	bl	80010dc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000724:	bf00      	nop
 8000726:	3720      	adds	r7, #32
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40021000 	.word	0x40021000
 8000730:	40010800 	.word	0x40010800

08000734 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b088      	sub	sp, #32
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	f107 0310 	add.w	r3, r7, #16
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
 8000744:	605a      	str	r2, [r3, #4]
 8000746:	609a      	str	r2, [r3, #8]
 8000748:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a1b      	ldr	r2, [pc, #108]	@ (80007bc <HAL_UART_MspInit+0x88>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d12f      	bne.n	80007b4 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000754:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <HAL_UART_MspInit+0x8c>)
 8000756:	69db      	ldr	r3, [r3, #28]
 8000758:	4a19      	ldr	r2, [pc, #100]	@ (80007c0 <HAL_UART_MspInit+0x8c>)
 800075a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800075e:	61d3      	str	r3, [r2, #28]
 8000760:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <HAL_UART_MspInit+0x8c>)
 8000762:	69db      	ldr	r3, [r3, #28]
 8000764:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000768:	60fb      	str	r3, [r7, #12]
 800076a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <HAL_UART_MspInit+0x8c>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a13      	ldr	r2, [pc, #76]	@ (80007c0 <HAL_UART_MspInit+0x8c>)
 8000772:	f043 0304 	orr.w	r3, r3, #4
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <HAL_UART_MspInit+0x8c>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f003 0304 	and.w	r3, r3, #4
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLinkTX_Pin;
 8000784:	2304      	movs	r3, #4
 8000786:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000788:	2302      	movs	r3, #2
 800078a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800078c:	2303      	movs	r3, #3
 800078e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STLinkTX_GPIO_Port, &GPIO_InitStruct);
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	4619      	mov	r1, r3
 8000796:	480b      	ldr	r0, [pc, #44]	@ (80007c4 <HAL_UART_MspInit+0x90>)
 8000798:	f000 fca0 	bl	80010dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLinkTXA3_Pin;
 800079c:	2308      	movs	r3, #8
 800079e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(STLinkTXA3_GPIO_Port, &GPIO_InitStruct);
 80007a8:	f107 0310 	add.w	r3, r7, #16
 80007ac:	4619      	mov	r1, r3
 80007ae:	4805      	ldr	r0, [pc, #20]	@ (80007c4 <HAL_UART_MspInit+0x90>)
 80007b0:	f000 fc94 	bl	80010dc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80007b4:	bf00      	nop
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40004400 	.word	0x40004400
 80007c0:	40021000 	.word	0x40021000
 80007c4:	40010800 	.word	0x40010800

080007c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <NMI_Handler+0x4>

080007d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <HardFault_Handler+0x4>

080007d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <MemManage_Handler+0x4>

080007e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <BusFault_Handler+0x4>

080007e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <UsageFault_Handler+0x4>

080007f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr

08000808 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr

08000814 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000818:	f000 f8f8 	bl	8000a0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}

08000820 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	e00a      	b.n	8000848 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000832:	f3af 8000 	nop.w
 8000836:	4601      	mov	r1, r0
 8000838:	68bb      	ldr	r3, [r7, #8]
 800083a:	1c5a      	adds	r2, r3, #1
 800083c:	60ba      	str	r2, [r7, #8]
 800083e:	b2ca      	uxtb	r2, r1
 8000840:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	3301      	adds	r3, #1
 8000846:	617b      	str	r3, [r7, #20]
 8000848:	697a      	ldr	r2, [r7, #20]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	429a      	cmp	r2, r3
 800084e:	dbf0      	blt.n	8000832 <_read+0x12>
  }

  return len;
 8000850:	687b      	ldr	r3, [r7, #4]
}
 8000852:	4618      	mov	r0, r3
 8000854:	3718      	adds	r7, #24
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <_close>:
  }
  return len;
}

int _close(int file)
{
 800085a:	b480      	push	{r7}
 800085c:	b083      	sub	sp, #12
 800085e:	af00      	add	r7, sp, #0
 8000860:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000862:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000866:	4618      	mov	r0, r3
 8000868:	370c      	adds	r7, #12
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr

08000870 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000880:	605a      	str	r2, [r3, #4]
  return 0;
 8000882:	2300      	movs	r3, #0
}
 8000884:	4618      	mov	r0, r3
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr

0800088e <_isatty>:

int _isatty(int file)
{
 800088e:	b480      	push	{r7}
 8000890:	b083      	sub	sp, #12
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000896:	2301      	movs	r3, #1
}
 8000898:	4618      	mov	r0, r3
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr

080008a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008a2:	b480      	push	{r7}
 80008a4:	b085      	sub	sp, #20
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	60f8      	str	r0, [r7, #12]
 80008aa:	60b9      	str	r1, [r7, #8]
 80008ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
	...

080008bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008c4:	4a14      	ldr	r2, [pc, #80]	@ (8000918 <_sbrk+0x5c>)
 80008c6:	4b15      	ldr	r3, [pc, #84]	@ (800091c <_sbrk+0x60>)
 80008c8:	1ad3      	subs	r3, r2, r3
 80008ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008d0:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <_sbrk+0x64>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d102      	bne.n	80008de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008d8:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <_sbrk+0x64>)
 80008da:	4a12      	ldr	r2, [pc, #72]	@ (8000924 <_sbrk+0x68>)
 80008dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008de:	4b10      	ldr	r3, [pc, #64]	@ (8000920 <_sbrk+0x64>)
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d207      	bcs.n	80008fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008ec:	f002 fc1a 	bl	8003124 <__errno>
 80008f0:	4603      	mov	r3, r0
 80008f2:	220c      	movs	r2, #12
 80008f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008f6:	f04f 33ff 	mov.w	r3, #4294967295
 80008fa:	e009      	b.n	8000910 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008fc:	4b08      	ldr	r3, [pc, #32]	@ (8000920 <_sbrk+0x64>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000902:	4b07      	ldr	r3, [pc, #28]	@ (8000920 <_sbrk+0x64>)
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4413      	add	r3, r2
 800090a:	4a05      	ldr	r2, [pc, #20]	@ (8000920 <_sbrk+0x64>)
 800090c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800090e:	68fb      	ldr	r3, [r7, #12]
}
 8000910:	4618      	mov	r0, r3
 8000912:	3718      	adds	r7, #24
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20005000 	.word	0x20005000
 800091c:	00000400 	.word	0x00000400
 8000920:	20000164 	.word	0x20000164
 8000924:	200002b8 	.word	0x200002b8

08000928 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	bc80      	pop	{r7}
 8000932:	4770      	bx	lr

08000934 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000934:	f7ff fff8 	bl	8000928 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000938:	480b      	ldr	r0, [pc, #44]	@ (8000968 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800093a:	490c      	ldr	r1, [pc, #48]	@ (800096c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800093c:	4a0c      	ldr	r2, [pc, #48]	@ (8000970 <LoopFillZerobss+0x16>)
  movs r3, #0
 800093e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000940:	e002      	b.n	8000948 <LoopCopyDataInit>

08000942 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000942:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000944:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000946:	3304      	adds	r3, #4

08000948 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000948:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800094a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800094c:	d3f9      	bcc.n	8000942 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800094e:	4a09      	ldr	r2, [pc, #36]	@ (8000974 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000950:	4c09      	ldr	r4, [pc, #36]	@ (8000978 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000952:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000954:	e001      	b.n	800095a <LoopFillZerobss>

08000956 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000956:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000958:	3204      	adds	r2, #4

0800095a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800095a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800095c:	d3fb      	bcc.n	8000956 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800095e:	f002 fbe7 	bl	8003130 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000962:	f7ff fc2b 	bl	80001bc <main>
  bx lr
 8000966:	4770      	bx	lr
  ldr r0, =_sdata
 8000968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800096c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000970:	08003c54 	.word	0x08003c54
  ldr r2, =_sbss
 8000974:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000978:	200002b8 	.word	0x200002b8

0800097c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800097c:	e7fe      	b.n	800097c <ADC1_2_IRQHandler>
	...

08000980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000984:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <HAL_Init+0x28>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a07      	ldr	r2, [pc, #28]	@ (80009a8 <HAL_Init+0x28>)
 800098a:	f043 0310 	orr.w	r3, r3, #16
 800098e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000990:	2003      	movs	r0, #3
 8000992:	f000 fb6f 	bl	8001074 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000996:	200f      	movs	r0, #15
 8000998:	f000 f808 	bl	80009ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800099c:	f7ff fdec 	bl	8000578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a0:	2300      	movs	r3, #0
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40022000 	.word	0x40022000

080009ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009b4:	4b12      	ldr	r3, [pc, #72]	@ (8000a00 <HAL_InitTick+0x54>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <HAL_InitTick+0x58>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	4619      	mov	r1, r3
 80009be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ca:	4618      	mov	r0, r3
 80009cc:	f000 fb79 	bl	80010c2 <HAL_SYSTICK_Config>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009d6:	2301      	movs	r3, #1
 80009d8:	e00e      	b.n	80009f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2b0f      	cmp	r3, #15
 80009de:	d80a      	bhi.n	80009f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e0:	2200      	movs	r2, #0
 80009e2:	6879      	ldr	r1, [r7, #4]
 80009e4:	f04f 30ff 	mov.w	r0, #4294967295
 80009e8:	f000 fb4f 	bl	800108a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009ec:	4a06      	ldr	r2, [pc, #24]	@ (8000a08 <HAL_InitTick+0x5c>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009f2:	2300      	movs	r3, #0
 80009f4:	e000      	b.n	80009f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000000 	.word	0x20000000
 8000a04:	20000008 	.word	0x20000008
 8000a08:	20000004 	.word	0x20000004

08000a0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a10:	4b05      	ldr	r3, [pc, #20]	@ (8000a28 <HAL_IncTick+0x1c>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	461a      	mov	r2, r3
 8000a16:	4b05      	ldr	r3, [pc, #20]	@ (8000a2c <HAL_IncTick+0x20>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	4a03      	ldr	r2, [pc, #12]	@ (8000a2c <HAL_IncTick+0x20>)
 8000a1e:	6013      	str	r3, [r2, #0]
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr
 8000a28:	20000008 	.word	0x20000008
 8000a2c:	20000168 	.word	0x20000168

08000a30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  return uwTick;
 8000a34:	4b02      	ldr	r3, [pc, #8]	@ (8000a40 <HAL_GetTick+0x10>)
 8000a36:	681b      	ldr	r3, [r3, #0]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bc80      	pop	{r7}
 8000a3e:	4770      	bx	lr
 8000a40:	20000168 	.word	0x20000168

08000a44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a4c:	f7ff fff0 	bl	8000a30 <HAL_GetTick>
 8000a50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a5c:	d005      	beq.n	8000a6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a88 <HAL_Delay+0x44>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	461a      	mov	r2, r3
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	4413      	add	r3, r2
 8000a68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a6a:	bf00      	nop
 8000a6c:	f7ff ffe0 	bl	8000a30 <HAL_GetTick>
 8000a70:	4602      	mov	r2, r0
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	68fa      	ldr	r2, [r7, #12]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d8f7      	bhi.n	8000a6c <HAL_Delay+0x28>
  {
  }
}
 8000a7c:	bf00      	nop
 8000a7e:	bf00      	nop
 8000a80:	3710      	adds	r7, #16
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20000008 	.word	0x20000008

08000a8c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d101      	bne.n	8000a9e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e0ed      	b.n	8000c7a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d102      	bne.n	8000ab0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff fd96 	bl	80005dc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f042 0201 	orr.w	r2, r2, #1
 8000abe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ac0:	f7ff ffb6 	bl	8000a30 <HAL_GetTick>
 8000ac4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ac6:	e012      	b.n	8000aee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ac8:	f7ff ffb2 	bl	8000a30 <HAL_GetTick>
 8000acc:	4602      	mov	r2, r0
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	2b0a      	cmp	r3, #10
 8000ad4:	d90b      	bls.n	8000aee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ada:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	2205      	movs	r2, #5
 8000ae6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
 8000aec:	e0c5      	b.n	8000c7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d0e5      	beq.n	8000ac8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f022 0202 	bic.w	r2, r2, #2
 8000b0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b0c:	f7ff ff90 	bl	8000a30 <HAL_GetTick>
 8000b10:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b12:	e012      	b.n	8000b3a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b14:	f7ff ff8c 	bl	8000a30 <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	2b0a      	cmp	r3, #10
 8000b20:	d90b      	bls.n	8000b3a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2205      	movs	r2, #5
 8000b32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e09f      	b.n	8000c7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f003 0302 	and.w	r3, r3, #2
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d1e5      	bne.n	8000b14 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	7e1b      	ldrb	r3, [r3, #24]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d108      	bne.n	8000b62 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	e007      	b.n	8000b72 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000b70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	7e5b      	ldrb	r3, [r3, #25]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d108      	bne.n	8000b8c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	e007      	b.n	8000b9c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000b9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	7e9b      	ldrb	r3, [r3, #26]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d108      	bne.n	8000bb6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f042 0220 	orr.w	r2, r2, #32
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	e007      	b.n	8000bc6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f022 0220 	bic.w	r2, r2, #32
 8000bc4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	7edb      	ldrb	r3, [r3, #27]
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d108      	bne.n	8000be0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	681a      	ldr	r2, [r3, #0]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f022 0210 	bic.w	r2, r2, #16
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	e007      	b.n	8000bf0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f042 0210 	orr.w	r2, r2, #16
 8000bee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	7f1b      	ldrb	r3, [r3, #28]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d108      	bne.n	8000c0a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	681a      	ldr	r2, [r3, #0]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f042 0208 	orr.w	r2, r2, #8
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	e007      	b.n	8000c1a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f022 0208 	bic.w	r2, r2, #8
 8000c18:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	7f5b      	ldrb	r3, [r3, #29]
 8000c1e:	2b01      	cmp	r3, #1
 8000c20:	d108      	bne.n	8000c34 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f042 0204 	orr.w	r2, r2, #4
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	e007      	b.n	8000c44 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f022 0204 	bic.w	r2, r2, #4
 8000c42:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	689a      	ldr	r2, [r3, #8]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	431a      	orrs	r2, r3
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	691b      	ldr	r3, [r3, #16]
 8000c52:	431a      	orrs	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	695b      	ldr	r3, [r3, #20]
 8000c58:	ea42 0103 	orr.w	r1, r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	1e5a      	subs	r2, r3, #1
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	430a      	orrs	r2, r1
 8000c68:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2201      	movs	r2, #1
 8000c74:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000c82:	b480      	push	{r7}
 8000c84:	b087      	sub	sp, #28
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	60f8      	str	r0, [r7, #12]
 8000c8a:	60b9      	str	r1, [r7, #8]
 8000c8c:	607a      	str	r2, [r7, #4]
 8000c8e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c96:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000c98:	7dfb      	ldrb	r3, [r7, #23]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d003      	beq.n	8000ca6 <HAL_CAN_GetRxMessage+0x24>
 8000c9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	f040 8103 	bne.w	8000eac <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d10e      	bne.n	8000cca <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	f003 0303 	and.w	r3, r3, #3
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d116      	bne.n	8000ce8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cbe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e0f7      	b.n	8000eba <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	691b      	ldr	r3, [r3, #16]
 8000cd0:	f003 0303 	and.w	r3, r3, #3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d107      	bne.n	8000ce8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cdc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	e0e8      	b.n	8000eba <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	331b      	adds	r3, #27
 8000cf0:	011b      	lsls	r3, r3, #4
 8000cf2:	4413      	add	r3, r2
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 0204 	and.w	r2, r3, #4
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	689b      	ldr	r3, [r3, #8]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d10c      	bne.n	8000d20 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	331b      	adds	r3, #27
 8000d0e:	011b      	lsls	r3, r3, #4
 8000d10:	4413      	add	r3, r2
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	0d5b      	lsrs	r3, r3, #21
 8000d16:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	e00b      	b.n	8000d38 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	331b      	adds	r3, #27
 8000d28:	011b      	lsls	r3, r3, #4
 8000d2a:	4413      	add	r3, r2
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	08db      	lsrs	r3, r3, #3
 8000d30:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	331b      	adds	r3, #27
 8000d40:	011b      	lsls	r3, r3, #4
 8000d42:	4413      	add	r3, r2
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 0202 	and.w	r2, r3, #2
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	331b      	adds	r3, #27
 8000d56:	011b      	lsls	r3, r3, #4
 8000d58:	4413      	add	r3, r2
 8000d5a:	3304      	adds	r3, #4
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 0308 	and.w	r3, r3, #8
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d003      	beq.n	8000d6e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2208      	movs	r2, #8
 8000d6a:	611a      	str	r2, [r3, #16]
 8000d6c:	e00b      	b.n	8000d86 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	331b      	adds	r3, #27
 8000d76:	011b      	lsls	r3, r3, #4
 8000d78:	4413      	add	r3, r2
 8000d7a:	3304      	adds	r3, #4
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 020f 	and.w	r2, r3, #15
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
 8000d8c:	331b      	adds	r3, #27
 8000d8e:	011b      	lsls	r3, r3, #4
 8000d90:	4413      	add	r3, r2
 8000d92:	3304      	adds	r3, #4
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	0a1b      	lsrs	r3, r3, #8
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	331b      	adds	r3, #27
 8000da6:	011b      	lsls	r3, r3, #4
 8000da8:	4413      	add	r3, r2
 8000daa:	3304      	adds	r3, #4
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	0c1b      	lsrs	r3, r3, #16
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	011b      	lsls	r3, r3, #4
 8000dbe:	4413      	add	r3, r2
 8000dc0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	011b      	lsls	r3, r3, #4
 8000dd4:	4413      	add	r3, r2
 8000dd6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	0a1a      	lsrs	r2, r3, #8
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	b2d2      	uxtb	r2, r2
 8000de4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	011b      	lsls	r3, r3, #4
 8000dee:	4413      	add	r3, r2
 8000df0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	0c1a      	lsrs	r2, r3, #16
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	3302      	adds	r3, #2
 8000dfc:	b2d2      	uxtb	r2, r2
 8000dfe:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	011b      	lsls	r3, r3, #4
 8000e08:	4413      	add	r3, r2
 8000e0a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	0e1a      	lsrs	r2, r3, #24
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	3303      	adds	r3, #3
 8000e16:	b2d2      	uxtb	r2, r2
 8000e18:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	011b      	lsls	r3, r3, #4
 8000e22:	4413      	add	r3, r2
 8000e24:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	3304      	adds	r3, #4
 8000e2e:	b2d2      	uxtb	r2, r2
 8000e30:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	011b      	lsls	r3, r3, #4
 8000e3a:	4413      	add	r3, r2
 8000e3c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	0a1a      	lsrs	r2, r3, #8
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	3305      	adds	r3, #5
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	011b      	lsls	r3, r3, #4
 8000e54:	4413      	add	r3, r2
 8000e56:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	0c1a      	lsrs	r2, r3, #16
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	3306      	adds	r3, #6
 8000e62:	b2d2      	uxtb	r2, r2
 8000e64:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	011b      	lsls	r3, r3, #4
 8000e6e:	4413      	add	r3, r2
 8000e70:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	0e1a      	lsrs	r2, r3, #24
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	3307      	adds	r3, #7
 8000e7c:	b2d2      	uxtb	r2, r2
 8000e7e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d108      	bne.n	8000e98 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	68da      	ldr	r2, [r3, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f042 0220 	orr.w	r2, r2, #32
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	e007      	b.n	8000ea8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	691a      	ldr	r2, [r3, #16]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f042 0220 	orr.w	r2, r2, #32
 8000ea6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	e006      	b.n	8000eba <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eb0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000eb8:	2301      	movs	r3, #1
  }
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	371c      	adds	r7, #28
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr

08000ec4 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ed8:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000eda:	7afb      	ldrb	r3, [r7, #11]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d002      	beq.n	8000ee6 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8000ee0:	7afb      	ldrb	r3, [r7, #11]
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d10f      	bne.n	8000f06 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d106      	bne.n	8000efa <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	f003 0303 	and.w	r3, r3, #3
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	e005      	b.n	8000f06 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	f003 0303 	and.w	r3, r3, #3
 8000f04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8000f06:	68fb      	ldr	r3, [r7, #12]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3714      	adds	r7, #20
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
	...

08000f14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f003 0307 	and.w	r3, r3, #7
 8000f22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2a:	68ba      	ldr	r2, [r7, #8]
 8000f2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f30:	4013      	ands	r3, r2
 8000f32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f46:	4a04      	ldr	r2, [pc, #16]	@ (8000f58 <__NVIC_SetPriorityGrouping+0x44>)
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	60d3      	str	r3, [r2, #12]
}
 8000f4c:	bf00      	nop
 8000f4e:	3714      	adds	r7, #20
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f60:	4b04      	ldr	r3, [pc, #16]	@ (8000f74 <__NVIC_GetPriorityGrouping+0x18>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	0a1b      	lsrs	r3, r3, #8
 8000f66:	f003 0307 	and.w	r3, r3, #7
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bc80      	pop	{r7}
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	db0a      	blt.n	8000fa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	490c      	ldr	r1, [pc, #48]	@ (8000fc4 <__NVIC_SetPriority+0x4c>)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	0112      	lsls	r2, r2, #4
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa0:	e00a      	b.n	8000fb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	4908      	ldr	r1, [pc, #32]	@ (8000fc8 <__NVIC_SetPriority+0x50>)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	f003 030f 	and.w	r3, r3, #15
 8000fae:	3b04      	subs	r3, #4
 8000fb0:	0112      	lsls	r2, r2, #4
 8000fb2:	b2d2      	uxtb	r2, r2
 8000fb4:	440b      	add	r3, r1
 8000fb6:	761a      	strb	r2, [r3, #24]
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e100 	.word	0xe000e100
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b089      	sub	sp, #36	@ 0x24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	f1c3 0307 	rsb	r3, r3, #7
 8000fe6:	2b04      	cmp	r3, #4
 8000fe8:	bf28      	it	cs
 8000fea:	2304      	movcs	r3, #4
 8000fec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	2b06      	cmp	r3, #6
 8000ff4:	d902      	bls.n	8000ffc <NVIC_EncodePriority+0x30>
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	3b03      	subs	r3, #3
 8000ffa:	e000      	b.n	8000ffe <NVIC_EncodePriority+0x32>
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	f04f 32ff 	mov.w	r2, #4294967295
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43da      	mvns	r2, r3
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	401a      	ands	r2, r3
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001014:	f04f 31ff 	mov.w	r1, #4294967295
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	fa01 f303 	lsl.w	r3, r1, r3
 800101e:	43d9      	mvns	r1, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	4313      	orrs	r3, r2
         );
}
 8001026:	4618      	mov	r0, r3
 8001028:	3724      	adds	r7, #36	@ 0x24
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr

08001030 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3b01      	subs	r3, #1
 800103c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001040:	d301      	bcc.n	8001046 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001042:	2301      	movs	r3, #1
 8001044:	e00f      	b.n	8001066 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001046:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <SysTick_Config+0x40>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3b01      	subs	r3, #1
 800104c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800104e:	210f      	movs	r1, #15
 8001050:	f04f 30ff 	mov.w	r0, #4294967295
 8001054:	f7ff ff90 	bl	8000f78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001058:	4b05      	ldr	r3, [pc, #20]	@ (8001070 <SysTick_Config+0x40>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105e:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <SysTick_Config+0x40>)
 8001060:	2207      	movs	r2, #7
 8001062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	e000e010 	.word	0xe000e010

08001074 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff49 	bl	8000f14 <__NVIC_SetPriorityGrouping>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800108a:	b580      	push	{r7, lr}
 800108c:	b086      	sub	sp, #24
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
 8001096:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800109c:	f7ff ff5e 	bl	8000f5c <__NVIC_GetPriorityGrouping>
 80010a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	6978      	ldr	r0, [r7, #20]
 80010a8:	f7ff ff90 	bl	8000fcc <NVIC_EncodePriority>
 80010ac:	4602      	mov	r2, r0
 80010ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b2:	4611      	mov	r1, r2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff5f 	bl	8000f78 <__NVIC_SetPriority>
}
 80010ba:	bf00      	nop
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ffb0 	bl	8001030 <SysTick_Config>
 80010d0:	4603      	mov	r3, r0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010dc:	b480      	push	{r7}
 80010de:	b08b      	sub	sp, #44	@ 0x2c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010e6:	2300      	movs	r3, #0
 80010e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010ea:	2300      	movs	r3, #0
 80010ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ee:	e169      	b.n	80013c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010f0:	2201      	movs	r2, #1
 80010f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	69fa      	ldr	r2, [r7, #28]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	429a      	cmp	r2, r3
 800110a:	f040 8158 	bne.w	80013be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	4a9a      	ldr	r2, [pc, #616]	@ (800137c <HAL_GPIO_Init+0x2a0>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d05e      	beq.n	80011d6 <HAL_GPIO_Init+0xfa>
 8001118:	4a98      	ldr	r2, [pc, #608]	@ (800137c <HAL_GPIO_Init+0x2a0>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d875      	bhi.n	800120a <HAL_GPIO_Init+0x12e>
 800111e:	4a98      	ldr	r2, [pc, #608]	@ (8001380 <HAL_GPIO_Init+0x2a4>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d058      	beq.n	80011d6 <HAL_GPIO_Init+0xfa>
 8001124:	4a96      	ldr	r2, [pc, #600]	@ (8001380 <HAL_GPIO_Init+0x2a4>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d86f      	bhi.n	800120a <HAL_GPIO_Init+0x12e>
 800112a:	4a96      	ldr	r2, [pc, #600]	@ (8001384 <HAL_GPIO_Init+0x2a8>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d052      	beq.n	80011d6 <HAL_GPIO_Init+0xfa>
 8001130:	4a94      	ldr	r2, [pc, #592]	@ (8001384 <HAL_GPIO_Init+0x2a8>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d869      	bhi.n	800120a <HAL_GPIO_Init+0x12e>
 8001136:	4a94      	ldr	r2, [pc, #592]	@ (8001388 <HAL_GPIO_Init+0x2ac>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d04c      	beq.n	80011d6 <HAL_GPIO_Init+0xfa>
 800113c:	4a92      	ldr	r2, [pc, #584]	@ (8001388 <HAL_GPIO_Init+0x2ac>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d863      	bhi.n	800120a <HAL_GPIO_Init+0x12e>
 8001142:	4a92      	ldr	r2, [pc, #584]	@ (800138c <HAL_GPIO_Init+0x2b0>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d046      	beq.n	80011d6 <HAL_GPIO_Init+0xfa>
 8001148:	4a90      	ldr	r2, [pc, #576]	@ (800138c <HAL_GPIO_Init+0x2b0>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d85d      	bhi.n	800120a <HAL_GPIO_Init+0x12e>
 800114e:	2b12      	cmp	r3, #18
 8001150:	d82a      	bhi.n	80011a8 <HAL_GPIO_Init+0xcc>
 8001152:	2b12      	cmp	r3, #18
 8001154:	d859      	bhi.n	800120a <HAL_GPIO_Init+0x12e>
 8001156:	a201      	add	r2, pc, #4	@ (adr r2, 800115c <HAL_GPIO_Init+0x80>)
 8001158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115c:	080011d7 	.word	0x080011d7
 8001160:	080011b1 	.word	0x080011b1
 8001164:	080011c3 	.word	0x080011c3
 8001168:	08001205 	.word	0x08001205
 800116c:	0800120b 	.word	0x0800120b
 8001170:	0800120b 	.word	0x0800120b
 8001174:	0800120b 	.word	0x0800120b
 8001178:	0800120b 	.word	0x0800120b
 800117c:	0800120b 	.word	0x0800120b
 8001180:	0800120b 	.word	0x0800120b
 8001184:	0800120b 	.word	0x0800120b
 8001188:	0800120b 	.word	0x0800120b
 800118c:	0800120b 	.word	0x0800120b
 8001190:	0800120b 	.word	0x0800120b
 8001194:	0800120b 	.word	0x0800120b
 8001198:	0800120b 	.word	0x0800120b
 800119c:	0800120b 	.word	0x0800120b
 80011a0:	080011b9 	.word	0x080011b9
 80011a4:	080011cd 	.word	0x080011cd
 80011a8:	4a79      	ldr	r2, [pc, #484]	@ (8001390 <HAL_GPIO_Init+0x2b4>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d013      	beq.n	80011d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011ae:	e02c      	b.n	800120a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	623b      	str	r3, [r7, #32]
          break;
 80011b6:	e029      	b.n	800120c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	3304      	adds	r3, #4
 80011be:	623b      	str	r3, [r7, #32]
          break;
 80011c0:	e024      	b.n	800120c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	3308      	adds	r3, #8
 80011c8:	623b      	str	r3, [r7, #32]
          break;
 80011ca:	e01f      	b.n	800120c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	330c      	adds	r3, #12
 80011d2:	623b      	str	r3, [r7, #32]
          break;
 80011d4:	e01a      	b.n	800120c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d102      	bne.n	80011e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011de:	2304      	movs	r3, #4
 80011e0:	623b      	str	r3, [r7, #32]
          break;
 80011e2:	e013      	b.n	800120c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d105      	bne.n	80011f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011ec:	2308      	movs	r3, #8
 80011ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	69fa      	ldr	r2, [r7, #28]
 80011f4:	611a      	str	r2, [r3, #16]
          break;
 80011f6:	e009      	b.n	800120c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011f8:	2308      	movs	r3, #8
 80011fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	69fa      	ldr	r2, [r7, #28]
 8001200:	615a      	str	r2, [r3, #20]
          break;
 8001202:	e003      	b.n	800120c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
          break;
 8001208:	e000      	b.n	800120c <HAL_GPIO_Init+0x130>
          break;
 800120a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	2bff      	cmp	r3, #255	@ 0xff
 8001210:	d801      	bhi.n	8001216 <HAL_GPIO_Init+0x13a>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	e001      	b.n	800121a <HAL_GPIO_Init+0x13e>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3304      	adds	r3, #4
 800121a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	2bff      	cmp	r3, #255	@ 0xff
 8001220:	d802      	bhi.n	8001228 <HAL_GPIO_Init+0x14c>
 8001222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	e002      	b.n	800122e <HAL_GPIO_Init+0x152>
 8001228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800122a:	3b08      	subs	r3, #8
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	210f      	movs	r1, #15
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	fa01 f303 	lsl.w	r3, r1, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	401a      	ands	r2, r3
 8001240:	6a39      	ldr	r1, [r7, #32]
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	fa01 f303 	lsl.w	r3, r1, r3
 8001248:	431a      	orrs	r2, r3
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001256:	2b00      	cmp	r3, #0
 8001258:	f000 80b1 	beq.w	80013be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800125c:	4b4d      	ldr	r3, [pc, #308]	@ (8001394 <HAL_GPIO_Init+0x2b8>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	4a4c      	ldr	r2, [pc, #304]	@ (8001394 <HAL_GPIO_Init+0x2b8>)
 8001262:	f043 0301 	orr.w	r3, r3, #1
 8001266:	6193      	str	r3, [r2, #24]
 8001268:	4b4a      	ldr	r3, [pc, #296]	@ (8001394 <HAL_GPIO_Init+0x2b8>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	f003 0301 	and.w	r3, r3, #1
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001274:	4a48      	ldr	r2, [pc, #288]	@ (8001398 <HAL_GPIO_Init+0x2bc>)
 8001276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001278:	089b      	lsrs	r3, r3, #2
 800127a:	3302      	adds	r3, #2
 800127c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001280:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001284:	f003 0303 	and.w	r3, r3, #3
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	220f      	movs	r2, #15
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	4013      	ands	r3, r2
 8001296:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a40      	ldr	r2, [pc, #256]	@ (800139c <HAL_GPIO_Init+0x2c0>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d013      	beq.n	80012c8 <HAL_GPIO_Init+0x1ec>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a3f      	ldr	r2, [pc, #252]	@ (80013a0 <HAL_GPIO_Init+0x2c4>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d00d      	beq.n	80012c4 <HAL_GPIO_Init+0x1e8>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a3e      	ldr	r2, [pc, #248]	@ (80013a4 <HAL_GPIO_Init+0x2c8>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d007      	beq.n	80012c0 <HAL_GPIO_Init+0x1e4>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a3d      	ldr	r2, [pc, #244]	@ (80013a8 <HAL_GPIO_Init+0x2cc>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d101      	bne.n	80012bc <HAL_GPIO_Init+0x1e0>
 80012b8:	2303      	movs	r3, #3
 80012ba:	e006      	b.n	80012ca <HAL_GPIO_Init+0x1ee>
 80012bc:	2304      	movs	r3, #4
 80012be:	e004      	b.n	80012ca <HAL_GPIO_Init+0x1ee>
 80012c0:	2302      	movs	r3, #2
 80012c2:	e002      	b.n	80012ca <HAL_GPIO_Init+0x1ee>
 80012c4:	2301      	movs	r3, #1
 80012c6:	e000      	b.n	80012ca <HAL_GPIO_Init+0x1ee>
 80012c8:	2300      	movs	r3, #0
 80012ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012cc:	f002 0203 	and.w	r2, r2, #3
 80012d0:	0092      	lsls	r2, r2, #2
 80012d2:	4093      	lsls	r3, r2
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012da:	492f      	ldr	r1, [pc, #188]	@ (8001398 <HAL_GPIO_Init+0x2bc>)
 80012dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012de:	089b      	lsrs	r3, r3, #2
 80012e0:	3302      	adds	r3, #2
 80012e2:	68fa      	ldr	r2, [r7, #12]
 80012e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d006      	beq.n	8001302 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012f4:	4b2d      	ldr	r3, [pc, #180]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 80012f6:	689a      	ldr	r2, [r3, #8]
 80012f8:	492c      	ldr	r1, [pc, #176]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	608b      	str	r3, [r1, #8]
 8001300:	e006      	b.n	8001310 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001302:	4b2a      	ldr	r3, [pc, #168]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 8001304:	689a      	ldr	r2, [r3, #8]
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	43db      	mvns	r3, r3
 800130a:	4928      	ldr	r1, [pc, #160]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 800130c:	4013      	ands	r3, r2
 800130e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d006      	beq.n	800132a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800131c:	4b23      	ldr	r3, [pc, #140]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 800131e:	68da      	ldr	r2, [r3, #12]
 8001320:	4922      	ldr	r1, [pc, #136]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	4313      	orrs	r3, r2
 8001326:	60cb      	str	r3, [r1, #12]
 8001328:	e006      	b.n	8001338 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800132a:	4b20      	ldr	r3, [pc, #128]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 800132c:	68da      	ldr	r2, [r3, #12]
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	43db      	mvns	r3, r3
 8001332:	491e      	ldr	r1, [pc, #120]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 8001334:	4013      	ands	r3, r2
 8001336:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d006      	beq.n	8001352 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001344:	4b19      	ldr	r3, [pc, #100]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 8001346:	685a      	ldr	r2, [r3, #4]
 8001348:	4918      	ldr	r1, [pc, #96]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	4313      	orrs	r3, r2
 800134e:	604b      	str	r3, [r1, #4]
 8001350:	e006      	b.n	8001360 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001352:	4b16      	ldr	r3, [pc, #88]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	43db      	mvns	r3, r3
 800135a:	4914      	ldr	r1, [pc, #80]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 800135c:	4013      	ands	r3, r2
 800135e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d021      	beq.n	80013b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800136c:	4b0f      	ldr	r3, [pc, #60]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	490e      	ldr	r1, [pc, #56]	@ (80013ac <HAL_GPIO_Init+0x2d0>)
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	4313      	orrs	r3, r2
 8001376:	600b      	str	r3, [r1, #0]
 8001378:	e021      	b.n	80013be <HAL_GPIO_Init+0x2e2>
 800137a:	bf00      	nop
 800137c:	10320000 	.word	0x10320000
 8001380:	10310000 	.word	0x10310000
 8001384:	10220000 	.word	0x10220000
 8001388:	10210000 	.word	0x10210000
 800138c:	10120000 	.word	0x10120000
 8001390:	10110000 	.word	0x10110000
 8001394:	40021000 	.word	0x40021000
 8001398:	40010000 	.word	0x40010000
 800139c:	40010800 	.word	0x40010800
 80013a0:	40010c00 	.word	0x40010c00
 80013a4:	40011000 	.word	0x40011000
 80013a8:	40011400 	.word	0x40011400
 80013ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013b0:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <HAL_GPIO_Init+0x304>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	43db      	mvns	r3, r3
 80013b8:	4909      	ldr	r1, [pc, #36]	@ (80013e0 <HAL_GPIO_Init+0x304>)
 80013ba:	4013      	ands	r3, r2
 80013bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c0:	3301      	adds	r3, #1
 80013c2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ca:	fa22 f303 	lsr.w	r3, r2, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	f47f ae8e 	bne.w	80010f0 <HAL_GPIO_Init+0x14>
  }
}
 80013d4:	bf00      	nop
 80013d6:	bf00      	nop
 80013d8:	372c      	adds	r7, #44	@ 0x2c
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr
 80013e0:	40010400 	.word	0x40010400

080013e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
 80013f0:	4613      	mov	r3, r2
 80013f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013f4:	787b      	ldrb	r3, [r7, #1]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013fa:	887a      	ldrh	r2, [r7, #2]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001400:	e003      	b.n	800140a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001402:	887b      	ldrh	r3, [r7, #2]
 8001404:	041a      	lsls	r2, r3, #16
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	611a      	str	r2, [r3, #16]
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	4013      	ands	r3, r2
 800142c:	041a      	lsls	r2, r3, #16
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	43d9      	mvns	r1, r3
 8001432:	887b      	ldrh	r3, [r7, #2]
 8001434:	400b      	ands	r3, r1
 8001436:	431a      	orrs	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	611a      	str	r2, [r3, #16]
}
 800143c:	bf00      	nop
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr
	...

08001448 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e272      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	f000 8087 	beq.w	8001576 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001468:	4b92      	ldr	r3, [pc, #584]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 030c 	and.w	r3, r3, #12
 8001470:	2b04      	cmp	r3, #4
 8001472:	d00c      	beq.n	800148e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001474:	4b8f      	ldr	r3, [pc, #572]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f003 030c 	and.w	r3, r3, #12
 800147c:	2b08      	cmp	r3, #8
 800147e:	d112      	bne.n	80014a6 <HAL_RCC_OscConfig+0x5e>
 8001480:	4b8c      	ldr	r3, [pc, #560]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800148c:	d10b      	bne.n	80014a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800148e:	4b89      	ldr	r3, [pc, #548]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d06c      	beq.n	8001574 <HAL_RCC_OscConfig+0x12c>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d168      	bne.n	8001574 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e24c      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ae:	d106      	bne.n	80014be <HAL_RCC_OscConfig+0x76>
 80014b0:	4b80      	ldr	r3, [pc, #512]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a7f      	ldr	r2, [pc, #508]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014ba:	6013      	str	r3, [r2, #0]
 80014bc:	e02e      	b.n	800151c <HAL_RCC_OscConfig+0xd4>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d10c      	bne.n	80014e0 <HAL_RCC_OscConfig+0x98>
 80014c6:	4b7b      	ldr	r3, [pc, #492]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a7a      	ldr	r2, [pc, #488]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014d0:	6013      	str	r3, [r2, #0]
 80014d2:	4b78      	ldr	r3, [pc, #480]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a77      	ldr	r2, [pc, #476]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	e01d      	b.n	800151c <HAL_RCC_OscConfig+0xd4>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014e8:	d10c      	bne.n	8001504 <HAL_RCC_OscConfig+0xbc>
 80014ea:	4b72      	ldr	r3, [pc, #456]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a71      	ldr	r2, [pc, #452]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	4b6f      	ldr	r3, [pc, #444]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a6e      	ldr	r2, [pc, #440]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	e00b      	b.n	800151c <HAL_RCC_OscConfig+0xd4>
 8001504:	4b6b      	ldr	r3, [pc, #428]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a6a      	ldr	r2, [pc, #424]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800150a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	4b68      	ldr	r3, [pc, #416]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a67      	ldr	r2, [pc, #412]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001516:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800151a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d013      	beq.n	800154c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001524:	f7ff fa84 	bl	8000a30 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800152c:	f7ff fa80 	bl	8000a30 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b64      	cmp	r3, #100	@ 0x64
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e200      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153e:	4b5d      	ldr	r3, [pc, #372]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d0f0      	beq.n	800152c <HAL_RCC_OscConfig+0xe4>
 800154a:	e014      	b.n	8001576 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154c:	f7ff fa70 	bl	8000a30 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001554:	f7ff fa6c 	bl	8000a30 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b64      	cmp	r3, #100	@ 0x64
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e1ec      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001566:	4b53      	ldr	r3, [pc, #332]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0x10c>
 8001572:	e000      	b.n	8001576 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001574:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d063      	beq.n	800164a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001582:	4b4c      	ldr	r3, [pc, #304]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 030c 	and.w	r3, r3, #12
 800158a:	2b00      	cmp	r3, #0
 800158c:	d00b      	beq.n	80015a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800158e:	4b49      	ldr	r3, [pc, #292]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 030c 	and.w	r3, r3, #12
 8001596:	2b08      	cmp	r3, #8
 8001598:	d11c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x18c>
 800159a:	4b46      	ldr	r3, [pc, #280]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d116      	bne.n	80015d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a6:	4b43      	ldr	r3, [pc, #268]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <HAL_RCC_OscConfig+0x176>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d001      	beq.n	80015be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e1c0      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015be:	4b3d      	ldr	r3, [pc, #244]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	4939      	ldr	r1, [pc, #228]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d2:	e03a      	b.n	800164a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d020      	beq.n	800161e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015dc:	4b36      	ldr	r3, [pc, #216]	@ (80016b8 <HAL_RCC_OscConfig+0x270>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff fa25 	bl	8000a30 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ea:	f7ff fa21 	bl	8000a30 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e1a1      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fc:	4b2d      	ldr	r3, [pc, #180]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001608:	4b2a      	ldr	r3, [pc, #168]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	695b      	ldr	r3, [r3, #20]
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4927      	ldr	r1, [pc, #156]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001618:	4313      	orrs	r3, r2
 800161a:	600b      	str	r3, [r1, #0]
 800161c:	e015      	b.n	800164a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800161e:	4b26      	ldr	r3, [pc, #152]	@ (80016b8 <HAL_RCC_OscConfig+0x270>)
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001624:	f7ff fa04 	bl	8000a30 <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800162c:	f7ff fa00 	bl	8000a30 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e180      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163e:	4b1d      	ldr	r3, [pc, #116]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f0      	bne.n	800162c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0308 	and.w	r3, r3, #8
 8001652:	2b00      	cmp	r3, #0
 8001654:	d03a      	beq.n	80016cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d019      	beq.n	8001692 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800165e:	4b17      	ldr	r3, [pc, #92]	@ (80016bc <HAL_RCC_OscConfig+0x274>)
 8001660:	2201      	movs	r2, #1
 8001662:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001664:	f7ff f9e4 	bl	8000a30 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800166c:	f7ff f9e0 	bl	8000a30 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e160      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800167e:	4b0d      	ldr	r3, [pc, #52]	@ (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800168a:	2001      	movs	r0, #1
 800168c:	f000 face 	bl	8001c2c <RCC_Delay>
 8001690:	e01c      	b.n	80016cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_RCC_OscConfig+0x274>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001698:	f7ff f9ca 	bl	8000a30 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800169e:	e00f      	b.n	80016c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff f9c6 	bl	8000a30 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d908      	bls.n	80016c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e146      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	42420000 	.word	0x42420000
 80016bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c0:	4b92      	ldr	r3, [pc, #584]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1e9      	bne.n	80016a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 80a6 	beq.w	8001826 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016da:	2300      	movs	r3, #0
 80016dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016de:	4b8b      	ldr	r3, [pc, #556]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10d      	bne.n	8001706 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ea:	4b88      	ldr	r3, [pc, #544]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	4a87      	ldr	r2, [pc, #540]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f4:	61d3      	str	r3, [r2, #28]
 80016f6:	4b85      	ldr	r3, [pc, #532]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001702:	2301      	movs	r3, #1
 8001704:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001706:	4b82      	ldr	r3, [pc, #520]	@ (8001910 <HAL_RCC_OscConfig+0x4c8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800170e:	2b00      	cmp	r3, #0
 8001710:	d118      	bne.n	8001744 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001712:	4b7f      	ldr	r3, [pc, #508]	@ (8001910 <HAL_RCC_OscConfig+0x4c8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a7e      	ldr	r2, [pc, #504]	@ (8001910 <HAL_RCC_OscConfig+0x4c8>)
 8001718:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800171c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800171e:	f7ff f987 	bl	8000a30 <HAL_GetTick>
 8001722:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001724:	e008      	b.n	8001738 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001726:	f7ff f983 	bl	8000a30 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b64      	cmp	r3, #100	@ 0x64
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e103      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001738:	4b75      	ldr	r3, [pc, #468]	@ (8001910 <HAL_RCC_OscConfig+0x4c8>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0f0      	beq.n	8001726 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d106      	bne.n	800175a <HAL_RCC_OscConfig+0x312>
 800174c:	4b6f      	ldr	r3, [pc, #444]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	4a6e      	ldr	r2, [pc, #440]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	6213      	str	r3, [r2, #32]
 8001758:	e02d      	b.n	80017b6 <HAL_RCC_OscConfig+0x36e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d10c      	bne.n	800177c <HAL_RCC_OscConfig+0x334>
 8001762:	4b6a      	ldr	r3, [pc, #424]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001764:	6a1b      	ldr	r3, [r3, #32]
 8001766:	4a69      	ldr	r2, [pc, #420]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001768:	f023 0301 	bic.w	r3, r3, #1
 800176c:	6213      	str	r3, [r2, #32]
 800176e:	4b67      	ldr	r3, [pc, #412]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	4a66      	ldr	r2, [pc, #408]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001774:	f023 0304 	bic.w	r3, r3, #4
 8001778:	6213      	str	r3, [r2, #32]
 800177a:	e01c      	b.n	80017b6 <HAL_RCC_OscConfig+0x36e>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	2b05      	cmp	r3, #5
 8001782:	d10c      	bne.n	800179e <HAL_RCC_OscConfig+0x356>
 8001784:	4b61      	ldr	r3, [pc, #388]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	4a60      	ldr	r2, [pc, #384]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 800178a:	f043 0304 	orr.w	r3, r3, #4
 800178e:	6213      	str	r3, [r2, #32]
 8001790:	4b5e      	ldr	r3, [pc, #376]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001792:	6a1b      	ldr	r3, [r3, #32]
 8001794:	4a5d      	ldr	r2, [pc, #372]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001796:	f043 0301 	orr.w	r3, r3, #1
 800179a:	6213      	str	r3, [r2, #32]
 800179c:	e00b      	b.n	80017b6 <HAL_RCC_OscConfig+0x36e>
 800179e:	4b5b      	ldr	r3, [pc, #364]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	4a5a      	ldr	r2, [pc, #360]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	f023 0301 	bic.w	r3, r3, #1
 80017a8:	6213      	str	r3, [r2, #32]
 80017aa:	4b58      	ldr	r3, [pc, #352]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	4a57      	ldr	r2, [pc, #348]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017b0:	f023 0304 	bic.w	r3, r3, #4
 80017b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d015      	beq.n	80017ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017be:	f7ff f937 	bl	8000a30 <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c4:	e00a      	b.n	80017dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017c6:	f7ff f933 	bl	8000a30 <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e0b1      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017dc:	4b4b      	ldr	r3, [pc, #300]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017de:	6a1b      	ldr	r3, [r3, #32]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0ee      	beq.n	80017c6 <HAL_RCC_OscConfig+0x37e>
 80017e8:	e014      	b.n	8001814 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ea:	f7ff f921 	bl	8000a30 <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f0:	e00a      	b.n	8001808 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f2:	f7ff f91d 	bl	8000a30 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001800:	4293      	cmp	r3, r2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e09b      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001808:	4b40      	ldr	r3, [pc, #256]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1ee      	bne.n	80017f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001814:	7dfb      	ldrb	r3, [r7, #23]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d105      	bne.n	8001826 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800181a:	4b3c      	ldr	r3, [pc, #240]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	4a3b      	ldr	r2, [pc, #236]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001820:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001824:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	2b00      	cmp	r3, #0
 800182c:	f000 8087 	beq.w	800193e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001830:	4b36      	ldr	r3, [pc, #216]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 030c 	and.w	r3, r3, #12
 8001838:	2b08      	cmp	r3, #8
 800183a:	d061      	beq.n	8001900 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d146      	bne.n	80018d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001844:	4b33      	ldr	r3, [pc, #204]	@ (8001914 <HAL_RCC_OscConfig+0x4cc>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184a:	f7ff f8f1 	bl	8000a30 <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001850:	e008      	b.n	8001864 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001852:	f7ff f8ed 	bl	8000a30 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b02      	cmp	r3, #2
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e06d      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001864:	4b29      	ldr	r3, [pc, #164]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1f0      	bne.n	8001852 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001878:	d108      	bne.n	800188c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800187a:	4b24      	ldr	r3, [pc, #144]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	4921      	ldr	r1, [pc, #132]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001888:	4313      	orrs	r3, r2
 800188a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800188c:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a19      	ldr	r1, [r3, #32]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189c:	430b      	orrs	r3, r1
 800189e:	491b      	ldr	r1, [pc, #108]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80018a0:	4313      	orrs	r3, r2
 80018a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <HAL_RCC_OscConfig+0x4cc>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018aa:	f7ff f8c1 	bl	8000a30 <HAL_GetTick>
 80018ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018b0:	e008      	b.n	80018c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b2:	f7ff f8bd 	bl	8000a30 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d901      	bls.n	80018c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018c0:	2303      	movs	r3, #3
 80018c2:	e03d      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018c4:	4b11      	ldr	r3, [pc, #68]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0f0      	beq.n	80018b2 <HAL_RCC_OscConfig+0x46a>
 80018d0:	e035      	b.n	800193e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d2:	4b10      	ldr	r3, [pc, #64]	@ (8001914 <HAL_RCC_OscConfig+0x4cc>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d8:	f7ff f8aa 	bl	8000a30 <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e0:	f7ff f8a6 	bl	8000a30 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e026      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <HAL_RCC_OscConfig+0x4c4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f0      	bne.n	80018e0 <HAL_RCC_OscConfig+0x498>
 80018fe:	e01e      	b.n	800193e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69db      	ldr	r3, [r3, #28]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d107      	bne.n	8001918 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e019      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
 800190c:	40021000 	.word	0x40021000
 8001910:	40007000 	.word	0x40007000
 8001914:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001918:	4b0b      	ldr	r3, [pc, #44]	@ (8001948 <HAL_RCC_OscConfig+0x500>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a1b      	ldr	r3, [r3, #32]
 8001928:	429a      	cmp	r2, r3
 800192a:	d106      	bne.n	800193a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001936:	429a      	cmp	r2, r3
 8001938:	d001      	beq.n	800193e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e000      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40021000 	.word	0x40021000

0800194c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e0d0      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001960:	4b6a      	ldr	r3, [pc, #424]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0307 	and.w	r3, r3, #7
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d910      	bls.n	8001990 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196e:	4b67      	ldr	r3, [pc, #412]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 0207 	bic.w	r2, r3, #7
 8001976:	4965      	ldr	r1, [pc, #404]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	4313      	orrs	r3, r2
 800197c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800197e:	4b63      	ldr	r3, [pc, #396]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	429a      	cmp	r2, r3
 800198a:	d001      	beq.n	8001990 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e0b8      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d020      	beq.n	80019de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019a8:	4b59      	ldr	r3, [pc, #356]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	4a58      	ldr	r2, [pc, #352]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80019b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d005      	beq.n	80019cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019c0:	4b53      	ldr	r3, [pc, #332]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	4a52      	ldr	r2, [pc, #328]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80019ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019cc:	4b50      	ldr	r3, [pc, #320]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	494d      	ldr	r1, [pc, #308]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d040      	beq.n	8001a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d107      	bne.n	8001a02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f2:	4b47      	ldr	r3, [pc, #284]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d115      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e07f      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d107      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0a:	4b41      	ldr	r3, [pc, #260]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d109      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e073      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e06b      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a2a:	4b39      	ldr	r3, [pc, #228]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f023 0203 	bic.w	r2, r3, #3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	4936      	ldr	r1, [pc, #216]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a3c:	f7fe fff8 	bl	8000a30 <HAL_GetTick>
 8001a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a42:	e00a      	b.n	8001a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a44:	f7fe fff4 	bl	8000a30 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e053      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 020c 	and.w	r2, r3, #12
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d1eb      	bne.n	8001a44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a6c:	4b27      	ldr	r3, [pc, #156]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d210      	bcs.n	8001a9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7a:	4b24      	ldr	r3, [pc, #144]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 0207 	bic.w	r2, r3, #7
 8001a82:	4922      	ldr	r1, [pc, #136]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8a:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e032      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d008      	beq.n	8001aba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aa8:	4b19      	ldr	r3, [pc, #100]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	4916      	ldr	r1, [pc, #88]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0308 	and.w	r3, r3, #8
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d009      	beq.n	8001ada <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ac6:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	490e      	ldr	r1, [pc, #56]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ada:	f000 f821 	bl	8001b20 <HAL_RCC_GetSysClockFreq>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	091b      	lsrs	r3, r3, #4
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	490a      	ldr	r1, [pc, #40]	@ (8001b14 <HAL_RCC_ClockConfig+0x1c8>)
 8001aec:	5ccb      	ldrb	r3, [r1, r3]
 8001aee:	fa22 f303 	lsr.w	r3, r2, r3
 8001af2:	4a09      	ldr	r2, [pc, #36]	@ (8001b18 <HAL_RCC_ClockConfig+0x1cc>)
 8001af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001af6:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <HAL_RCC_ClockConfig+0x1d0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe ff56 	bl	80009ac <HAL_InitTick>

  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40022000 	.word	0x40022000
 8001b10:	40021000 	.word	0x40021000
 8001b14:	08003bec 	.word	0x08003bec
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	20000004 	.word	0x20000004

08001b20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	2300      	movs	r3, #0
 8001b34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f003 030c 	and.w	r3, r3, #12
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	d002      	beq.n	8001b50 <HAL_RCC_GetSysClockFreq+0x30>
 8001b4a:	2b08      	cmp	r3, #8
 8001b4c:	d003      	beq.n	8001b56 <HAL_RCC_GetSysClockFreq+0x36>
 8001b4e:	e027      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b50:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b52:	613b      	str	r3, [r7, #16]
      break;
 8001b54:	e027      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	0c9b      	lsrs	r3, r3, #18
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	4a17      	ldr	r2, [pc, #92]	@ (8001bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b60:	5cd3      	ldrb	r3, [r2, r3]
 8001b62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d010      	beq.n	8001b90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b6e:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	0c5b      	lsrs	r3, r3, #17
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	4a11      	ldr	r2, [pc, #68]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b7a:	5cd3      	ldrb	r3, [r2, r3]
 8001b7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b82:	fb03 f202 	mul.w	r2, r3, r2
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	e004      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a0c      	ldr	r2, [pc, #48]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b94:	fb02 f303 	mul.w	r3, r2, r3
 8001b98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	613b      	str	r3, [r7, #16]
      break;
 8001b9e:	e002      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ba0:	4b05      	ldr	r3, [pc, #20]	@ (8001bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ba2:	613b      	str	r3, [r7, #16]
      break;
 8001ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ba6:	693b      	ldr	r3, [r7, #16]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	371c      	adds	r7, #28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	007a1200 	.word	0x007a1200
 8001bbc:	08003c04 	.word	0x08003c04
 8001bc0:	08003c14 	.word	0x08003c14
 8001bc4:	003d0900 	.word	0x003d0900

08001bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bcc:	4b02      	ldr	r3, [pc, #8]	@ (8001bd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr
 8001bd8:	20000000 	.word	0x20000000

08001bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001be0:	f7ff fff2 	bl	8001bc8 <HAL_RCC_GetHCLKFreq>
 8001be4:	4602      	mov	r2, r0
 8001be6:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	0a1b      	lsrs	r3, r3, #8
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	4903      	ldr	r1, [pc, #12]	@ (8001c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bf2:	5ccb      	ldrb	r3, [r1, r3]
 8001bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	08003bfc 	.word	0x08003bfc

08001c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c08:	f7ff ffde 	bl	8001bc8 <HAL_RCC_GetHCLKFreq>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	0adb      	lsrs	r3, r3, #11
 8001c14:	f003 0307 	and.w	r3, r3, #7
 8001c18:	4903      	ldr	r1, [pc, #12]	@ (8001c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c1a:	5ccb      	ldrb	r3, [r1, r3]
 8001c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000
 8001c28:	08003bfc 	.word	0x08003bfc

08001c2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c34:	4b0a      	ldr	r3, [pc, #40]	@ (8001c60 <RCC_Delay+0x34>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <RCC_Delay+0x38>)
 8001c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3e:	0a5b      	lsrs	r3, r3, #9
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	fb02 f303 	mul.w	r3, r2, r3
 8001c46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c48:	bf00      	nop
  }
  while (Delay --);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	1e5a      	subs	r2, r3, #1
 8001c4e:	60fa      	str	r2, [r7, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1f9      	bne.n	8001c48 <RCC_Delay+0x1c>
}
 8001c54:	bf00      	nop
 8001c56:	bf00      	nop
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	20000000 	.word	0x20000000
 8001c64:	10624dd3 	.word	0x10624dd3

08001c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e041      	b.n	8001cfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d106      	bne.n	8001c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7fe fd04 	bl	800069c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2202      	movs	r2, #2
 8001c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3304      	adds	r3, #4
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	f000 fab2 	bl	8002210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b082      	sub	sp, #8
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d101      	bne.n	8001d18 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e041      	b.n	8001d9c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d106      	bne.n	8001d32 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 f839 	bl	8001da4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2202      	movs	r2, #2
 8001d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3304      	adds	r3, #4
 8001d42:	4619      	mov	r1, r3
 8001d44:	4610      	mov	r0, r2
 8001d46:	f000 fa63 	bl	8002210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2201      	movs	r2, #1
 8001d56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2201      	movs	r2, #1
 8001d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2201      	movs	r2, #1
 8001d86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2201      	movs	r2, #1
 8001d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001dac:	bf00      	nop
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
	...

08001db8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d109      	bne.n	8001ddc <HAL_TIM_PWM_Start+0x24>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	bf14      	ite	ne
 8001dd4:	2301      	movne	r3, #1
 8001dd6:	2300      	moveq	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	e022      	b.n	8001e22 <HAL_TIM_PWM_Start+0x6a>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	d109      	bne.n	8001df6 <HAL_TIM_PWM_Start+0x3e>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	bf14      	ite	ne
 8001dee:	2301      	movne	r3, #1
 8001df0:	2300      	moveq	r3, #0
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	e015      	b.n	8001e22 <HAL_TIM_PWM_Start+0x6a>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d109      	bne.n	8001e10 <HAL_TIM_PWM_Start+0x58>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	bf14      	ite	ne
 8001e08:	2301      	movne	r3, #1
 8001e0a:	2300      	moveq	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	e008      	b.n	8001e22 <HAL_TIM_PWM_Start+0x6a>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	bf14      	ite	ne
 8001e1c:	2301      	movne	r3, #1
 8001e1e:	2300      	moveq	r3, #0
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e05e      	b.n	8001ee8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d104      	bne.n	8001e3a <HAL_TIM_PWM_Start+0x82>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2202      	movs	r2, #2
 8001e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e38:	e013      	b.n	8001e62 <HAL_TIM_PWM_Start+0xaa>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b04      	cmp	r3, #4
 8001e3e:	d104      	bne.n	8001e4a <HAL_TIM_PWM_Start+0x92>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2202      	movs	r2, #2
 8001e44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e48:	e00b      	b.n	8001e62 <HAL_TIM_PWM_Start+0xaa>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d104      	bne.n	8001e5a <HAL_TIM_PWM_Start+0xa2>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2202      	movs	r2, #2
 8001e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e58:	e003      	b.n	8001e62 <HAL_TIM_PWM_Start+0xaa>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2201      	movs	r2, #1
 8001e68:	6839      	ldr	r1, [r7, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f000 fc5c 	bl	8002728 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a1e      	ldr	r2, [pc, #120]	@ (8001ef0 <HAL_TIM_PWM_Start+0x138>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d107      	bne.n	8001e8a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a18      	ldr	r2, [pc, #96]	@ (8001ef0 <HAL_TIM_PWM_Start+0x138>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d00e      	beq.n	8001eb2 <HAL_TIM_PWM_Start+0xfa>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e9c:	d009      	beq.n	8001eb2 <HAL_TIM_PWM_Start+0xfa>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a14      	ldr	r2, [pc, #80]	@ (8001ef4 <HAL_TIM_PWM_Start+0x13c>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d004      	beq.n	8001eb2 <HAL_TIM_PWM_Start+0xfa>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a12      	ldr	r2, [pc, #72]	@ (8001ef8 <HAL_TIM_PWM_Start+0x140>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d111      	bne.n	8001ed6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f003 0307 	and.w	r3, r3, #7
 8001ebc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2b06      	cmp	r3, #6
 8001ec2:	d010      	beq.n	8001ee6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f042 0201 	orr.w	r2, r2, #1
 8001ed2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ed4:	e007      	b.n	8001ee6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f042 0201 	orr.w	r2, r2, #1
 8001ee4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40012c00 	.word	0x40012c00
 8001ef4:	40000400 	.word	0x40000400
 8001ef8:	40000800 	.word	0x40000800

08001efc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e0ae      	b.n	8002078 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b0c      	cmp	r3, #12
 8001f26:	f200 809f 	bhi.w	8002068 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f30:	08001f65 	.word	0x08001f65
 8001f34:	08002069 	.word	0x08002069
 8001f38:	08002069 	.word	0x08002069
 8001f3c:	08002069 	.word	0x08002069
 8001f40:	08001fa5 	.word	0x08001fa5
 8001f44:	08002069 	.word	0x08002069
 8001f48:	08002069 	.word	0x08002069
 8001f4c:	08002069 	.word	0x08002069
 8001f50:	08001fe7 	.word	0x08001fe7
 8001f54:	08002069 	.word	0x08002069
 8001f58:	08002069 	.word	0x08002069
 8001f5c:	08002069 	.word	0x08002069
 8001f60:	08002027 	.word	0x08002027
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f9be 	bl	80022ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	699a      	ldr	r2, [r3, #24]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f042 0208 	orr.w	r2, r2, #8
 8001f7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	699a      	ldr	r2, [r3, #24]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 0204 	bic.w	r2, r2, #4
 8001f8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6999      	ldr	r1, [r3, #24]
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	691a      	ldr	r2, [r3, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	619a      	str	r2, [r3, #24]
      break;
 8001fa2:	e064      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68b9      	ldr	r1, [r7, #8]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 fa04 	bl	80023b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	699a      	ldr	r2, [r3, #24]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699a      	ldr	r2, [r3, #24]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6999      	ldr	r1, [r3, #24]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	021a      	lsls	r2, r3, #8
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	619a      	str	r2, [r3, #24]
      break;
 8001fe4:	e043      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fa4d 	bl	800248c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	69da      	ldr	r2, [r3, #28]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f042 0208 	orr.w	r2, r2, #8
 8002000:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	69da      	ldr	r2, [r3, #28]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 0204 	bic.w	r2, r2, #4
 8002010:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	69d9      	ldr	r1, [r3, #28]
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	691a      	ldr	r2, [r3, #16]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	61da      	str	r2, [r3, #28]
      break;
 8002024:	e023      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fa97 	bl	8002560 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	69da      	ldr	r2, [r3, #28]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002040:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	69da      	ldr	r2, [r3, #28]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002050:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	69d9      	ldr	r1, [r3, #28]
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	021a      	lsls	r2, r3, #8
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	61da      	str	r2, [r3, #28]
      break;
 8002066:	e002      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	75fb      	strb	r3, [r7, #23]
      break;
 800206c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002076:	7dfb      	ldrb	r3, [r7, #23]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002094:	2b01      	cmp	r3, #1
 8002096:	d101      	bne.n	800209c <HAL_TIM_ConfigClockSource+0x1c>
 8002098:	2302      	movs	r3, #2
 800209a:	e0b4      	b.n	8002206 <HAL_TIM_ConfigClockSource+0x186>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2202      	movs	r2, #2
 80020a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80020ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80020c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68ba      	ldr	r2, [r7, #8]
 80020ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020d4:	d03e      	beq.n	8002154 <HAL_TIM_ConfigClockSource+0xd4>
 80020d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020da:	f200 8087 	bhi.w	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020e2:	f000 8086 	beq.w	80021f2 <HAL_TIM_ConfigClockSource+0x172>
 80020e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020ea:	d87f      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020ec:	2b70      	cmp	r3, #112	@ 0x70
 80020ee:	d01a      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0xa6>
 80020f0:	2b70      	cmp	r3, #112	@ 0x70
 80020f2:	d87b      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020f4:	2b60      	cmp	r3, #96	@ 0x60
 80020f6:	d050      	beq.n	800219a <HAL_TIM_ConfigClockSource+0x11a>
 80020f8:	2b60      	cmp	r3, #96	@ 0x60
 80020fa:	d877      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020fc:	2b50      	cmp	r3, #80	@ 0x50
 80020fe:	d03c      	beq.n	800217a <HAL_TIM_ConfigClockSource+0xfa>
 8002100:	2b50      	cmp	r3, #80	@ 0x50
 8002102:	d873      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 8002104:	2b40      	cmp	r3, #64	@ 0x40
 8002106:	d058      	beq.n	80021ba <HAL_TIM_ConfigClockSource+0x13a>
 8002108:	2b40      	cmp	r3, #64	@ 0x40
 800210a:	d86f      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 800210c:	2b30      	cmp	r3, #48	@ 0x30
 800210e:	d064      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002110:	2b30      	cmp	r3, #48	@ 0x30
 8002112:	d86b      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 8002114:	2b20      	cmp	r3, #32
 8002116:	d060      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002118:	2b20      	cmp	r3, #32
 800211a:	d867      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 800211c:	2b00      	cmp	r3, #0
 800211e:	d05c      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002120:	2b10      	cmp	r3, #16
 8002122:	d05a      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002124:	e062      	b.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002136:	f000 fad8 	bl	80026ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002148:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	609a      	str	r2, [r3, #8]
      break;
 8002152:	e04f      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002164:	f000 fac1 	bl	80026ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002176:	609a      	str	r2, [r3, #8]
      break;
 8002178:	e03c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002186:	461a      	mov	r2, r3
 8002188:	f000 fa38 	bl	80025fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2150      	movs	r1, #80	@ 0x50
 8002192:	4618      	mov	r0, r3
 8002194:	f000 fa8f 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 8002198:	e02c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021a6:	461a      	mov	r2, r3
 80021a8:	f000 fa56 	bl	8002658 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2160      	movs	r1, #96	@ 0x60
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 fa7f 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80021b8:	e01c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021c6:	461a      	mov	r2, r3
 80021c8:	f000 fa18 	bl	80025fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2140      	movs	r1, #64	@ 0x40
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 fa6f 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80021d8:	e00c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f000 fa66 	bl	80026b6 <TIM_ITRx_SetConfig>
      break;
 80021ea:	e003      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
      break;
 80021f0:	e000      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80021f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002204:	7bfb      	ldrb	r3, [r7, #15]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
	...

08002210 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a2f      	ldr	r2, [pc, #188]	@ (80022e0 <TIM_Base_SetConfig+0xd0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d00b      	beq.n	8002240 <TIM_Base_SetConfig+0x30>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800222e:	d007      	beq.n	8002240 <TIM_Base_SetConfig+0x30>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a2c      	ldr	r2, [pc, #176]	@ (80022e4 <TIM_Base_SetConfig+0xd4>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d003      	beq.n	8002240 <TIM_Base_SetConfig+0x30>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a2b      	ldr	r2, [pc, #172]	@ (80022e8 <TIM_Base_SetConfig+0xd8>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d108      	bne.n	8002252 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a22      	ldr	r2, [pc, #136]	@ (80022e0 <TIM_Base_SetConfig+0xd0>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d00b      	beq.n	8002272 <TIM_Base_SetConfig+0x62>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002260:	d007      	beq.n	8002272 <TIM_Base_SetConfig+0x62>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a1f      	ldr	r2, [pc, #124]	@ (80022e4 <TIM_Base_SetConfig+0xd4>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d003      	beq.n	8002272 <TIM_Base_SetConfig+0x62>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a1e      	ldr	r2, [pc, #120]	@ (80022e8 <TIM_Base_SetConfig+0xd8>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d108      	bne.n	8002284 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002278:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	4313      	orrs	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a0d      	ldr	r2, [pc, #52]	@ (80022e0 <TIM_Base_SetConfig+0xd0>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d103      	bne.n	80022b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	691a      	ldr	r2, [r3, #16]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d005      	beq.n	80022d6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	f023 0201 	bic.w	r2, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	611a      	str	r2, [r3, #16]
  }
}
 80022d6:	bf00      	nop
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr
 80022e0:	40012c00 	.word	0x40012c00
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40000800 	.word	0x40000800

080022ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	f023 0201 	bic.w	r2, r3, #1
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800231a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0303 	bic.w	r3, r3, #3
 8002322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	4313      	orrs	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f023 0302 	bic.w	r3, r3, #2
 8002334:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	4313      	orrs	r3, r2
 800233e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a1c      	ldr	r2, [pc, #112]	@ (80023b4 <TIM_OC1_SetConfig+0xc8>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d10c      	bne.n	8002362 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f023 0308 	bic.w	r3, r3, #8
 800234e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	4313      	orrs	r3, r2
 8002358:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f023 0304 	bic.w	r3, r3, #4
 8002360:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a13      	ldr	r2, [pc, #76]	@ (80023b4 <TIM_OC1_SetConfig+0xc8>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d111      	bne.n	800238e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	4313      	orrs	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4313      	orrs	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	621a      	str	r2, [r3, #32]
}
 80023a8:	bf00      	nop
 80023aa:	371c      	adds	r7, #28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40012c00 	.word	0x40012c00

080023b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b087      	sub	sp, #28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a1b      	ldr	r3, [r3, #32]
 80023c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	f023 0210 	bic.w	r2, r3, #16
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	021b      	lsls	r3, r3, #8
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	f023 0320 	bic.w	r3, r3, #32
 8002402:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	4313      	orrs	r3, r2
 800240e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a1d      	ldr	r2, [pc, #116]	@ (8002488 <TIM_OC2_SetConfig+0xd0>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d10d      	bne.n	8002434 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800241e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	011b      	lsls	r3, r3, #4
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	4313      	orrs	r3, r2
 800242a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002432:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a14      	ldr	r2, [pc, #80]	@ (8002488 <TIM_OC2_SetConfig+0xd0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d113      	bne.n	8002464 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002442:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800244a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4313      	orrs	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	4313      	orrs	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	697a      	ldr	r2, [r7, #20]
 800247c:	621a      	str	r2, [r3, #32]
}
 800247e:	bf00      	nop
 8002480:	371c      	adds	r7, #28
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	40012c00 	.word	0x40012c00

0800248c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f023 0303 	bic.w	r3, r3, #3
 80024c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80024d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	021b      	lsls	r3, r3, #8
 80024dc:	697a      	ldr	r2, [r7, #20]
 80024de:	4313      	orrs	r3, r2
 80024e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a1d      	ldr	r2, [pc, #116]	@ (800255c <TIM_OC3_SetConfig+0xd0>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d10d      	bne.n	8002506 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80024f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	021b      	lsls	r3, r3, #8
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a14      	ldr	r2, [pc, #80]	@ (800255c <TIM_OC3_SetConfig+0xd0>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d113      	bne.n	8002536 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800251c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	011b      	lsls	r3, r3, #4
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	4313      	orrs	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	621a      	str	r2, [r3, #32]
}
 8002550:	bf00      	nop
 8002552:	371c      	adds	r7, #28
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40012c00 	.word	0x40012c00

08002560 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002560:	b480      	push	{r7}
 8002562:	b087      	sub	sp, #28
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a1b      	ldr	r3, [r3, #32]
 8002574:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800258e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002596:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	021b      	lsls	r3, r3, #8
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80025aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	031b      	lsls	r3, r3, #12
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a0f      	ldr	r2, [pc, #60]	@ (80025f8 <TIM_OC4_SetConfig+0x98>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d109      	bne.n	80025d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	019b      	lsls	r3, r3, #6
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685a      	ldr	r2, [r3, #4]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	621a      	str	r2, [r3, #32]
}
 80025ee:	bf00      	nop
 80025f0:	371c      	adds	r7, #28
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr
 80025f8:	40012c00 	.word	0x40012c00

080025fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b087      	sub	sp, #28
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a1b      	ldr	r3, [r3, #32]
 8002612:	f023 0201 	bic.w	r2, r3, #1
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4313      	orrs	r3, r2
 8002630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f023 030a 	bic.w	r3, r3, #10
 8002638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	4313      	orrs	r3, r2
 8002640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	621a      	str	r2, [r3, #32]
}
 800264e:	bf00      	nop
 8002650:	371c      	adds	r7, #28
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr

08002658 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	f023 0210 	bic.w	r2, r3, #16
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	031b      	lsls	r3, r3, #12
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002694:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	621a      	str	r2, [r3, #32]
}
 80026ac:	bf00      	nop
 80026ae:	371c      	adds	r7, #28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr

080026b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b085      	sub	sp, #20
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
 80026be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	f043 0307 	orr.w	r3, r3, #7
 80026d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	609a      	str	r2, [r3, #8]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b087      	sub	sp, #28
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	60f8      	str	r0, [r7, #12]
 80026f2:	60b9      	str	r1, [r7, #8]
 80026f4:	607a      	str	r2, [r7, #4]
 80026f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002704:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	021a      	lsls	r2, r3, #8
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	431a      	orrs	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	4313      	orrs	r3, r2
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	609a      	str	r2, [r3, #8]
}
 800271e:	bf00      	nop
 8002720:	371c      	adds	r7, #28
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002728:	b480      	push	{r7}
 800272a:	b087      	sub	sp, #28
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	f003 031f 	and.w	r3, r3, #31
 800273a:	2201      	movs	r2, #1
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6a1a      	ldr	r2, [r3, #32]
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	43db      	mvns	r3, r3
 800274a:	401a      	ands	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6a1a      	ldr	r2, [r3, #32]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f003 031f 	and.w	r3, r3, #31
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	fa01 f303 	lsl.w	r3, r1, r3
 8002760:	431a      	orrs	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	621a      	str	r2, [r3, #32]
}
 8002766:	bf00      	nop
 8002768:	371c      	adds	r7, #28
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr

08002770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002770:	b480      	push	{r7}
 8002772:	b085      	sub	sp, #20
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002780:	2b01      	cmp	r3, #1
 8002782:	d101      	bne.n	8002788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002784:	2302      	movs	r3, #2
 8002786:	e046      	b.n	8002816 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2202      	movs	r2, #2
 8002794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68fa      	ldr	r2, [r7, #12]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a16      	ldr	r2, [pc, #88]	@ (8002820 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d00e      	beq.n	80027ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d4:	d009      	beq.n	80027ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a12      	ldr	r2, [pc, #72]	@ (8002824 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d004      	beq.n	80027ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a10      	ldr	r2, [pc, #64]	@ (8002828 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d10c      	bne.n	8002804 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3714      	adds	r7, #20
 800281a:	46bd      	mov	sp, r7
 800281c:	bc80      	pop	{r7}
 800281e:	4770      	bx	lr
 8002820:	40012c00 	.word	0x40012c00
 8002824:	40000400 	.word	0x40000400
 8002828:	40000800 	.word	0x40000800

0800282c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e042      	b.n	80028c4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fd ff6e 	bl	8000734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2224      	movs	r2, #36	@ 0x24
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800286e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 f971 	bl	8002b58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002884:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	695a      	ldr	r2, [r3, #20]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002894:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80028a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2220      	movs	r2, #32
 80028b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2220      	movs	r2, #32
 80028b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	@ 0x28
 80028d0:	af02      	add	r7, sp, #8
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	603b      	str	r3, [r7, #0]
 80028d8:	4613      	mov	r3, r2
 80028da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028dc:	2300      	movs	r3, #0
 80028de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b20      	cmp	r3, #32
 80028ea:	d175      	bne.n	80029d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d002      	beq.n	80028f8 <HAL_UART_Transmit+0x2c>
 80028f2:	88fb      	ldrh	r3, [r7, #6]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e06e      	b.n	80029da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2221      	movs	r2, #33	@ 0x21
 8002906:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800290a:	f7fe f891 	bl	8000a30 <HAL_GetTick>
 800290e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	88fa      	ldrh	r2, [r7, #6]
 8002914:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	88fa      	ldrh	r2, [r7, #6]
 800291a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002924:	d108      	bne.n	8002938 <HAL_UART_Transmit+0x6c>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d104      	bne.n	8002938 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	e003      	b.n	8002940 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800293c:	2300      	movs	r3, #0
 800293e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002940:	e02e      	b.n	80029a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	2200      	movs	r2, #0
 800294a:	2180      	movs	r1, #128	@ 0x80
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f848 	bl	80029e2 <UART_WaitOnFlagUntilTimeout>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d005      	beq.n	8002964 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e03a      	b.n	80029da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10b      	bne.n	8002982 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	461a      	mov	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002978:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	3302      	adds	r3, #2
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	e007      	b.n	8002992 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	781a      	ldrb	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	3301      	adds	r3, #1
 8002990:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002996:	b29b      	uxth	r3, r3
 8002998:	3b01      	subs	r3, #1
 800299a:	b29a      	uxth	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1cb      	bne.n	8002942 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	2200      	movs	r2, #0
 80029b2:	2140      	movs	r1, #64	@ 0x40
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f000 f814 	bl	80029e2 <UART_WaitOnFlagUntilTimeout>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2220      	movs	r2, #32
 80029c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e006      	b.n	80029da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2220      	movs	r2, #32
 80029d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	e000      	b.n	80029da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80029d8:	2302      	movs	r3, #2
  }
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3720      	adds	r7, #32
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b086      	sub	sp, #24
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	60f8      	str	r0, [r7, #12]
 80029ea:	60b9      	str	r1, [r7, #8]
 80029ec:	603b      	str	r3, [r7, #0]
 80029ee:	4613      	mov	r3, r2
 80029f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029f2:	e03b      	b.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029f4:	6a3b      	ldr	r3, [r7, #32]
 80029f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fa:	d037      	beq.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fc:	f7fe f818 	bl	8000a30 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	6a3a      	ldr	r2, [r7, #32]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d302      	bcc.n	8002a12 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e03a      	b.n	8002a8c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	f003 0304 	and.w	r3, r3, #4
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d023      	beq.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	2b80      	cmp	r3, #128	@ 0x80
 8002a28:	d020      	beq.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	2b40      	cmp	r3, #64	@ 0x40
 8002a2e:	d01d      	beq.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0308 	and.w	r3, r3, #8
 8002a3a:	2b08      	cmp	r3, #8
 8002a3c:	d116      	bne.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	617b      	str	r3, [r7, #20]
 8002a52:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a54:	68f8      	ldr	r0, [r7, #12]
 8002a56:	f000 f81d 	bl	8002a94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2208      	movs	r2, #8
 8002a5e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e00f      	b.n	8002a8c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	4013      	ands	r3, r2
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	461a      	mov	r2, r3
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d0b4      	beq.n	80029f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b095      	sub	sp, #84	@ 0x54
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	330c      	adds	r3, #12
 8002aa2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aa6:	e853 3f00 	ldrex	r3, [r3]
 8002aaa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	330c      	adds	r3, #12
 8002aba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002abc:	643a      	str	r2, [r7, #64]	@ 0x40
 8002abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ac2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ac4:	e841 2300 	strex	r3, r2, [r1]
 8002ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1e5      	bne.n	8002a9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3314      	adds	r3, #20
 8002ad6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad8:	6a3b      	ldr	r3, [r7, #32]
 8002ada:	e853 3f00 	ldrex	r3, [r3]
 8002ade:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f023 0301 	bic.w	r3, r3, #1
 8002ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	3314      	adds	r3, #20
 8002aee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002af0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002af2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002af6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002af8:	e841 2300 	strex	r3, r2, [r1]
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1e5      	bne.n	8002ad0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d119      	bne.n	8002b40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	330c      	adds	r3, #12
 8002b12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	e853 3f00 	ldrex	r3, [r3]
 8002b1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f023 0310 	bic.w	r3, r3, #16
 8002b22:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	330c      	adds	r3, #12
 8002b2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b2c:	61ba      	str	r2, [r7, #24]
 8002b2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b30:	6979      	ldr	r1, [r7, #20]
 8002b32:	69ba      	ldr	r2, [r7, #24]
 8002b34:	e841 2300 	strex	r3, r2, [r1]
 8002b38:	613b      	str	r3, [r7, #16]
   return(result);
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1e5      	bne.n	8002b0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2220      	movs	r2, #32
 8002b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002b4e:	bf00      	nop
 8002b50:	3754      	adds	r7, #84	@ 0x54
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	691b      	ldr	r3, [r3, #16]
 8002b66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002b92:	f023 030c 	bic.w	r3, r3, #12
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	68b9      	ldr	r1, [r7, #8]
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699a      	ldr	r2, [r3, #24]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a2c      	ldr	r2, [pc, #176]	@ (8002c6c <UART_SetConfig+0x114>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d103      	bne.n	8002bc8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002bc0:	f7ff f820 	bl	8001c04 <HAL_RCC_GetPCLK2Freq>
 8002bc4:	60f8      	str	r0, [r7, #12]
 8002bc6:	e002      	b.n	8002bce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002bc8:	f7ff f808 	bl	8001bdc <HAL_RCC_GetPCLK1Freq>
 8002bcc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	4413      	add	r3, r2
 8002bd6:	009a      	lsls	r2, r3, #2
 8002bd8:	441a      	add	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be4:	4a22      	ldr	r2, [pc, #136]	@ (8002c70 <UART_SetConfig+0x118>)
 8002be6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bea:	095b      	lsrs	r3, r3, #5
 8002bec:	0119      	lsls	r1, r3, #4
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4413      	add	r3, r2
 8002bf6:	009a      	lsls	r2, r3, #2
 8002bf8:	441a      	add	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c04:	4b1a      	ldr	r3, [pc, #104]	@ (8002c70 <UART_SetConfig+0x118>)
 8002c06:	fba3 0302 	umull	r0, r3, r3, r2
 8002c0a:	095b      	lsrs	r3, r3, #5
 8002c0c:	2064      	movs	r0, #100	@ 0x64
 8002c0e:	fb00 f303 	mul.w	r3, r0, r3
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	3332      	adds	r3, #50	@ 0x32
 8002c18:	4a15      	ldr	r2, [pc, #84]	@ (8002c70 <UART_SetConfig+0x118>)
 8002c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c24:	4419      	add	r1, r3
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009a      	lsls	r2, r3, #2
 8002c30:	441a      	add	r2, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c70 <UART_SetConfig+0x118>)
 8002c3e:	fba3 0302 	umull	r0, r3, r3, r2
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2064      	movs	r0, #100	@ 0x64
 8002c46:	fb00 f303 	mul.w	r3, r0, r3
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	3332      	adds	r3, #50	@ 0x32
 8002c50:	4a07      	ldr	r2, [pc, #28]	@ (8002c70 <UART_SetConfig+0x118>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	f003 020f 	and.w	r2, r3, #15
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	440a      	add	r2, r1
 8002c62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002c64:	bf00      	nop
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40013800 	.word	0x40013800
 8002c70:	51eb851f 	.word	0x51eb851f

08002c74 <std>:
 8002c74:	2300      	movs	r3, #0
 8002c76:	b510      	push	{r4, lr}
 8002c78:	4604      	mov	r4, r0
 8002c7a:	e9c0 3300 	strd	r3, r3, [r0]
 8002c7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002c82:	6083      	str	r3, [r0, #8]
 8002c84:	8181      	strh	r1, [r0, #12]
 8002c86:	6643      	str	r3, [r0, #100]	@ 0x64
 8002c88:	81c2      	strh	r2, [r0, #14]
 8002c8a:	6183      	str	r3, [r0, #24]
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	2208      	movs	r2, #8
 8002c90:	305c      	adds	r0, #92	@ 0x5c
 8002c92:	f000 f9f9 	bl	8003088 <memset>
 8002c96:	4b0d      	ldr	r3, [pc, #52]	@ (8002ccc <std+0x58>)
 8002c98:	6224      	str	r4, [r4, #32]
 8002c9a:	6263      	str	r3, [r4, #36]	@ 0x24
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd0 <std+0x5c>)
 8002c9e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd4 <std+0x60>)
 8002ca2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002ca4:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd8 <std+0x64>)
 8002ca6:	6323      	str	r3, [r4, #48]	@ 0x30
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cdc <std+0x68>)
 8002caa:	429c      	cmp	r4, r3
 8002cac:	d006      	beq.n	8002cbc <std+0x48>
 8002cae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002cb2:	4294      	cmp	r4, r2
 8002cb4:	d002      	beq.n	8002cbc <std+0x48>
 8002cb6:	33d0      	adds	r3, #208	@ 0xd0
 8002cb8:	429c      	cmp	r4, r3
 8002cba:	d105      	bne.n	8002cc8 <std+0x54>
 8002cbc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cc4:	f000 ba58 	b.w	8003178 <__retarget_lock_init_recursive>
 8002cc8:	bd10      	pop	{r4, pc}
 8002cca:	bf00      	nop
 8002ccc:	08002ed9 	.word	0x08002ed9
 8002cd0:	08002efb 	.word	0x08002efb
 8002cd4:	08002f33 	.word	0x08002f33
 8002cd8:	08002f57 	.word	0x08002f57
 8002cdc:	2000016c 	.word	0x2000016c

08002ce0 <stdio_exit_handler>:
 8002ce0:	4a02      	ldr	r2, [pc, #8]	@ (8002cec <stdio_exit_handler+0xc>)
 8002ce2:	4903      	ldr	r1, [pc, #12]	@ (8002cf0 <stdio_exit_handler+0x10>)
 8002ce4:	4803      	ldr	r0, [pc, #12]	@ (8002cf4 <stdio_exit_handler+0x14>)
 8002ce6:	f000 b869 	b.w	8002dbc <_fwalk_sglue>
 8002cea:	bf00      	nop
 8002cec:	2000000c 	.word	0x2000000c
 8002cf0:	08003a0d 	.word	0x08003a0d
 8002cf4:	2000001c 	.word	0x2000001c

08002cf8 <cleanup_stdio>:
 8002cf8:	6841      	ldr	r1, [r0, #4]
 8002cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8002d2c <cleanup_stdio+0x34>)
 8002cfc:	b510      	push	{r4, lr}
 8002cfe:	4299      	cmp	r1, r3
 8002d00:	4604      	mov	r4, r0
 8002d02:	d001      	beq.n	8002d08 <cleanup_stdio+0x10>
 8002d04:	f000 fe82 	bl	8003a0c <_fflush_r>
 8002d08:	68a1      	ldr	r1, [r4, #8]
 8002d0a:	4b09      	ldr	r3, [pc, #36]	@ (8002d30 <cleanup_stdio+0x38>)
 8002d0c:	4299      	cmp	r1, r3
 8002d0e:	d002      	beq.n	8002d16 <cleanup_stdio+0x1e>
 8002d10:	4620      	mov	r0, r4
 8002d12:	f000 fe7b 	bl	8003a0c <_fflush_r>
 8002d16:	68e1      	ldr	r1, [r4, #12]
 8002d18:	4b06      	ldr	r3, [pc, #24]	@ (8002d34 <cleanup_stdio+0x3c>)
 8002d1a:	4299      	cmp	r1, r3
 8002d1c:	d004      	beq.n	8002d28 <cleanup_stdio+0x30>
 8002d1e:	4620      	mov	r0, r4
 8002d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d24:	f000 be72 	b.w	8003a0c <_fflush_r>
 8002d28:	bd10      	pop	{r4, pc}
 8002d2a:	bf00      	nop
 8002d2c:	2000016c 	.word	0x2000016c
 8002d30:	200001d4 	.word	0x200001d4
 8002d34:	2000023c 	.word	0x2000023c

08002d38 <global_stdio_init.part.0>:
 8002d38:	b510      	push	{r4, lr}
 8002d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d68 <global_stdio_init.part.0+0x30>)
 8002d3c:	4c0b      	ldr	r4, [pc, #44]	@ (8002d6c <global_stdio_init.part.0+0x34>)
 8002d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8002d70 <global_stdio_init.part.0+0x38>)
 8002d40:	4620      	mov	r0, r4
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	2104      	movs	r1, #4
 8002d46:	2200      	movs	r2, #0
 8002d48:	f7ff ff94 	bl	8002c74 <std>
 8002d4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002d50:	2201      	movs	r2, #1
 8002d52:	2109      	movs	r1, #9
 8002d54:	f7ff ff8e 	bl	8002c74 <std>
 8002d58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d62:	2112      	movs	r1, #18
 8002d64:	f7ff bf86 	b.w	8002c74 <std>
 8002d68:	200002a4 	.word	0x200002a4
 8002d6c:	2000016c 	.word	0x2000016c
 8002d70:	08002ce1 	.word	0x08002ce1

08002d74 <__sfp_lock_acquire>:
 8002d74:	4801      	ldr	r0, [pc, #4]	@ (8002d7c <__sfp_lock_acquire+0x8>)
 8002d76:	f000 ba00 	b.w	800317a <__retarget_lock_acquire_recursive>
 8002d7a:	bf00      	nop
 8002d7c:	200002ad 	.word	0x200002ad

08002d80 <__sfp_lock_release>:
 8002d80:	4801      	ldr	r0, [pc, #4]	@ (8002d88 <__sfp_lock_release+0x8>)
 8002d82:	f000 b9fb 	b.w	800317c <__retarget_lock_release_recursive>
 8002d86:	bf00      	nop
 8002d88:	200002ad 	.word	0x200002ad

08002d8c <__sinit>:
 8002d8c:	b510      	push	{r4, lr}
 8002d8e:	4604      	mov	r4, r0
 8002d90:	f7ff fff0 	bl	8002d74 <__sfp_lock_acquire>
 8002d94:	6a23      	ldr	r3, [r4, #32]
 8002d96:	b11b      	cbz	r3, 8002da0 <__sinit+0x14>
 8002d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d9c:	f7ff bff0 	b.w	8002d80 <__sfp_lock_release>
 8002da0:	4b04      	ldr	r3, [pc, #16]	@ (8002db4 <__sinit+0x28>)
 8002da2:	6223      	str	r3, [r4, #32]
 8002da4:	4b04      	ldr	r3, [pc, #16]	@ (8002db8 <__sinit+0x2c>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1f5      	bne.n	8002d98 <__sinit+0xc>
 8002dac:	f7ff ffc4 	bl	8002d38 <global_stdio_init.part.0>
 8002db0:	e7f2      	b.n	8002d98 <__sinit+0xc>
 8002db2:	bf00      	nop
 8002db4:	08002cf9 	.word	0x08002cf9
 8002db8:	200002a4 	.word	0x200002a4

08002dbc <_fwalk_sglue>:
 8002dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dc0:	4607      	mov	r7, r0
 8002dc2:	4688      	mov	r8, r1
 8002dc4:	4614      	mov	r4, r2
 8002dc6:	2600      	movs	r6, #0
 8002dc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002dcc:	f1b9 0901 	subs.w	r9, r9, #1
 8002dd0:	d505      	bpl.n	8002dde <_fwalk_sglue+0x22>
 8002dd2:	6824      	ldr	r4, [r4, #0]
 8002dd4:	2c00      	cmp	r4, #0
 8002dd6:	d1f7      	bne.n	8002dc8 <_fwalk_sglue+0xc>
 8002dd8:	4630      	mov	r0, r6
 8002dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dde:	89ab      	ldrh	r3, [r5, #12]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d907      	bls.n	8002df4 <_fwalk_sglue+0x38>
 8002de4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002de8:	3301      	adds	r3, #1
 8002dea:	d003      	beq.n	8002df4 <_fwalk_sglue+0x38>
 8002dec:	4629      	mov	r1, r5
 8002dee:	4638      	mov	r0, r7
 8002df0:	47c0      	blx	r8
 8002df2:	4306      	orrs	r6, r0
 8002df4:	3568      	adds	r5, #104	@ 0x68
 8002df6:	e7e9      	b.n	8002dcc <_fwalk_sglue+0x10>

08002df8 <iprintf>:
 8002df8:	b40f      	push	{r0, r1, r2, r3}
 8002dfa:	b507      	push	{r0, r1, r2, lr}
 8002dfc:	4906      	ldr	r1, [pc, #24]	@ (8002e18 <iprintf+0x20>)
 8002dfe:	ab04      	add	r3, sp, #16
 8002e00:	6808      	ldr	r0, [r1, #0]
 8002e02:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e06:	6881      	ldr	r1, [r0, #8]
 8002e08:	9301      	str	r3, [sp, #4]
 8002e0a:	f000 fad7 	bl	80033bc <_vfiprintf_r>
 8002e0e:	b003      	add	sp, #12
 8002e10:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e14:	b004      	add	sp, #16
 8002e16:	4770      	bx	lr
 8002e18:	20000018 	.word	0x20000018

08002e1c <_puts_r>:
 8002e1c:	6a03      	ldr	r3, [r0, #32]
 8002e1e:	b570      	push	{r4, r5, r6, lr}
 8002e20:	4605      	mov	r5, r0
 8002e22:	460e      	mov	r6, r1
 8002e24:	6884      	ldr	r4, [r0, #8]
 8002e26:	b90b      	cbnz	r3, 8002e2c <_puts_r+0x10>
 8002e28:	f7ff ffb0 	bl	8002d8c <__sinit>
 8002e2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e2e:	07db      	lsls	r3, r3, #31
 8002e30:	d405      	bmi.n	8002e3e <_puts_r+0x22>
 8002e32:	89a3      	ldrh	r3, [r4, #12]
 8002e34:	0598      	lsls	r0, r3, #22
 8002e36:	d402      	bmi.n	8002e3e <_puts_r+0x22>
 8002e38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e3a:	f000 f99e 	bl	800317a <__retarget_lock_acquire_recursive>
 8002e3e:	89a3      	ldrh	r3, [r4, #12]
 8002e40:	0719      	lsls	r1, r3, #28
 8002e42:	d502      	bpl.n	8002e4a <_puts_r+0x2e>
 8002e44:	6923      	ldr	r3, [r4, #16]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d135      	bne.n	8002eb6 <_puts_r+0x9a>
 8002e4a:	4621      	mov	r1, r4
 8002e4c:	4628      	mov	r0, r5
 8002e4e:	f000 f8c5 	bl	8002fdc <__swsetup_r>
 8002e52:	b380      	cbz	r0, 8002eb6 <_puts_r+0x9a>
 8002e54:	f04f 35ff 	mov.w	r5, #4294967295
 8002e58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e5a:	07da      	lsls	r2, r3, #31
 8002e5c:	d405      	bmi.n	8002e6a <_puts_r+0x4e>
 8002e5e:	89a3      	ldrh	r3, [r4, #12]
 8002e60:	059b      	lsls	r3, r3, #22
 8002e62:	d402      	bmi.n	8002e6a <_puts_r+0x4e>
 8002e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e66:	f000 f989 	bl	800317c <__retarget_lock_release_recursive>
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	bd70      	pop	{r4, r5, r6, pc}
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	da04      	bge.n	8002e7c <_puts_r+0x60>
 8002e72:	69a2      	ldr	r2, [r4, #24]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	dc17      	bgt.n	8002ea8 <_puts_r+0x8c>
 8002e78:	290a      	cmp	r1, #10
 8002e7a:	d015      	beq.n	8002ea8 <_puts_r+0x8c>
 8002e7c:	6823      	ldr	r3, [r4, #0]
 8002e7e:	1c5a      	adds	r2, r3, #1
 8002e80:	6022      	str	r2, [r4, #0]
 8002e82:	7019      	strb	r1, [r3, #0]
 8002e84:	68a3      	ldr	r3, [r4, #8]
 8002e86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	60a3      	str	r3, [r4, #8]
 8002e8e:	2900      	cmp	r1, #0
 8002e90:	d1ed      	bne.n	8002e6e <_puts_r+0x52>
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	da11      	bge.n	8002eba <_puts_r+0x9e>
 8002e96:	4622      	mov	r2, r4
 8002e98:	210a      	movs	r1, #10
 8002e9a:	4628      	mov	r0, r5
 8002e9c:	f000 f85f 	bl	8002f5e <__swbuf_r>
 8002ea0:	3001      	adds	r0, #1
 8002ea2:	d0d7      	beq.n	8002e54 <_puts_r+0x38>
 8002ea4:	250a      	movs	r5, #10
 8002ea6:	e7d7      	b.n	8002e58 <_puts_r+0x3c>
 8002ea8:	4622      	mov	r2, r4
 8002eaa:	4628      	mov	r0, r5
 8002eac:	f000 f857 	bl	8002f5e <__swbuf_r>
 8002eb0:	3001      	adds	r0, #1
 8002eb2:	d1e7      	bne.n	8002e84 <_puts_r+0x68>
 8002eb4:	e7ce      	b.n	8002e54 <_puts_r+0x38>
 8002eb6:	3e01      	subs	r6, #1
 8002eb8:	e7e4      	b.n	8002e84 <_puts_r+0x68>
 8002eba:	6823      	ldr	r3, [r4, #0]
 8002ebc:	1c5a      	adds	r2, r3, #1
 8002ebe:	6022      	str	r2, [r4, #0]
 8002ec0:	220a      	movs	r2, #10
 8002ec2:	701a      	strb	r2, [r3, #0]
 8002ec4:	e7ee      	b.n	8002ea4 <_puts_r+0x88>
	...

08002ec8 <puts>:
 8002ec8:	4b02      	ldr	r3, [pc, #8]	@ (8002ed4 <puts+0xc>)
 8002eca:	4601      	mov	r1, r0
 8002ecc:	6818      	ldr	r0, [r3, #0]
 8002ece:	f7ff bfa5 	b.w	8002e1c <_puts_r>
 8002ed2:	bf00      	nop
 8002ed4:	20000018 	.word	0x20000018

08002ed8 <__sread>:
 8002ed8:	b510      	push	{r4, lr}
 8002eda:	460c      	mov	r4, r1
 8002edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ee0:	f000 f8fc 	bl	80030dc <_read_r>
 8002ee4:	2800      	cmp	r0, #0
 8002ee6:	bfab      	itete	ge
 8002ee8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002eea:	89a3      	ldrhlt	r3, [r4, #12]
 8002eec:	181b      	addge	r3, r3, r0
 8002eee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002ef2:	bfac      	ite	ge
 8002ef4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002ef6:	81a3      	strhlt	r3, [r4, #12]
 8002ef8:	bd10      	pop	{r4, pc}

08002efa <__swrite>:
 8002efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002efe:	461f      	mov	r7, r3
 8002f00:	898b      	ldrh	r3, [r1, #12]
 8002f02:	4605      	mov	r5, r0
 8002f04:	05db      	lsls	r3, r3, #23
 8002f06:	460c      	mov	r4, r1
 8002f08:	4616      	mov	r6, r2
 8002f0a:	d505      	bpl.n	8002f18 <__swrite+0x1e>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	2200      	movs	r2, #0
 8002f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f14:	f000 f8d0 	bl	80030b8 <_lseek_r>
 8002f18:	89a3      	ldrh	r3, [r4, #12]
 8002f1a:	4632      	mov	r2, r6
 8002f1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f20:	81a3      	strh	r3, [r4, #12]
 8002f22:	4628      	mov	r0, r5
 8002f24:	463b      	mov	r3, r7
 8002f26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f2e:	f000 b8e7 	b.w	8003100 <_write_r>

08002f32 <__sseek>:
 8002f32:	b510      	push	{r4, lr}
 8002f34:	460c      	mov	r4, r1
 8002f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f3a:	f000 f8bd 	bl	80030b8 <_lseek_r>
 8002f3e:	1c43      	adds	r3, r0, #1
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	bf15      	itete	ne
 8002f44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002f46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002f4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002f4e:	81a3      	strheq	r3, [r4, #12]
 8002f50:	bf18      	it	ne
 8002f52:	81a3      	strhne	r3, [r4, #12]
 8002f54:	bd10      	pop	{r4, pc}

08002f56 <__sclose>:
 8002f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f5a:	f000 b89d 	b.w	8003098 <_close_r>

08002f5e <__swbuf_r>:
 8002f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f60:	460e      	mov	r6, r1
 8002f62:	4614      	mov	r4, r2
 8002f64:	4605      	mov	r5, r0
 8002f66:	b118      	cbz	r0, 8002f70 <__swbuf_r+0x12>
 8002f68:	6a03      	ldr	r3, [r0, #32]
 8002f6a:	b90b      	cbnz	r3, 8002f70 <__swbuf_r+0x12>
 8002f6c:	f7ff ff0e 	bl	8002d8c <__sinit>
 8002f70:	69a3      	ldr	r3, [r4, #24]
 8002f72:	60a3      	str	r3, [r4, #8]
 8002f74:	89a3      	ldrh	r3, [r4, #12]
 8002f76:	071a      	lsls	r2, r3, #28
 8002f78:	d501      	bpl.n	8002f7e <__swbuf_r+0x20>
 8002f7a:	6923      	ldr	r3, [r4, #16]
 8002f7c:	b943      	cbnz	r3, 8002f90 <__swbuf_r+0x32>
 8002f7e:	4621      	mov	r1, r4
 8002f80:	4628      	mov	r0, r5
 8002f82:	f000 f82b 	bl	8002fdc <__swsetup_r>
 8002f86:	b118      	cbz	r0, 8002f90 <__swbuf_r+0x32>
 8002f88:	f04f 37ff 	mov.w	r7, #4294967295
 8002f8c:	4638      	mov	r0, r7
 8002f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f90:	6823      	ldr	r3, [r4, #0]
 8002f92:	6922      	ldr	r2, [r4, #16]
 8002f94:	b2f6      	uxtb	r6, r6
 8002f96:	1a98      	subs	r0, r3, r2
 8002f98:	6963      	ldr	r3, [r4, #20]
 8002f9a:	4637      	mov	r7, r6
 8002f9c:	4283      	cmp	r3, r0
 8002f9e:	dc05      	bgt.n	8002fac <__swbuf_r+0x4e>
 8002fa0:	4621      	mov	r1, r4
 8002fa2:	4628      	mov	r0, r5
 8002fa4:	f000 fd32 	bl	8003a0c <_fflush_r>
 8002fa8:	2800      	cmp	r0, #0
 8002faa:	d1ed      	bne.n	8002f88 <__swbuf_r+0x2a>
 8002fac:	68a3      	ldr	r3, [r4, #8]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	60a3      	str	r3, [r4, #8]
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	1c5a      	adds	r2, r3, #1
 8002fb6:	6022      	str	r2, [r4, #0]
 8002fb8:	701e      	strb	r6, [r3, #0]
 8002fba:	6962      	ldr	r2, [r4, #20]
 8002fbc:	1c43      	adds	r3, r0, #1
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d004      	beq.n	8002fcc <__swbuf_r+0x6e>
 8002fc2:	89a3      	ldrh	r3, [r4, #12]
 8002fc4:	07db      	lsls	r3, r3, #31
 8002fc6:	d5e1      	bpl.n	8002f8c <__swbuf_r+0x2e>
 8002fc8:	2e0a      	cmp	r6, #10
 8002fca:	d1df      	bne.n	8002f8c <__swbuf_r+0x2e>
 8002fcc:	4621      	mov	r1, r4
 8002fce:	4628      	mov	r0, r5
 8002fd0:	f000 fd1c 	bl	8003a0c <_fflush_r>
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	d0d9      	beq.n	8002f8c <__swbuf_r+0x2e>
 8002fd8:	e7d6      	b.n	8002f88 <__swbuf_r+0x2a>
	...

08002fdc <__swsetup_r>:
 8002fdc:	b538      	push	{r3, r4, r5, lr}
 8002fde:	4b29      	ldr	r3, [pc, #164]	@ (8003084 <__swsetup_r+0xa8>)
 8002fe0:	4605      	mov	r5, r0
 8002fe2:	6818      	ldr	r0, [r3, #0]
 8002fe4:	460c      	mov	r4, r1
 8002fe6:	b118      	cbz	r0, 8002ff0 <__swsetup_r+0x14>
 8002fe8:	6a03      	ldr	r3, [r0, #32]
 8002fea:	b90b      	cbnz	r3, 8002ff0 <__swsetup_r+0x14>
 8002fec:	f7ff fece 	bl	8002d8c <__sinit>
 8002ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ff4:	0719      	lsls	r1, r3, #28
 8002ff6:	d422      	bmi.n	800303e <__swsetup_r+0x62>
 8002ff8:	06da      	lsls	r2, r3, #27
 8002ffa:	d407      	bmi.n	800300c <__swsetup_r+0x30>
 8002ffc:	2209      	movs	r2, #9
 8002ffe:	602a      	str	r2, [r5, #0]
 8003000:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003004:	f04f 30ff 	mov.w	r0, #4294967295
 8003008:	81a3      	strh	r3, [r4, #12]
 800300a:	e033      	b.n	8003074 <__swsetup_r+0x98>
 800300c:	0758      	lsls	r0, r3, #29
 800300e:	d512      	bpl.n	8003036 <__swsetup_r+0x5a>
 8003010:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003012:	b141      	cbz	r1, 8003026 <__swsetup_r+0x4a>
 8003014:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003018:	4299      	cmp	r1, r3
 800301a:	d002      	beq.n	8003022 <__swsetup_r+0x46>
 800301c:	4628      	mov	r0, r5
 800301e:	f000 f8af 	bl	8003180 <_free_r>
 8003022:	2300      	movs	r3, #0
 8003024:	6363      	str	r3, [r4, #52]	@ 0x34
 8003026:	89a3      	ldrh	r3, [r4, #12]
 8003028:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800302c:	81a3      	strh	r3, [r4, #12]
 800302e:	2300      	movs	r3, #0
 8003030:	6063      	str	r3, [r4, #4]
 8003032:	6923      	ldr	r3, [r4, #16]
 8003034:	6023      	str	r3, [r4, #0]
 8003036:	89a3      	ldrh	r3, [r4, #12]
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	81a3      	strh	r3, [r4, #12]
 800303e:	6923      	ldr	r3, [r4, #16]
 8003040:	b94b      	cbnz	r3, 8003056 <__swsetup_r+0x7a>
 8003042:	89a3      	ldrh	r3, [r4, #12]
 8003044:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003048:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800304c:	d003      	beq.n	8003056 <__swsetup_r+0x7a>
 800304e:	4621      	mov	r1, r4
 8003050:	4628      	mov	r0, r5
 8003052:	f000 fd28 	bl	8003aa6 <__smakebuf_r>
 8003056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800305a:	f013 0201 	ands.w	r2, r3, #1
 800305e:	d00a      	beq.n	8003076 <__swsetup_r+0x9a>
 8003060:	2200      	movs	r2, #0
 8003062:	60a2      	str	r2, [r4, #8]
 8003064:	6962      	ldr	r2, [r4, #20]
 8003066:	4252      	negs	r2, r2
 8003068:	61a2      	str	r2, [r4, #24]
 800306a:	6922      	ldr	r2, [r4, #16]
 800306c:	b942      	cbnz	r2, 8003080 <__swsetup_r+0xa4>
 800306e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003072:	d1c5      	bne.n	8003000 <__swsetup_r+0x24>
 8003074:	bd38      	pop	{r3, r4, r5, pc}
 8003076:	0799      	lsls	r1, r3, #30
 8003078:	bf58      	it	pl
 800307a:	6962      	ldrpl	r2, [r4, #20]
 800307c:	60a2      	str	r2, [r4, #8]
 800307e:	e7f4      	b.n	800306a <__swsetup_r+0x8e>
 8003080:	2000      	movs	r0, #0
 8003082:	e7f7      	b.n	8003074 <__swsetup_r+0x98>
 8003084:	20000018 	.word	0x20000018

08003088 <memset>:
 8003088:	4603      	mov	r3, r0
 800308a:	4402      	add	r2, r0
 800308c:	4293      	cmp	r3, r2
 800308e:	d100      	bne.n	8003092 <memset+0xa>
 8003090:	4770      	bx	lr
 8003092:	f803 1b01 	strb.w	r1, [r3], #1
 8003096:	e7f9      	b.n	800308c <memset+0x4>

08003098 <_close_r>:
 8003098:	b538      	push	{r3, r4, r5, lr}
 800309a:	2300      	movs	r3, #0
 800309c:	4d05      	ldr	r5, [pc, #20]	@ (80030b4 <_close_r+0x1c>)
 800309e:	4604      	mov	r4, r0
 80030a0:	4608      	mov	r0, r1
 80030a2:	602b      	str	r3, [r5, #0]
 80030a4:	f7fd fbd9 	bl	800085a <_close>
 80030a8:	1c43      	adds	r3, r0, #1
 80030aa:	d102      	bne.n	80030b2 <_close_r+0x1a>
 80030ac:	682b      	ldr	r3, [r5, #0]
 80030ae:	b103      	cbz	r3, 80030b2 <_close_r+0x1a>
 80030b0:	6023      	str	r3, [r4, #0]
 80030b2:	bd38      	pop	{r3, r4, r5, pc}
 80030b4:	200002a8 	.word	0x200002a8

080030b8 <_lseek_r>:
 80030b8:	b538      	push	{r3, r4, r5, lr}
 80030ba:	4604      	mov	r4, r0
 80030bc:	4608      	mov	r0, r1
 80030be:	4611      	mov	r1, r2
 80030c0:	2200      	movs	r2, #0
 80030c2:	4d05      	ldr	r5, [pc, #20]	@ (80030d8 <_lseek_r+0x20>)
 80030c4:	602a      	str	r2, [r5, #0]
 80030c6:	461a      	mov	r2, r3
 80030c8:	f7fd fbeb 	bl	80008a2 <_lseek>
 80030cc:	1c43      	adds	r3, r0, #1
 80030ce:	d102      	bne.n	80030d6 <_lseek_r+0x1e>
 80030d0:	682b      	ldr	r3, [r5, #0]
 80030d2:	b103      	cbz	r3, 80030d6 <_lseek_r+0x1e>
 80030d4:	6023      	str	r3, [r4, #0]
 80030d6:	bd38      	pop	{r3, r4, r5, pc}
 80030d8:	200002a8 	.word	0x200002a8

080030dc <_read_r>:
 80030dc:	b538      	push	{r3, r4, r5, lr}
 80030de:	4604      	mov	r4, r0
 80030e0:	4608      	mov	r0, r1
 80030e2:	4611      	mov	r1, r2
 80030e4:	2200      	movs	r2, #0
 80030e6:	4d05      	ldr	r5, [pc, #20]	@ (80030fc <_read_r+0x20>)
 80030e8:	602a      	str	r2, [r5, #0]
 80030ea:	461a      	mov	r2, r3
 80030ec:	f7fd fb98 	bl	8000820 <_read>
 80030f0:	1c43      	adds	r3, r0, #1
 80030f2:	d102      	bne.n	80030fa <_read_r+0x1e>
 80030f4:	682b      	ldr	r3, [r5, #0]
 80030f6:	b103      	cbz	r3, 80030fa <_read_r+0x1e>
 80030f8:	6023      	str	r3, [r4, #0]
 80030fa:	bd38      	pop	{r3, r4, r5, pc}
 80030fc:	200002a8 	.word	0x200002a8

08003100 <_write_r>:
 8003100:	b538      	push	{r3, r4, r5, lr}
 8003102:	4604      	mov	r4, r0
 8003104:	4608      	mov	r0, r1
 8003106:	4611      	mov	r1, r2
 8003108:	2200      	movs	r2, #0
 800310a:	4d05      	ldr	r5, [pc, #20]	@ (8003120 <_write_r+0x20>)
 800310c:	602a      	str	r2, [r5, #0]
 800310e:	461a      	mov	r2, r3
 8003110:	f7fd fa1c 	bl	800054c <_write>
 8003114:	1c43      	adds	r3, r0, #1
 8003116:	d102      	bne.n	800311e <_write_r+0x1e>
 8003118:	682b      	ldr	r3, [r5, #0]
 800311a:	b103      	cbz	r3, 800311e <_write_r+0x1e>
 800311c:	6023      	str	r3, [r4, #0]
 800311e:	bd38      	pop	{r3, r4, r5, pc}
 8003120:	200002a8 	.word	0x200002a8

08003124 <__errno>:
 8003124:	4b01      	ldr	r3, [pc, #4]	@ (800312c <__errno+0x8>)
 8003126:	6818      	ldr	r0, [r3, #0]
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	20000018 	.word	0x20000018

08003130 <__libc_init_array>:
 8003130:	b570      	push	{r4, r5, r6, lr}
 8003132:	2600      	movs	r6, #0
 8003134:	4d0c      	ldr	r5, [pc, #48]	@ (8003168 <__libc_init_array+0x38>)
 8003136:	4c0d      	ldr	r4, [pc, #52]	@ (800316c <__libc_init_array+0x3c>)
 8003138:	1b64      	subs	r4, r4, r5
 800313a:	10a4      	asrs	r4, r4, #2
 800313c:	42a6      	cmp	r6, r4
 800313e:	d109      	bne.n	8003154 <__libc_init_array+0x24>
 8003140:	f000 fd2e 	bl	8003ba0 <_init>
 8003144:	2600      	movs	r6, #0
 8003146:	4d0a      	ldr	r5, [pc, #40]	@ (8003170 <__libc_init_array+0x40>)
 8003148:	4c0a      	ldr	r4, [pc, #40]	@ (8003174 <__libc_init_array+0x44>)
 800314a:	1b64      	subs	r4, r4, r5
 800314c:	10a4      	asrs	r4, r4, #2
 800314e:	42a6      	cmp	r6, r4
 8003150:	d105      	bne.n	800315e <__libc_init_array+0x2e>
 8003152:	bd70      	pop	{r4, r5, r6, pc}
 8003154:	f855 3b04 	ldr.w	r3, [r5], #4
 8003158:	4798      	blx	r3
 800315a:	3601      	adds	r6, #1
 800315c:	e7ee      	b.n	800313c <__libc_init_array+0xc>
 800315e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003162:	4798      	blx	r3
 8003164:	3601      	adds	r6, #1
 8003166:	e7f2      	b.n	800314e <__libc_init_array+0x1e>
 8003168:	08003c4c 	.word	0x08003c4c
 800316c:	08003c4c 	.word	0x08003c4c
 8003170:	08003c4c 	.word	0x08003c4c
 8003174:	08003c50 	.word	0x08003c50

08003178 <__retarget_lock_init_recursive>:
 8003178:	4770      	bx	lr

0800317a <__retarget_lock_acquire_recursive>:
 800317a:	4770      	bx	lr

0800317c <__retarget_lock_release_recursive>:
 800317c:	4770      	bx	lr
	...

08003180 <_free_r>:
 8003180:	b538      	push	{r3, r4, r5, lr}
 8003182:	4605      	mov	r5, r0
 8003184:	2900      	cmp	r1, #0
 8003186:	d040      	beq.n	800320a <_free_r+0x8a>
 8003188:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800318c:	1f0c      	subs	r4, r1, #4
 800318e:	2b00      	cmp	r3, #0
 8003190:	bfb8      	it	lt
 8003192:	18e4      	addlt	r4, r4, r3
 8003194:	f000 f8de 	bl	8003354 <__malloc_lock>
 8003198:	4a1c      	ldr	r2, [pc, #112]	@ (800320c <_free_r+0x8c>)
 800319a:	6813      	ldr	r3, [r2, #0]
 800319c:	b933      	cbnz	r3, 80031ac <_free_r+0x2c>
 800319e:	6063      	str	r3, [r4, #4]
 80031a0:	6014      	str	r4, [r2, #0]
 80031a2:	4628      	mov	r0, r5
 80031a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031a8:	f000 b8da 	b.w	8003360 <__malloc_unlock>
 80031ac:	42a3      	cmp	r3, r4
 80031ae:	d908      	bls.n	80031c2 <_free_r+0x42>
 80031b0:	6820      	ldr	r0, [r4, #0]
 80031b2:	1821      	adds	r1, r4, r0
 80031b4:	428b      	cmp	r3, r1
 80031b6:	bf01      	itttt	eq
 80031b8:	6819      	ldreq	r1, [r3, #0]
 80031ba:	685b      	ldreq	r3, [r3, #4]
 80031bc:	1809      	addeq	r1, r1, r0
 80031be:	6021      	streq	r1, [r4, #0]
 80031c0:	e7ed      	b.n	800319e <_free_r+0x1e>
 80031c2:	461a      	mov	r2, r3
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	b10b      	cbz	r3, 80031cc <_free_r+0x4c>
 80031c8:	42a3      	cmp	r3, r4
 80031ca:	d9fa      	bls.n	80031c2 <_free_r+0x42>
 80031cc:	6811      	ldr	r1, [r2, #0]
 80031ce:	1850      	adds	r0, r2, r1
 80031d0:	42a0      	cmp	r0, r4
 80031d2:	d10b      	bne.n	80031ec <_free_r+0x6c>
 80031d4:	6820      	ldr	r0, [r4, #0]
 80031d6:	4401      	add	r1, r0
 80031d8:	1850      	adds	r0, r2, r1
 80031da:	4283      	cmp	r3, r0
 80031dc:	6011      	str	r1, [r2, #0]
 80031de:	d1e0      	bne.n	80031a2 <_free_r+0x22>
 80031e0:	6818      	ldr	r0, [r3, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	4408      	add	r0, r1
 80031e6:	6010      	str	r0, [r2, #0]
 80031e8:	6053      	str	r3, [r2, #4]
 80031ea:	e7da      	b.n	80031a2 <_free_r+0x22>
 80031ec:	d902      	bls.n	80031f4 <_free_r+0x74>
 80031ee:	230c      	movs	r3, #12
 80031f0:	602b      	str	r3, [r5, #0]
 80031f2:	e7d6      	b.n	80031a2 <_free_r+0x22>
 80031f4:	6820      	ldr	r0, [r4, #0]
 80031f6:	1821      	adds	r1, r4, r0
 80031f8:	428b      	cmp	r3, r1
 80031fa:	bf01      	itttt	eq
 80031fc:	6819      	ldreq	r1, [r3, #0]
 80031fe:	685b      	ldreq	r3, [r3, #4]
 8003200:	1809      	addeq	r1, r1, r0
 8003202:	6021      	streq	r1, [r4, #0]
 8003204:	6063      	str	r3, [r4, #4]
 8003206:	6054      	str	r4, [r2, #4]
 8003208:	e7cb      	b.n	80031a2 <_free_r+0x22>
 800320a:	bd38      	pop	{r3, r4, r5, pc}
 800320c:	200002b4 	.word	0x200002b4

08003210 <sbrk_aligned>:
 8003210:	b570      	push	{r4, r5, r6, lr}
 8003212:	4e0f      	ldr	r6, [pc, #60]	@ (8003250 <sbrk_aligned+0x40>)
 8003214:	460c      	mov	r4, r1
 8003216:	6831      	ldr	r1, [r6, #0]
 8003218:	4605      	mov	r5, r0
 800321a:	b911      	cbnz	r1, 8003222 <sbrk_aligned+0x12>
 800321c:	f000 fca2 	bl	8003b64 <_sbrk_r>
 8003220:	6030      	str	r0, [r6, #0]
 8003222:	4621      	mov	r1, r4
 8003224:	4628      	mov	r0, r5
 8003226:	f000 fc9d 	bl	8003b64 <_sbrk_r>
 800322a:	1c43      	adds	r3, r0, #1
 800322c:	d103      	bne.n	8003236 <sbrk_aligned+0x26>
 800322e:	f04f 34ff 	mov.w	r4, #4294967295
 8003232:	4620      	mov	r0, r4
 8003234:	bd70      	pop	{r4, r5, r6, pc}
 8003236:	1cc4      	adds	r4, r0, #3
 8003238:	f024 0403 	bic.w	r4, r4, #3
 800323c:	42a0      	cmp	r0, r4
 800323e:	d0f8      	beq.n	8003232 <sbrk_aligned+0x22>
 8003240:	1a21      	subs	r1, r4, r0
 8003242:	4628      	mov	r0, r5
 8003244:	f000 fc8e 	bl	8003b64 <_sbrk_r>
 8003248:	3001      	adds	r0, #1
 800324a:	d1f2      	bne.n	8003232 <sbrk_aligned+0x22>
 800324c:	e7ef      	b.n	800322e <sbrk_aligned+0x1e>
 800324e:	bf00      	nop
 8003250:	200002b0 	.word	0x200002b0

08003254 <_malloc_r>:
 8003254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003258:	1ccd      	adds	r5, r1, #3
 800325a:	f025 0503 	bic.w	r5, r5, #3
 800325e:	3508      	adds	r5, #8
 8003260:	2d0c      	cmp	r5, #12
 8003262:	bf38      	it	cc
 8003264:	250c      	movcc	r5, #12
 8003266:	2d00      	cmp	r5, #0
 8003268:	4606      	mov	r6, r0
 800326a:	db01      	blt.n	8003270 <_malloc_r+0x1c>
 800326c:	42a9      	cmp	r1, r5
 800326e:	d904      	bls.n	800327a <_malloc_r+0x26>
 8003270:	230c      	movs	r3, #12
 8003272:	6033      	str	r3, [r6, #0]
 8003274:	2000      	movs	r0, #0
 8003276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800327a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003350 <_malloc_r+0xfc>
 800327e:	f000 f869 	bl	8003354 <__malloc_lock>
 8003282:	f8d8 3000 	ldr.w	r3, [r8]
 8003286:	461c      	mov	r4, r3
 8003288:	bb44      	cbnz	r4, 80032dc <_malloc_r+0x88>
 800328a:	4629      	mov	r1, r5
 800328c:	4630      	mov	r0, r6
 800328e:	f7ff ffbf 	bl	8003210 <sbrk_aligned>
 8003292:	1c43      	adds	r3, r0, #1
 8003294:	4604      	mov	r4, r0
 8003296:	d158      	bne.n	800334a <_malloc_r+0xf6>
 8003298:	f8d8 4000 	ldr.w	r4, [r8]
 800329c:	4627      	mov	r7, r4
 800329e:	2f00      	cmp	r7, #0
 80032a0:	d143      	bne.n	800332a <_malloc_r+0xd6>
 80032a2:	2c00      	cmp	r4, #0
 80032a4:	d04b      	beq.n	800333e <_malloc_r+0xea>
 80032a6:	6823      	ldr	r3, [r4, #0]
 80032a8:	4639      	mov	r1, r7
 80032aa:	4630      	mov	r0, r6
 80032ac:	eb04 0903 	add.w	r9, r4, r3
 80032b0:	f000 fc58 	bl	8003b64 <_sbrk_r>
 80032b4:	4581      	cmp	r9, r0
 80032b6:	d142      	bne.n	800333e <_malloc_r+0xea>
 80032b8:	6821      	ldr	r1, [r4, #0]
 80032ba:	4630      	mov	r0, r6
 80032bc:	1a6d      	subs	r5, r5, r1
 80032be:	4629      	mov	r1, r5
 80032c0:	f7ff ffa6 	bl	8003210 <sbrk_aligned>
 80032c4:	3001      	adds	r0, #1
 80032c6:	d03a      	beq.n	800333e <_malloc_r+0xea>
 80032c8:	6823      	ldr	r3, [r4, #0]
 80032ca:	442b      	add	r3, r5
 80032cc:	6023      	str	r3, [r4, #0]
 80032ce:	f8d8 3000 	ldr.w	r3, [r8]
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	bb62      	cbnz	r2, 8003330 <_malloc_r+0xdc>
 80032d6:	f8c8 7000 	str.w	r7, [r8]
 80032da:	e00f      	b.n	80032fc <_malloc_r+0xa8>
 80032dc:	6822      	ldr	r2, [r4, #0]
 80032de:	1b52      	subs	r2, r2, r5
 80032e0:	d420      	bmi.n	8003324 <_malloc_r+0xd0>
 80032e2:	2a0b      	cmp	r2, #11
 80032e4:	d917      	bls.n	8003316 <_malloc_r+0xc2>
 80032e6:	1961      	adds	r1, r4, r5
 80032e8:	42a3      	cmp	r3, r4
 80032ea:	6025      	str	r5, [r4, #0]
 80032ec:	bf18      	it	ne
 80032ee:	6059      	strne	r1, [r3, #4]
 80032f0:	6863      	ldr	r3, [r4, #4]
 80032f2:	bf08      	it	eq
 80032f4:	f8c8 1000 	streq.w	r1, [r8]
 80032f8:	5162      	str	r2, [r4, r5]
 80032fa:	604b      	str	r3, [r1, #4]
 80032fc:	4630      	mov	r0, r6
 80032fe:	f000 f82f 	bl	8003360 <__malloc_unlock>
 8003302:	f104 000b 	add.w	r0, r4, #11
 8003306:	1d23      	adds	r3, r4, #4
 8003308:	f020 0007 	bic.w	r0, r0, #7
 800330c:	1ac2      	subs	r2, r0, r3
 800330e:	bf1c      	itt	ne
 8003310:	1a1b      	subne	r3, r3, r0
 8003312:	50a3      	strne	r3, [r4, r2]
 8003314:	e7af      	b.n	8003276 <_malloc_r+0x22>
 8003316:	6862      	ldr	r2, [r4, #4]
 8003318:	42a3      	cmp	r3, r4
 800331a:	bf0c      	ite	eq
 800331c:	f8c8 2000 	streq.w	r2, [r8]
 8003320:	605a      	strne	r2, [r3, #4]
 8003322:	e7eb      	b.n	80032fc <_malloc_r+0xa8>
 8003324:	4623      	mov	r3, r4
 8003326:	6864      	ldr	r4, [r4, #4]
 8003328:	e7ae      	b.n	8003288 <_malloc_r+0x34>
 800332a:	463c      	mov	r4, r7
 800332c:	687f      	ldr	r7, [r7, #4]
 800332e:	e7b6      	b.n	800329e <_malloc_r+0x4a>
 8003330:	461a      	mov	r2, r3
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	42a3      	cmp	r3, r4
 8003336:	d1fb      	bne.n	8003330 <_malloc_r+0xdc>
 8003338:	2300      	movs	r3, #0
 800333a:	6053      	str	r3, [r2, #4]
 800333c:	e7de      	b.n	80032fc <_malloc_r+0xa8>
 800333e:	230c      	movs	r3, #12
 8003340:	4630      	mov	r0, r6
 8003342:	6033      	str	r3, [r6, #0]
 8003344:	f000 f80c 	bl	8003360 <__malloc_unlock>
 8003348:	e794      	b.n	8003274 <_malloc_r+0x20>
 800334a:	6005      	str	r5, [r0, #0]
 800334c:	e7d6      	b.n	80032fc <_malloc_r+0xa8>
 800334e:	bf00      	nop
 8003350:	200002b4 	.word	0x200002b4

08003354 <__malloc_lock>:
 8003354:	4801      	ldr	r0, [pc, #4]	@ (800335c <__malloc_lock+0x8>)
 8003356:	f7ff bf10 	b.w	800317a <__retarget_lock_acquire_recursive>
 800335a:	bf00      	nop
 800335c:	200002ac 	.word	0x200002ac

08003360 <__malloc_unlock>:
 8003360:	4801      	ldr	r0, [pc, #4]	@ (8003368 <__malloc_unlock+0x8>)
 8003362:	f7ff bf0b 	b.w	800317c <__retarget_lock_release_recursive>
 8003366:	bf00      	nop
 8003368:	200002ac 	.word	0x200002ac

0800336c <__sfputc_r>:
 800336c:	6893      	ldr	r3, [r2, #8]
 800336e:	b410      	push	{r4}
 8003370:	3b01      	subs	r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	6093      	str	r3, [r2, #8]
 8003376:	da07      	bge.n	8003388 <__sfputc_r+0x1c>
 8003378:	6994      	ldr	r4, [r2, #24]
 800337a:	42a3      	cmp	r3, r4
 800337c:	db01      	blt.n	8003382 <__sfputc_r+0x16>
 800337e:	290a      	cmp	r1, #10
 8003380:	d102      	bne.n	8003388 <__sfputc_r+0x1c>
 8003382:	bc10      	pop	{r4}
 8003384:	f7ff bdeb 	b.w	8002f5e <__swbuf_r>
 8003388:	6813      	ldr	r3, [r2, #0]
 800338a:	1c58      	adds	r0, r3, #1
 800338c:	6010      	str	r0, [r2, #0]
 800338e:	7019      	strb	r1, [r3, #0]
 8003390:	4608      	mov	r0, r1
 8003392:	bc10      	pop	{r4}
 8003394:	4770      	bx	lr

08003396 <__sfputs_r>:
 8003396:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003398:	4606      	mov	r6, r0
 800339a:	460f      	mov	r7, r1
 800339c:	4614      	mov	r4, r2
 800339e:	18d5      	adds	r5, r2, r3
 80033a0:	42ac      	cmp	r4, r5
 80033a2:	d101      	bne.n	80033a8 <__sfputs_r+0x12>
 80033a4:	2000      	movs	r0, #0
 80033a6:	e007      	b.n	80033b8 <__sfputs_r+0x22>
 80033a8:	463a      	mov	r2, r7
 80033aa:	4630      	mov	r0, r6
 80033ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033b0:	f7ff ffdc 	bl	800336c <__sfputc_r>
 80033b4:	1c43      	adds	r3, r0, #1
 80033b6:	d1f3      	bne.n	80033a0 <__sfputs_r+0xa>
 80033b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080033bc <_vfiprintf_r>:
 80033bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033c0:	460d      	mov	r5, r1
 80033c2:	4614      	mov	r4, r2
 80033c4:	4698      	mov	r8, r3
 80033c6:	4606      	mov	r6, r0
 80033c8:	b09d      	sub	sp, #116	@ 0x74
 80033ca:	b118      	cbz	r0, 80033d4 <_vfiprintf_r+0x18>
 80033cc:	6a03      	ldr	r3, [r0, #32]
 80033ce:	b90b      	cbnz	r3, 80033d4 <_vfiprintf_r+0x18>
 80033d0:	f7ff fcdc 	bl	8002d8c <__sinit>
 80033d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80033d6:	07d9      	lsls	r1, r3, #31
 80033d8:	d405      	bmi.n	80033e6 <_vfiprintf_r+0x2a>
 80033da:	89ab      	ldrh	r3, [r5, #12]
 80033dc:	059a      	lsls	r2, r3, #22
 80033de:	d402      	bmi.n	80033e6 <_vfiprintf_r+0x2a>
 80033e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80033e2:	f7ff feca 	bl	800317a <__retarget_lock_acquire_recursive>
 80033e6:	89ab      	ldrh	r3, [r5, #12]
 80033e8:	071b      	lsls	r3, r3, #28
 80033ea:	d501      	bpl.n	80033f0 <_vfiprintf_r+0x34>
 80033ec:	692b      	ldr	r3, [r5, #16]
 80033ee:	b99b      	cbnz	r3, 8003418 <_vfiprintf_r+0x5c>
 80033f0:	4629      	mov	r1, r5
 80033f2:	4630      	mov	r0, r6
 80033f4:	f7ff fdf2 	bl	8002fdc <__swsetup_r>
 80033f8:	b170      	cbz	r0, 8003418 <_vfiprintf_r+0x5c>
 80033fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80033fc:	07dc      	lsls	r4, r3, #31
 80033fe:	d504      	bpl.n	800340a <_vfiprintf_r+0x4e>
 8003400:	f04f 30ff 	mov.w	r0, #4294967295
 8003404:	b01d      	add	sp, #116	@ 0x74
 8003406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800340a:	89ab      	ldrh	r3, [r5, #12]
 800340c:	0598      	lsls	r0, r3, #22
 800340e:	d4f7      	bmi.n	8003400 <_vfiprintf_r+0x44>
 8003410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003412:	f7ff feb3 	bl	800317c <__retarget_lock_release_recursive>
 8003416:	e7f3      	b.n	8003400 <_vfiprintf_r+0x44>
 8003418:	2300      	movs	r3, #0
 800341a:	9309      	str	r3, [sp, #36]	@ 0x24
 800341c:	2320      	movs	r3, #32
 800341e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003422:	2330      	movs	r3, #48	@ 0x30
 8003424:	f04f 0901 	mov.w	r9, #1
 8003428:	f8cd 800c 	str.w	r8, [sp, #12]
 800342c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80035d8 <_vfiprintf_r+0x21c>
 8003430:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003434:	4623      	mov	r3, r4
 8003436:	469a      	mov	sl, r3
 8003438:	f813 2b01 	ldrb.w	r2, [r3], #1
 800343c:	b10a      	cbz	r2, 8003442 <_vfiprintf_r+0x86>
 800343e:	2a25      	cmp	r2, #37	@ 0x25
 8003440:	d1f9      	bne.n	8003436 <_vfiprintf_r+0x7a>
 8003442:	ebba 0b04 	subs.w	fp, sl, r4
 8003446:	d00b      	beq.n	8003460 <_vfiprintf_r+0xa4>
 8003448:	465b      	mov	r3, fp
 800344a:	4622      	mov	r2, r4
 800344c:	4629      	mov	r1, r5
 800344e:	4630      	mov	r0, r6
 8003450:	f7ff ffa1 	bl	8003396 <__sfputs_r>
 8003454:	3001      	adds	r0, #1
 8003456:	f000 80a7 	beq.w	80035a8 <_vfiprintf_r+0x1ec>
 800345a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800345c:	445a      	add	r2, fp
 800345e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003460:	f89a 3000 	ldrb.w	r3, [sl]
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 809f 	beq.w	80035a8 <_vfiprintf_r+0x1ec>
 800346a:	2300      	movs	r3, #0
 800346c:	f04f 32ff 	mov.w	r2, #4294967295
 8003470:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003474:	f10a 0a01 	add.w	sl, sl, #1
 8003478:	9304      	str	r3, [sp, #16]
 800347a:	9307      	str	r3, [sp, #28]
 800347c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003480:	931a      	str	r3, [sp, #104]	@ 0x68
 8003482:	4654      	mov	r4, sl
 8003484:	2205      	movs	r2, #5
 8003486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800348a:	4853      	ldr	r0, [pc, #332]	@ (80035d8 <_vfiprintf_r+0x21c>)
 800348c:	f000 fb7a 	bl	8003b84 <memchr>
 8003490:	9a04      	ldr	r2, [sp, #16]
 8003492:	b9d8      	cbnz	r0, 80034cc <_vfiprintf_r+0x110>
 8003494:	06d1      	lsls	r1, r2, #27
 8003496:	bf44      	itt	mi
 8003498:	2320      	movmi	r3, #32
 800349a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800349e:	0713      	lsls	r3, r2, #28
 80034a0:	bf44      	itt	mi
 80034a2:	232b      	movmi	r3, #43	@ 0x2b
 80034a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80034a8:	f89a 3000 	ldrb.w	r3, [sl]
 80034ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80034ae:	d015      	beq.n	80034dc <_vfiprintf_r+0x120>
 80034b0:	4654      	mov	r4, sl
 80034b2:	2000      	movs	r0, #0
 80034b4:	f04f 0c0a 	mov.w	ip, #10
 80034b8:	9a07      	ldr	r2, [sp, #28]
 80034ba:	4621      	mov	r1, r4
 80034bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80034c0:	3b30      	subs	r3, #48	@ 0x30
 80034c2:	2b09      	cmp	r3, #9
 80034c4:	d94b      	bls.n	800355e <_vfiprintf_r+0x1a2>
 80034c6:	b1b0      	cbz	r0, 80034f6 <_vfiprintf_r+0x13a>
 80034c8:	9207      	str	r2, [sp, #28]
 80034ca:	e014      	b.n	80034f6 <_vfiprintf_r+0x13a>
 80034cc:	eba0 0308 	sub.w	r3, r0, r8
 80034d0:	fa09 f303 	lsl.w	r3, r9, r3
 80034d4:	4313      	orrs	r3, r2
 80034d6:	46a2      	mov	sl, r4
 80034d8:	9304      	str	r3, [sp, #16]
 80034da:	e7d2      	b.n	8003482 <_vfiprintf_r+0xc6>
 80034dc:	9b03      	ldr	r3, [sp, #12]
 80034de:	1d19      	adds	r1, r3, #4
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	9103      	str	r1, [sp, #12]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	bfbb      	ittet	lt
 80034e8:	425b      	neglt	r3, r3
 80034ea:	f042 0202 	orrlt.w	r2, r2, #2
 80034ee:	9307      	strge	r3, [sp, #28]
 80034f0:	9307      	strlt	r3, [sp, #28]
 80034f2:	bfb8      	it	lt
 80034f4:	9204      	strlt	r2, [sp, #16]
 80034f6:	7823      	ldrb	r3, [r4, #0]
 80034f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80034fa:	d10a      	bne.n	8003512 <_vfiprintf_r+0x156>
 80034fc:	7863      	ldrb	r3, [r4, #1]
 80034fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8003500:	d132      	bne.n	8003568 <_vfiprintf_r+0x1ac>
 8003502:	9b03      	ldr	r3, [sp, #12]
 8003504:	3402      	adds	r4, #2
 8003506:	1d1a      	adds	r2, r3, #4
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	9203      	str	r2, [sp, #12]
 800350c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003510:	9305      	str	r3, [sp, #20]
 8003512:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80035dc <_vfiprintf_r+0x220>
 8003516:	2203      	movs	r2, #3
 8003518:	4650      	mov	r0, sl
 800351a:	7821      	ldrb	r1, [r4, #0]
 800351c:	f000 fb32 	bl	8003b84 <memchr>
 8003520:	b138      	cbz	r0, 8003532 <_vfiprintf_r+0x176>
 8003522:	2240      	movs	r2, #64	@ 0x40
 8003524:	9b04      	ldr	r3, [sp, #16]
 8003526:	eba0 000a 	sub.w	r0, r0, sl
 800352a:	4082      	lsls	r2, r0
 800352c:	4313      	orrs	r3, r2
 800352e:	3401      	adds	r4, #1
 8003530:	9304      	str	r3, [sp, #16]
 8003532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003536:	2206      	movs	r2, #6
 8003538:	4829      	ldr	r0, [pc, #164]	@ (80035e0 <_vfiprintf_r+0x224>)
 800353a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800353e:	f000 fb21 	bl	8003b84 <memchr>
 8003542:	2800      	cmp	r0, #0
 8003544:	d03f      	beq.n	80035c6 <_vfiprintf_r+0x20a>
 8003546:	4b27      	ldr	r3, [pc, #156]	@ (80035e4 <_vfiprintf_r+0x228>)
 8003548:	bb1b      	cbnz	r3, 8003592 <_vfiprintf_r+0x1d6>
 800354a:	9b03      	ldr	r3, [sp, #12]
 800354c:	3307      	adds	r3, #7
 800354e:	f023 0307 	bic.w	r3, r3, #7
 8003552:	3308      	adds	r3, #8
 8003554:	9303      	str	r3, [sp, #12]
 8003556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003558:	443b      	add	r3, r7
 800355a:	9309      	str	r3, [sp, #36]	@ 0x24
 800355c:	e76a      	b.n	8003434 <_vfiprintf_r+0x78>
 800355e:	460c      	mov	r4, r1
 8003560:	2001      	movs	r0, #1
 8003562:	fb0c 3202 	mla	r2, ip, r2, r3
 8003566:	e7a8      	b.n	80034ba <_vfiprintf_r+0xfe>
 8003568:	2300      	movs	r3, #0
 800356a:	f04f 0c0a 	mov.w	ip, #10
 800356e:	4619      	mov	r1, r3
 8003570:	3401      	adds	r4, #1
 8003572:	9305      	str	r3, [sp, #20]
 8003574:	4620      	mov	r0, r4
 8003576:	f810 2b01 	ldrb.w	r2, [r0], #1
 800357a:	3a30      	subs	r2, #48	@ 0x30
 800357c:	2a09      	cmp	r2, #9
 800357e:	d903      	bls.n	8003588 <_vfiprintf_r+0x1cc>
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0c6      	beq.n	8003512 <_vfiprintf_r+0x156>
 8003584:	9105      	str	r1, [sp, #20]
 8003586:	e7c4      	b.n	8003512 <_vfiprintf_r+0x156>
 8003588:	4604      	mov	r4, r0
 800358a:	2301      	movs	r3, #1
 800358c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003590:	e7f0      	b.n	8003574 <_vfiprintf_r+0x1b8>
 8003592:	ab03      	add	r3, sp, #12
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	462a      	mov	r2, r5
 8003598:	4630      	mov	r0, r6
 800359a:	4b13      	ldr	r3, [pc, #76]	@ (80035e8 <_vfiprintf_r+0x22c>)
 800359c:	a904      	add	r1, sp, #16
 800359e:	f3af 8000 	nop.w
 80035a2:	4607      	mov	r7, r0
 80035a4:	1c78      	adds	r0, r7, #1
 80035a6:	d1d6      	bne.n	8003556 <_vfiprintf_r+0x19a>
 80035a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80035aa:	07d9      	lsls	r1, r3, #31
 80035ac:	d405      	bmi.n	80035ba <_vfiprintf_r+0x1fe>
 80035ae:	89ab      	ldrh	r3, [r5, #12]
 80035b0:	059a      	lsls	r2, r3, #22
 80035b2:	d402      	bmi.n	80035ba <_vfiprintf_r+0x1fe>
 80035b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80035b6:	f7ff fde1 	bl	800317c <__retarget_lock_release_recursive>
 80035ba:	89ab      	ldrh	r3, [r5, #12]
 80035bc:	065b      	lsls	r3, r3, #25
 80035be:	f53f af1f 	bmi.w	8003400 <_vfiprintf_r+0x44>
 80035c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80035c4:	e71e      	b.n	8003404 <_vfiprintf_r+0x48>
 80035c6:	ab03      	add	r3, sp, #12
 80035c8:	9300      	str	r3, [sp, #0]
 80035ca:	462a      	mov	r2, r5
 80035cc:	4630      	mov	r0, r6
 80035ce:	4b06      	ldr	r3, [pc, #24]	@ (80035e8 <_vfiprintf_r+0x22c>)
 80035d0:	a904      	add	r1, sp, #16
 80035d2:	f000 f87d 	bl	80036d0 <_printf_i>
 80035d6:	e7e4      	b.n	80035a2 <_vfiprintf_r+0x1e6>
 80035d8:	08003c16 	.word	0x08003c16
 80035dc:	08003c1c 	.word	0x08003c1c
 80035e0:	08003c20 	.word	0x08003c20
 80035e4:	00000000 	.word	0x00000000
 80035e8:	08003397 	.word	0x08003397

080035ec <_printf_common>:
 80035ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035f0:	4616      	mov	r6, r2
 80035f2:	4698      	mov	r8, r3
 80035f4:	688a      	ldr	r2, [r1, #8]
 80035f6:	690b      	ldr	r3, [r1, #16]
 80035f8:	4607      	mov	r7, r0
 80035fa:	4293      	cmp	r3, r2
 80035fc:	bfb8      	it	lt
 80035fe:	4613      	movlt	r3, r2
 8003600:	6033      	str	r3, [r6, #0]
 8003602:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003606:	460c      	mov	r4, r1
 8003608:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800360c:	b10a      	cbz	r2, 8003612 <_printf_common+0x26>
 800360e:	3301      	adds	r3, #1
 8003610:	6033      	str	r3, [r6, #0]
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	0699      	lsls	r1, r3, #26
 8003616:	bf42      	ittt	mi
 8003618:	6833      	ldrmi	r3, [r6, #0]
 800361a:	3302      	addmi	r3, #2
 800361c:	6033      	strmi	r3, [r6, #0]
 800361e:	6825      	ldr	r5, [r4, #0]
 8003620:	f015 0506 	ands.w	r5, r5, #6
 8003624:	d106      	bne.n	8003634 <_printf_common+0x48>
 8003626:	f104 0a19 	add.w	sl, r4, #25
 800362a:	68e3      	ldr	r3, [r4, #12]
 800362c:	6832      	ldr	r2, [r6, #0]
 800362e:	1a9b      	subs	r3, r3, r2
 8003630:	42ab      	cmp	r3, r5
 8003632:	dc2b      	bgt.n	800368c <_printf_common+0xa0>
 8003634:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003638:	6822      	ldr	r2, [r4, #0]
 800363a:	3b00      	subs	r3, #0
 800363c:	bf18      	it	ne
 800363e:	2301      	movne	r3, #1
 8003640:	0692      	lsls	r2, r2, #26
 8003642:	d430      	bmi.n	80036a6 <_printf_common+0xba>
 8003644:	4641      	mov	r1, r8
 8003646:	4638      	mov	r0, r7
 8003648:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800364c:	47c8      	blx	r9
 800364e:	3001      	adds	r0, #1
 8003650:	d023      	beq.n	800369a <_printf_common+0xae>
 8003652:	6823      	ldr	r3, [r4, #0]
 8003654:	6922      	ldr	r2, [r4, #16]
 8003656:	f003 0306 	and.w	r3, r3, #6
 800365a:	2b04      	cmp	r3, #4
 800365c:	bf14      	ite	ne
 800365e:	2500      	movne	r5, #0
 8003660:	6833      	ldreq	r3, [r6, #0]
 8003662:	f04f 0600 	mov.w	r6, #0
 8003666:	bf08      	it	eq
 8003668:	68e5      	ldreq	r5, [r4, #12]
 800366a:	f104 041a 	add.w	r4, r4, #26
 800366e:	bf08      	it	eq
 8003670:	1aed      	subeq	r5, r5, r3
 8003672:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003676:	bf08      	it	eq
 8003678:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800367c:	4293      	cmp	r3, r2
 800367e:	bfc4      	itt	gt
 8003680:	1a9b      	subgt	r3, r3, r2
 8003682:	18ed      	addgt	r5, r5, r3
 8003684:	42b5      	cmp	r5, r6
 8003686:	d11a      	bne.n	80036be <_printf_common+0xd2>
 8003688:	2000      	movs	r0, #0
 800368a:	e008      	b.n	800369e <_printf_common+0xb2>
 800368c:	2301      	movs	r3, #1
 800368e:	4652      	mov	r2, sl
 8003690:	4641      	mov	r1, r8
 8003692:	4638      	mov	r0, r7
 8003694:	47c8      	blx	r9
 8003696:	3001      	adds	r0, #1
 8003698:	d103      	bne.n	80036a2 <_printf_common+0xb6>
 800369a:	f04f 30ff 	mov.w	r0, #4294967295
 800369e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036a2:	3501      	adds	r5, #1
 80036a4:	e7c1      	b.n	800362a <_printf_common+0x3e>
 80036a6:	2030      	movs	r0, #48	@ 0x30
 80036a8:	18e1      	adds	r1, r4, r3
 80036aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80036ae:	1c5a      	adds	r2, r3, #1
 80036b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80036b4:	4422      	add	r2, r4
 80036b6:	3302      	adds	r3, #2
 80036b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80036bc:	e7c2      	b.n	8003644 <_printf_common+0x58>
 80036be:	2301      	movs	r3, #1
 80036c0:	4622      	mov	r2, r4
 80036c2:	4641      	mov	r1, r8
 80036c4:	4638      	mov	r0, r7
 80036c6:	47c8      	blx	r9
 80036c8:	3001      	adds	r0, #1
 80036ca:	d0e6      	beq.n	800369a <_printf_common+0xae>
 80036cc:	3601      	adds	r6, #1
 80036ce:	e7d9      	b.n	8003684 <_printf_common+0x98>

080036d0 <_printf_i>:
 80036d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80036d4:	7e0f      	ldrb	r7, [r1, #24]
 80036d6:	4691      	mov	r9, r2
 80036d8:	2f78      	cmp	r7, #120	@ 0x78
 80036da:	4680      	mov	r8, r0
 80036dc:	460c      	mov	r4, r1
 80036de:	469a      	mov	sl, r3
 80036e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80036e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80036e6:	d807      	bhi.n	80036f8 <_printf_i+0x28>
 80036e8:	2f62      	cmp	r7, #98	@ 0x62
 80036ea:	d80a      	bhi.n	8003702 <_printf_i+0x32>
 80036ec:	2f00      	cmp	r7, #0
 80036ee:	f000 80d1 	beq.w	8003894 <_printf_i+0x1c4>
 80036f2:	2f58      	cmp	r7, #88	@ 0x58
 80036f4:	f000 80b8 	beq.w	8003868 <_printf_i+0x198>
 80036f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003700:	e03a      	b.n	8003778 <_printf_i+0xa8>
 8003702:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003706:	2b15      	cmp	r3, #21
 8003708:	d8f6      	bhi.n	80036f8 <_printf_i+0x28>
 800370a:	a101      	add	r1, pc, #4	@ (adr r1, 8003710 <_printf_i+0x40>)
 800370c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003710:	08003769 	.word	0x08003769
 8003714:	0800377d 	.word	0x0800377d
 8003718:	080036f9 	.word	0x080036f9
 800371c:	080036f9 	.word	0x080036f9
 8003720:	080036f9 	.word	0x080036f9
 8003724:	080036f9 	.word	0x080036f9
 8003728:	0800377d 	.word	0x0800377d
 800372c:	080036f9 	.word	0x080036f9
 8003730:	080036f9 	.word	0x080036f9
 8003734:	080036f9 	.word	0x080036f9
 8003738:	080036f9 	.word	0x080036f9
 800373c:	0800387b 	.word	0x0800387b
 8003740:	080037a7 	.word	0x080037a7
 8003744:	08003835 	.word	0x08003835
 8003748:	080036f9 	.word	0x080036f9
 800374c:	080036f9 	.word	0x080036f9
 8003750:	0800389d 	.word	0x0800389d
 8003754:	080036f9 	.word	0x080036f9
 8003758:	080037a7 	.word	0x080037a7
 800375c:	080036f9 	.word	0x080036f9
 8003760:	080036f9 	.word	0x080036f9
 8003764:	0800383d 	.word	0x0800383d
 8003768:	6833      	ldr	r3, [r6, #0]
 800376a:	1d1a      	adds	r2, r3, #4
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6032      	str	r2, [r6, #0]
 8003770:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003774:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003778:	2301      	movs	r3, #1
 800377a:	e09c      	b.n	80038b6 <_printf_i+0x1e6>
 800377c:	6833      	ldr	r3, [r6, #0]
 800377e:	6820      	ldr	r0, [r4, #0]
 8003780:	1d19      	adds	r1, r3, #4
 8003782:	6031      	str	r1, [r6, #0]
 8003784:	0606      	lsls	r6, r0, #24
 8003786:	d501      	bpl.n	800378c <_printf_i+0xbc>
 8003788:	681d      	ldr	r5, [r3, #0]
 800378a:	e003      	b.n	8003794 <_printf_i+0xc4>
 800378c:	0645      	lsls	r5, r0, #25
 800378e:	d5fb      	bpl.n	8003788 <_printf_i+0xb8>
 8003790:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003794:	2d00      	cmp	r5, #0
 8003796:	da03      	bge.n	80037a0 <_printf_i+0xd0>
 8003798:	232d      	movs	r3, #45	@ 0x2d
 800379a:	426d      	negs	r5, r5
 800379c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037a0:	230a      	movs	r3, #10
 80037a2:	4858      	ldr	r0, [pc, #352]	@ (8003904 <_printf_i+0x234>)
 80037a4:	e011      	b.n	80037ca <_printf_i+0xfa>
 80037a6:	6821      	ldr	r1, [r4, #0]
 80037a8:	6833      	ldr	r3, [r6, #0]
 80037aa:	0608      	lsls	r0, r1, #24
 80037ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80037b0:	d402      	bmi.n	80037b8 <_printf_i+0xe8>
 80037b2:	0649      	lsls	r1, r1, #25
 80037b4:	bf48      	it	mi
 80037b6:	b2ad      	uxthmi	r5, r5
 80037b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80037ba:	6033      	str	r3, [r6, #0]
 80037bc:	bf14      	ite	ne
 80037be:	230a      	movne	r3, #10
 80037c0:	2308      	moveq	r3, #8
 80037c2:	4850      	ldr	r0, [pc, #320]	@ (8003904 <_printf_i+0x234>)
 80037c4:	2100      	movs	r1, #0
 80037c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80037ca:	6866      	ldr	r6, [r4, #4]
 80037cc:	2e00      	cmp	r6, #0
 80037ce:	60a6      	str	r6, [r4, #8]
 80037d0:	db05      	blt.n	80037de <_printf_i+0x10e>
 80037d2:	6821      	ldr	r1, [r4, #0]
 80037d4:	432e      	orrs	r6, r5
 80037d6:	f021 0104 	bic.w	r1, r1, #4
 80037da:	6021      	str	r1, [r4, #0]
 80037dc:	d04b      	beq.n	8003876 <_printf_i+0x1a6>
 80037de:	4616      	mov	r6, r2
 80037e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80037e4:	fb03 5711 	mls	r7, r3, r1, r5
 80037e8:	5dc7      	ldrb	r7, [r0, r7]
 80037ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80037ee:	462f      	mov	r7, r5
 80037f0:	42bb      	cmp	r3, r7
 80037f2:	460d      	mov	r5, r1
 80037f4:	d9f4      	bls.n	80037e0 <_printf_i+0x110>
 80037f6:	2b08      	cmp	r3, #8
 80037f8:	d10b      	bne.n	8003812 <_printf_i+0x142>
 80037fa:	6823      	ldr	r3, [r4, #0]
 80037fc:	07df      	lsls	r7, r3, #31
 80037fe:	d508      	bpl.n	8003812 <_printf_i+0x142>
 8003800:	6923      	ldr	r3, [r4, #16]
 8003802:	6861      	ldr	r1, [r4, #4]
 8003804:	4299      	cmp	r1, r3
 8003806:	bfde      	ittt	le
 8003808:	2330      	movle	r3, #48	@ 0x30
 800380a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800380e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003812:	1b92      	subs	r2, r2, r6
 8003814:	6122      	str	r2, [r4, #16]
 8003816:	464b      	mov	r3, r9
 8003818:	4621      	mov	r1, r4
 800381a:	4640      	mov	r0, r8
 800381c:	f8cd a000 	str.w	sl, [sp]
 8003820:	aa03      	add	r2, sp, #12
 8003822:	f7ff fee3 	bl	80035ec <_printf_common>
 8003826:	3001      	adds	r0, #1
 8003828:	d14a      	bne.n	80038c0 <_printf_i+0x1f0>
 800382a:	f04f 30ff 	mov.w	r0, #4294967295
 800382e:	b004      	add	sp, #16
 8003830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003834:	6823      	ldr	r3, [r4, #0]
 8003836:	f043 0320 	orr.w	r3, r3, #32
 800383a:	6023      	str	r3, [r4, #0]
 800383c:	2778      	movs	r7, #120	@ 0x78
 800383e:	4832      	ldr	r0, [pc, #200]	@ (8003908 <_printf_i+0x238>)
 8003840:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003844:	6823      	ldr	r3, [r4, #0]
 8003846:	6831      	ldr	r1, [r6, #0]
 8003848:	061f      	lsls	r7, r3, #24
 800384a:	f851 5b04 	ldr.w	r5, [r1], #4
 800384e:	d402      	bmi.n	8003856 <_printf_i+0x186>
 8003850:	065f      	lsls	r7, r3, #25
 8003852:	bf48      	it	mi
 8003854:	b2ad      	uxthmi	r5, r5
 8003856:	6031      	str	r1, [r6, #0]
 8003858:	07d9      	lsls	r1, r3, #31
 800385a:	bf44      	itt	mi
 800385c:	f043 0320 	orrmi.w	r3, r3, #32
 8003860:	6023      	strmi	r3, [r4, #0]
 8003862:	b11d      	cbz	r5, 800386c <_printf_i+0x19c>
 8003864:	2310      	movs	r3, #16
 8003866:	e7ad      	b.n	80037c4 <_printf_i+0xf4>
 8003868:	4826      	ldr	r0, [pc, #152]	@ (8003904 <_printf_i+0x234>)
 800386a:	e7e9      	b.n	8003840 <_printf_i+0x170>
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	f023 0320 	bic.w	r3, r3, #32
 8003872:	6023      	str	r3, [r4, #0]
 8003874:	e7f6      	b.n	8003864 <_printf_i+0x194>
 8003876:	4616      	mov	r6, r2
 8003878:	e7bd      	b.n	80037f6 <_printf_i+0x126>
 800387a:	6833      	ldr	r3, [r6, #0]
 800387c:	6825      	ldr	r5, [r4, #0]
 800387e:	1d18      	adds	r0, r3, #4
 8003880:	6961      	ldr	r1, [r4, #20]
 8003882:	6030      	str	r0, [r6, #0]
 8003884:	062e      	lsls	r6, r5, #24
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	d501      	bpl.n	800388e <_printf_i+0x1be>
 800388a:	6019      	str	r1, [r3, #0]
 800388c:	e002      	b.n	8003894 <_printf_i+0x1c4>
 800388e:	0668      	lsls	r0, r5, #25
 8003890:	d5fb      	bpl.n	800388a <_printf_i+0x1ba>
 8003892:	8019      	strh	r1, [r3, #0]
 8003894:	2300      	movs	r3, #0
 8003896:	4616      	mov	r6, r2
 8003898:	6123      	str	r3, [r4, #16]
 800389a:	e7bc      	b.n	8003816 <_printf_i+0x146>
 800389c:	6833      	ldr	r3, [r6, #0]
 800389e:	2100      	movs	r1, #0
 80038a0:	1d1a      	adds	r2, r3, #4
 80038a2:	6032      	str	r2, [r6, #0]
 80038a4:	681e      	ldr	r6, [r3, #0]
 80038a6:	6862      	ldr	r2, [r4, #4]
 80038a8:	4630      	mov	r0, r6
 80038aa:	f000 f96b 	bl	8003b84 <memchr>
 80038ae:	b108      	cbz	r0, 80038b4 <_printf_i+0x1e4>
 80038b0:	1b80      	subs	r0, r0, r6
 80038b2:	6060      	str	r0, [r4, #4]
 80038b4:	6863      	ldr	r3, [r4, #4]
 80038b6:	6123      	str	r3, [r4, #16]
 80038b8:	2300      	movs	r3, #0
 80038ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038be:	e7aa      	b.n	8003816 <_printf_i+0x146>
 80038c0:	4632      	mov	r2, r6
 80038c2:	4649      	mov	r1, r9
 80038c4:	4640      	mov	r0, r8
 80038c6:	6923      	ldr	r3, [r4, #16]
 80038c8:	47d0      	blx	sl
 80038ca:	3001      	adds	r0, #1
 80038cc:	d0ad      	beq.n	800382a <_printf_i+0x15a>
 80038ce:	6823      	ldr	r3, [r4, #0]
 80038d0:	079b      	lsls	r3, r3, #30
 80038d2:	d413      	bmi.n	80038fc <_printf_i+0x22c>
 80038d4:	68e0      	ldr	r0, [r4, #12]
 80038d6:	9b03      	ldr	r3, [sp, #12]
 80038d8:	4298      	cmp	r0, r3
 80038da:	bfb8      	it	lt
 80038dc:	4618      	movlt	r0, r3
 80038de:	e7a6      	b.n	800382e <_printf_i+0x15e>
 80038e0:	2301      	movs	r3, #1
 80038e2:	4632      	mov	r2, r6
 80038e4:	4649      	mov	r1, r9
 80038e6:	4640      	mov	r0, r8
 80038e8:	47d0      	blx	sl
 80038ea:	3001      	adds	r0, #1
 80038ec:	d09d      	beq.n	800382a <_printf_i+0x15a>
 80038ee:	3501      	adds	r5, #1
 80038f0:	68e3      	ldr	r3, [r4, #12]
 80038f2:	9903      	ldr	r1, [sp, #12]
 80038f4:	1a5b      	subs	r3, r3, r1
 80038f6:	42ab      	cmp	r3, r5
 80038f8:	dcf2      	bgt.n	80038e0 <_printf_i+0x210>
 80038fa:	e7eb      	b.n	80038d4 <_printf_i+0x204>
 80038fc:	2500      	movs	r5, #0
 80038fe:	f104 0619 	add.w	r6, r4, #25
 8003902:	e7f5      	b.n	80038f0 <_printf_i+0x220>
 8003904:	08003c27 	.word	0x08003c27
 8003908:	08003c38 	.word	0x08003c38

0800390c <__sflush_r>:
 800390c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003912:	0716      	lsls	r6, r2, #28
 8003914:	4605      	mov	r5, r0
 8003916:	460c      	mov	r4, r1
 8003918:	d454      	bmi.n	80039c4 <__sflush_r+0xb8>
 800391a:	684b      	ldr	r3, [r1, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	dc02      	bgt.n	8003926 <__sflush_r+0x1a>
 8003920:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003922:	2b00      	cmp	r3, #0
 8003924:	dd48      	ble.n	80039b8 <__sflush_r+0xac>
 8003926:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003928:	2e00      	cmp	r6, #0
 800392a:	d045      	beq.n	80039b8 <__sflush_r+0xac>
 800392c:	2300      	movs	r3, #0
 800392e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003932:	682f      	ldr	r7, [r5, #0]
 8003934:	6a21      	ldr	r1, [r4, #32]
 8003936:	602b      	str	r3, [r5, #0]
 8003938:	d030      	beq.n	800399c <__sflush_r+0x90>
 800393a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800393c:	89a3      	ldrh	r3, [r4, #12]
 800393e:	0759      	lsls	r1, r3, #29
 8003940:	d505      	bpl.n	800394e <__sflush_r+0x42>
 8003942:	6863      	ldr	r3, [r4, #4]
 8003944:	1ad2      	subs	r2, r2, r3
 8003946:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003948:	b10b      	cbz	r3, 800394e <__sflush_r+0x42>
 800394a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800394c:	1ad2      	subs	r2, r2, r3
 800394e:	2300      	movs	r3, #0
 8003950:	4628      	mov	r0, r5
 8003952:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003954:	6a21      	ldr	r1, [r4, #32]
 8003956:	47b0      	blx	r6
 8003958:	1c43      	adds	r3, r0, #1
 800395a:	89a3      	ldrh	r3, [r4, #12]
 800395c:	d106      	bne.n	800396c <__sflush_r+0x60>
 800395e:	6829      	ldr	r1, [r5, #0]
 8003960:	291d      	cmp	r1, #29
 8003962:	d82b      	bhi.n	80039bc <__sflush_r+0xb0>
 8003964:	4a28      	ldr	r2, [pc, #160]	@ (8003a08 <__sflush_r+0xfc>)
 8003966:	40ca      	lsrs	r2, r1
 8003968:	07d6      	lsls	r6, r2, #31
 800396a:	d527      	bpl.n	80039bc <__sflush_r+0xb0>
 800396c:	2200      	movs	r2, #0
 800396e:	6062      	str	r2, [r4, #4]
 8003970:	6922      	ldr	r2, [r4, #16]
 8003972:	04d9      	lsls	r1, r3, #19
 8003974:	6022      	str	r2, [r4, #0]
 8003976:	d504      	bpl.n	8003982 <__sflush_r+0x76>
 8003978:	1c42      	adds	r2, r0, #1
 800397a:	d101      	bne.n	8003980 <__sflush_r+0x74>
 800397c:	682b      	ldr	r3, [r5, #0]
 800397e:	b903      	cbnz	r3, 8003982 <__sflush_r+0x76>
 8003980:	6560      	str	r0, [r4, #84]	@ 0x54
 8003982:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003984:	602f      	str	r7, [r5, #0]
 8003986:	b1b9      	cbz	r1, 80039b8 <__sflush_r+0xac>
 8003988:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800398c:	4299      	cmp	r1, r3
 800398e:	d002      	beq.n	8003996 <__sflush_r+0x8a>
 8003990:	4628      	mov	r0, r5
 8003992:	f7ff fbf5 	bl	8003180 <_free_r>
 8003996:	2300      	movs	r3, #0
 8003998:	6363      	str	r3, [r4, #52]	@ 0x34
 800399a:	e00d      	b.n	80039b8 <__sflush_r+0xac>
 800399c:	2301      	movs	r3, #1
 800399e:	4628      	mov	r0, r5
 80039a0:	47b0      	blx	r6
 80039a2:	4602      	mov	r2, r0
 80039a4:	1c50      	adds	r0, r2, #1
 80039a6:	d1c9      	bne.n	800393c <__sflush_r+0x30>
 80039a8:	682b      	ldr	r3, [r5, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0c6      	beq.n	800393c <__sflush_r+0x30>
 80039ae:	2b1d      	cmp	r3, #29
 80039b0:	d001      	beq.n	80039b6 <__sflush_r+0xaa>
 80039b2:	2b16      	cmp	r3, #22
 80039b4:	d11d      	bne.n	80039f2 <__sflush_r+0xe6>
 80039b6:	602f      	str	r7, [r5, #0]
 80039b8:	2000      	movs	r0, #0
 80039ba:	e021      	b.n	8003a00 <__sflush_r+0xf4>
 80039bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039c0:	b21b      	sxth	r3, r3
 80039c2:	e01a      	b.n	80039fa <__sflush_r+0xee>
 80039c4:	690f      	ldr	r7, [r1, #16]
 80039c6:	2f00      	cmp	r7, #0
 80039c8:	d0f6      	beq.n	80039b8 <__sflush_r+0xac>
 80039ca:	0793      	lsls	r3, r2, #30
 80039cc:	bf18      	it	ne
 80039ce:	2300      	movne	r3, #0
 80039d0:	680e      	ldr	r6, [r1, #0]
 80039d2:	bf08      	it	eq
 80039d4:	694b      	ldreq	r3, [r1, #20]
 80039d6:	1bf6      	subs	r6, r6, r7
 80039d8:	600f      	str	r7, [r1, #0]
 80039da:	608b      	str	r3, [r1, #8]
 80039dc:	2e00      	cmp	r6, #0
 80039de:	ddeb      	ble.n	80039b8 <__sflush_r+0xac>
 80039e0:	4633      	mov	r3, r6
 80039e2:	463a      	mov	r2, r7
 80039e4:	4628      	mov	r0, r5
 80039e6:	6a21      	ldr	r1, [r4, #32]
 80039e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80039ec:	47e0      	blx	ip
 80039ee:	2800      	cmp	r0, #0
 80039f0:	dc07      	bgt.n	8003a02 <__sflush_r+0xf6>
 80039f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039fa:	f04f 30ff 	mov.w	r0, #4294967295
 80039fe:	81a3      	strh	r3, [r4, #12]
 8003a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a02:	4407      	add	r7, r0
 8003a04:	1a36      	subs	r6, r6, r0
 8003a06:	e7e9      	b.n	80039dc <__sflush_r+0xd0>
 8003a08:	20400001 	.word	0x20400001

08003a0c <_fflush_r>:
 8003a0c:	b538      	push	{r3, r4, r5, lr}
 8003a0e:	690b      	ldr	r3, [r1, #16]
 8003a10:	4605      	mov	r5, r0
 8003a12:	460c      	mov	r4, r1
 8003a14:	b913      	cbnz	r3, 8003a1c <_fflush_r+0x10>
 8003a16:	2500      	movs	r5, #0
 8003a18:	4628      	mov	r0, r5
 8003a1a:	bd38      	pop	{r3, r4, r5, pc}
 8003a1c:	b118      	cbz	r0, 8003a26 <_fflush_r+0x1a>
 8003a1e:	6a03      	ldr	r3, [r0, #32]
 8003a20:	b90b      	cbnz	r3, 8003a26 <_fflush_r+0x1a>
 8003a22:	f7ff f9b3 	bl	8002d8c <__sinit>
 8003a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d0f3      	beq.n	8003a16 <_fflush_r+0xa>
 8003a2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003a30:	07d0      	lsls	r0, r2, #31
 8003a32:	d404      	bmi.n	8003a3e <_fflush_r+0x32>
 8003a34:	0599      	lsls	r1, r3, #22
 8003a36:	d402      	bmi.n	8003a3e <_fflush_r+0x32>
 8003a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a3a:	f7ff fb9e 	bl	800317a <__retarget_lock_acquire_recursive>
 8003a3e:	4628      	mov	r0, r5
 8003a40:	4621      	mov	r1, r4
 8003a42:	f7ff ff63 	bl	800390c <__sflush_r>
 8003a46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a48:	4605      	mov	r5, r0
 8003a4a:	07da      	lsls	r2, r3, #31
 8003a4c:	d4e4      	bmi.n	8003a18 <_fflush_r+0xc>
 8003a4e:	89a3      	ldrh	r3, [r4, #12]
 8003a50:	059b      	lsls	r3, r3, #22
 8003a52:	d4e1      	bmi.n	8003a18 <_fflush_r+0xc>
 8003a54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a56:	f7ff fb91 	bl	800317c <__retarget_lock_release_recursive>
 8003a5a:	e7dd      	b.n	8003a18 <_fflush_r+0xc>

08003a5c <__swhatbuf_r>:
 8003a5c:	b570      	push	{r4, r5, r6, lr}
 8003a5e:	460c      	mov	r4, r1
 8003a60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a64:	4615      	mov	r5, r2
 8003a66:	2900      	cmp	r1, #0
 8003a68:	461e      	mov	r6, r3
 8003a6a:	b096      	sub	sp, #88	@ 0x58
 8003a6c:	da0c      	bge.n	8003a88 <__swhatbuf_r+0x2c>
 8003a6e:	89a3      	ldrh	r3, [r4, #12]
 8003a70:	2100      	movs	r1, #0
 8003a72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003a76:	bf14      	ite	ne
 8003a78:	2340      	movne	r3, #64	@ 0x40
 8003a7a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003a7e:	2000      	movs	r0, #0
 8003a80:	6031      	str	r1, [r6, #0]
 8003a82:	602b      	str	r3, [r5, #0]
 8003a84:	b016      	add	sp, #88	@ 0x58
 8003a86:	bd70      	pop	{r4, r5, r6, pc}
 8003a88:	466a      	mov	r2, sp
 8003a8a:	f000 f849 	bl	8003b20 <_fstat_r>
 8003a8e:	2800      	cmp	r0, #0
 8003a90:	dbed      	blt.n	8003a6e <__swhatbuf_r+0x12>
 8003a92:	9901      	ldr	r1, [sp, #4]
 8003a94:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003a98:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003a9c:	4259      	negs	r1, r3
 8003a9e:	4159      	adcs	r1, r3
 8003aa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003aa4:	e7eb      	b.n	8003a7e <__swhatbuf_r+0x22>

08003aa6 <__smakebuf_r>:
 8003aa6:	898b      	ldrh	r3, [r1, #12]
 8003aa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003aaa:	079d      	lsls	r5, r3, #30
 8003aac:	4606      	mov	r6, r0
 8003aae:	460c      	mov	r4, r1
 8003ab0:	d507      	bpl.n	8003ac2 <__smakebuf_r+0x1c>
 8003ab2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003ab6:	6023      	str	r3, [r4, #0]
 8003ab8:	6123      	str	r3, [r4, #16]
 8003aba:	2301      	movs	r3, #1
 8003abc:	6163      	str	r3, [r4, #20]
 8003abe:	b003      	add	sp, #12
 8003ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ac2:	466a      	mov	r2, sp
 8003ac4:	ab01      	add	r3, sp, #4
 8003ac6:	f7ff ffc9 	bl	8003a5c <__swhatbuf_r>
 8003aca:	9f00      	ldr	r7, [sp, #0]
 8003acc:	4605      	mov	r5, r0
 8003ace:	4639      	mov	r1, r7
 8003ad0:	4630      	mov	r0, r6
 8003ad2:	f7ff fbbf 	bl	8003254 <_malloc_r>
 8003ad6:	b948      	cbnz	r0, 8003aec <__smakebuf_r+0x46>
 8003ad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003adc:	059a      	lsls	r2, r3, #22
 8003ade:	d4ee      	bmi.n	8003abe <__smakebuf_r+0x18>
 8003ae0:	f023 0303 	bic.w	r3, r3, #3
 8003ae4:	f043 0302 	orr.w	r3, r3, #2
 8003ae8:	81a3      	strh	r3, [r4, #12]
 8003aea:	e7e2      	b.n	8003ab2 <__smakebuf_r+0xc>
 8003aec:	89a3      	ldrh	r3, [r4, #12]
 8003aee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003af2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003af6:	81a3      	strh	r3, [r4, #12]
 8003af8:	9b01      	ldr	r3, [sp, #4]
 8003afa:	6020      	str	r0, [r4, #0]
 8003afc:	b15b      	cbz	r3, 8003b16 <__smakebuf_r+0x70>
 8003afe:	4630      	mov	r0, r6
 8003b00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b04:	f000 f81e 	bl	8003b44 <_isatty_r>
 8003b08:	b128      	cbz	r0, 8003b16 <__smakebuf_r+0x70>
 8003b0a:	89a3      	ldrh	r3, [r4, #12]
 8003b0c:	f023 0303 	bic.w	r3, r3, #3
 8003b10:	f043 0301 	orr.w	r3, r3, #1
 8003b14:	81a3      	strh	r3, [r4, #12]
 8003b16:	89a3      	ldrh	r3, [r4, #12]
 8003b18:	431d      	orrs	r5, r3
 8003b1a:	81a5      	strh	r5, [r4, #12]
 8003b1c:	e7cf      	b.n	8003abe <__smakebuf_r+0x18>
	...

08003b20 <_fstat_r>:
 8003b20:	b538      	push	{r3, r4, r5, lr}
 8003b22:	2300      	movs	r3, #0
 8003b24:	4d06      	ldr	r5, [pc, #24]	@ (8003b40 <_fstat_r+0x20>)
 8003b26:	4604      	mov	r4, r0
 8003b28:	4608      	mov	r0, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	602b      	str	r3, [r5, #0]
 8003b2e:	f7fc fe9f 	bl	8000870 <_fstat>
 8003b32:	1c43      	adds	r3, r0, #1
 8003b34:	d102      	bne.n	8003b3c <_fstat_r+0x1c>
 8003b36:	682b      	ldr	r3, [r5, #0]
 8003b38:	b103      	cbz	r3, 8003b3c <_fstat_r+0x1c>
 8003b3a:	6023      	str	r3, [r4, #0]
 8003b3c:	bd38      	pop	{r3, r4, r5, pc}
 8003b3e:	bf00      	nop
 8003b40:	200002a8 	.word	0x200002a8

08003b44 <_isatty_r>:
 8003b44:	b538      	push	{r3, r4, r5, lr}
 8003b46:	2300      	movs	r3, #0
 8003b48:	4d05      	ldr	r5, [pc, #20]	@ (8003b60 <_isatty_r+0x1c>)
 8003b4a:	4604      	mov	r4, r0
 8003b4c:	4608      	mov	r0, r1
 8003b4e:	602b      	str	r3, [r5, #0]
 8003b50:	f7fc fe9d 	bl	800088e <_isatty>
 8003b54:	1c43      	adds	r3, r0, #1
 8003b56:	d102      	bne.n	8003b5e <_isatty_r+0x1a>
 8003b58:	682b      	ldr	r3, [r5, #0]
 8003b5a:	b103      	cbz	r3, 8003b5e <_isatty_r+0x1a>
 8003b5c:	6023      	str	r3, [r4, #0]
 8003b5e:	bd38      	pop	{r3, r4, r5, pc}
 8003b60:	200002a8 	.word	0x200002a8

08003b64 <_sbrk_r>:
 8003b64:	b538      	push	{r3, r4, r5, lr}
 8003b66:	2300      	movs	r3, #0
 8003b68:	4d05      	ldr	r5, [pc, #20]	@ (8003b80 <_sbrk_r+0x1c>)
 8003b6a:	4604      	mov	r4, r0
 8003b6c:	4608      	mov	r0, r1
 8003b6e:	602b      	str	r3, [r5, #0]
 8003b70:	f7fc fea4 	bl	80008bc <_sbrk>
 8003b74:	1c43      	adds	r3, r0, #1
 8003b76:	d102      	bne.n	8003b7e <_sbrk_r+0x1a>
 8003b78:	682b      	ldr	r3, [r5, #0]
 8003b7a:	b103      	cbz	r3, 8003b7e <_sbrk_r+0x1a>
 8003b7c:	6023      	str	r3, [r4, #0]
 8003b7e:	bd38      	pop	{r3, r4, r5, pc}
 8003b80:	200002a8 	.word	0x200002a8

08003b84 <memchr>:
 8003b84:	4603      	mov	r3, r0
 8003b86:	b510      	push	{r4, lr}
 8003b88:	b2c9      	uxtb	r1, r1
 8003b8a:	4402      	add	r2, r0
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	4618      	mov	r0, r3
 8003b90:	d101      	bne.n	8003b96 <memchr+0x12>
 8003b92:	2000      	movs	r0, #0
 8003b94:	e003      	b.n	8003b9e <memchr+0x1a>
 8003b96:	7804      	ldrb	r4, [r0, #0]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	428c      	cmp	r4, r1
 8003b9c:	d1f6      	bne.n	8003b8c <memchr+0x8>
 8003b9e:	bd10      	pop	{r4, pc}

08003ba0 <_init>:
 8003ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba2:	bf00      	nop
 8003ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ba6:	bc08      	pop	{r3}
 8003ba8:	469e      	mov	lr, r3
 8003baa:	4770      	bx	lr

08003bac <_fini>:
 8003bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bae:	bf00      	nop
 8003bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bb2:	bc08      	pop	{r3}
 8003bb4:	469e      	mov	lr, r3
 8003bb6:	4770      	bx	lr
