<stg><name>EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_14_1256</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln12 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i10.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i10.i.i:0 %i_296 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_296"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i10.i.i:1 %icmp_ln14 = icmp_eq  i4 %i_296, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i10.i.i:2 %add_ln14 = add i4 %i_296, i4 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i10.i.i:3 %br_ln14 = br i1 %icmp_ln14, void %for.inc.i10.i.i.split, void %inv_3_way.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i10.i.i.split:3 %trunc_ln15 = trunc i4 %i_296

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i10.i.i.split:4 %tmp_1137_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln15

]]></Node>
<StgValue><ssdm name="tmp_1137_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i10.i.i.split:5 %zext_ln15 = zext i4 %tmp_1137_cast

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i10.i.i.split:6 %t3_addr = getelementptr i64 %t3, i32 0, i32 %zext_ln15

]]></Node>
<StgValue><ssdm name="t3_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i10.i.i.split:8 %t3_load = load i4 %t3_addr

]]></Node>
<StgValue><ssdm name="t3_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i10.i.i.split:10 %store_ln12 = store i4 %add_ln14, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
inv_3_way.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i10.i.i.split:0 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i10.i.i.split:1 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i10.i.i.split:2 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i10.i.i.split:7 %phiP_Z_addr = getelementptr i64 %phiP_Z, i32 0, i32 %zext_ln15

]]></Node>
<StgValue><ssdm name="phiP_Z_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i10.i.i.split:8 %t3_load = load i4 %t3_addr

]]></Node>
<StgValue><ssdm name="t3_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc.i10.i.i.split:9 %store_ln15 = store i64 %t3_load, i4 %phiP_Z_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i10.i.i.split:11 %br_ln14 = br void %for.inc.i10.i.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="t3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="t3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="phiP_Z" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="phiP_Z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="i" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_39" to="store_ln12" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="i" to="store_ln12" fromId="5" toId="6">
</dataflow>
<dataflow id="42" from="i" to="i_296" fromId="5" toId="8">
</dataflow>
<dataflow id="43" from="i_296" to="icmp_ln14" fromId="8" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="icmp_ln14" fromId="44" toId="9">
</dataflow>
<dataflow id="46" from="i_296" to="add_ln14" fromId="8" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="add_ln14" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="icmp_ln14" to="br_ln14" fromId="9" toId="11">
</dataflow>
<dataflow id="50" from="i_296" to="trunc_ln15" fromId="8" toId="12">
</dataflow>
<dataflow id="52" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_1137_cast" fromId="51" toId="13">
</dataflow>
<dataflow id="54" from="StgValue_53" to="tmp_1137_cast" fromId="53" toId="13">
</dataflow>
<dataflow id="55" from="trunc_ln15" to="tmp_1137_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="56" from="tmp_1137_cast" to="zext_ln15" fromId="13" toId="14">
</dataflow>
<dataflow id="57" from="t3" to="t3_addr" fromId="35" toId="15">
</dataflow>
<dataflow id="59" from="StgValue_58" to="t3_addr" fromId="58" toId="15">
</dataflow>
<dataflow id="60" from="zext_ln15" to="t3_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="61" from="t3_addr" to="t3_load" fromId="15" toId="16">
</dataflow>
<dataflow id="62" from="add_ln14" to="store_ln12" fromId="10" toId="17">
</dataflow>
<dataflow id="63" from="i" to="store_ln12" fromId="5" toId="17">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="64" toId="18">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specpipeline_ln12" fromId="66" toId="18">
</dataflow>
<dataflow id="68" from="StgValue_58" to="specpipeline_ln12" fromId="58" toId="18">
</dataflow>
<dataflow id="69" from="StgValue_58" to="specpipeline_ln12" fromId="58" toId="18">
</dataflow>
<dataflow id="70" from="StgValue_58" to="specpipeline_ln12" fromId="58" toId="18">
</dataflow>
<dataflow id="72" from="empty_44" to="specpipeline_ln12" fromId="71" toId="18">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="73" toId="19">
</dataflow>
<dataflow id="76" from="StgValue_75" to="speclooptripcount_ln12" fromId="75" toId="19">
</dataflow>
<dataflow id="77" from="StgValue_75" to="speclooptripcount_ln12" fromId="75" toId="19">
</dataflow>
<dataflow id="78" from="StgValue_75" to="speclooptripcount_ln12" fromId="75" toId="19">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="79" toId="20">
</dataflow>
<dataflow id="82" from="empty_40" to="specloopname_ln14" fromId="81" toId="20">
</dataflow>
<dataflow id="83" from="phiP_Z" to="phiP_Z_addr" fromId="36" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_58" to="phiP_Z_addr" fromId="58" toId="21">
</dataflow>
<dataflow id="85" from="zext_ln15" to="phiP_Z_addr" fromId="14" toId="21">
</dataflow>
<dataflow id="86" from="t3_addr" to="t3_load" fromId="15" toId="22">
</dataflow>
<dataflow id="87" from="t3_load" to="store_ln15" fromId="22" toId="23">
</dataflow>
<dataflow id="88" from="phiP_Z_addr" to="store_ln15" fromId="21" toId="23">
</dataflow>
<dataflow id="89" from="icmp_ln14" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
