ARM GAS  /tmp/cc6QD6iA.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dwt_stm32_delay.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.DWT_Delay_Init,"ax",%progbits
  18              		.align	1
  19              		.global	DWT_Delay_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	DWT_Delay_Init:
  27              	.LFB130:
  28              		.file 1 "Src/dwt_stm32_delay.c"
   1:Src/dwt_stm32_delay.c **** #include "dwt_stm32_delay.h"
   2:Src/dwt_stm32_delay.c **** 
   3:Src/dwt_stm32_delay.c **** 
   4:Src/dwt_stm32_delay.c **** /**
   5:Src/dwt_stm32_delay.c ****  * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
   6:Src/dwt_stm32_delay.c ****  * @return Error DWT counter
   7:Src/dwt_stm32_delay.c ****  *         1: clock cycle counter not started
   8:Src/dwt_stm32_delay.c ****  *         0: clock cycle counter works
   9:Src/dwt_stm32_delay.c ****  */
  10:Src/dwt_stm32_delay.c **** uint32_t DWT_Delay_Init(void) {
  29              		.loc 1 10 31
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  11:Src/dwt_stm32_delay.c ****   /* Disable TRC */
  12:Src/dwt_stm32_delay.c ****   CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
  41              		.loc 1 12 20
  42 0004 144B     		ldr	r3, .L4
  43 0006 DB68     		ldr	r3, [r3, #12]
  44 0008 134A     		ldr	r2, .L4
  45 000a 23F08073 		bic	r3, r3, #16777216
  46 000e D360     		str	r3, [r2, #12]
ARM GAS  /tmp/cc6QD6iA.s 			page 2


  13:Src/dwt_stm32_delay.c ****   /* Enable TRC */
  14:Src/dwt_stm32_delay.c ****   CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
  47              		.loc 1 14 20
  48 0010 114B     		ldr	r3, .L4
  49 0012 DB68     		ldr	r3, [r3, #12]
  50 0014 104A     		ldr	r2, .L4
  51 0016 43F08073 		orr	r3, r3, #16777216
  52 001a D360     		str	r3, [r2, #12]
  15:Src/dwt_stm32_delay.c ****   /* Disable clock cycle counter */
  16:Src/dwt_stm32_delay.c ****   DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
  53              		.loc 1 16 13
  54 001c 0F4B     		ldr	r3, .L4+4
  55 001e 1B68     		ldr	r3, [r3]
  56 0020 0E4A     		ldr	r2, .L4+4
  57 0022 23F00103 		bic	r3, r3, #1
  58 0026 1360     		str	r3, [r2]
  17:Src/dwt_stm32_delay.c ****   /* Enable  clock cycle counter */
  18:Src/dwt_stm32_delay.c ****   DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
  59              		.loc 1 18 13
  60 0028 0C4B     		ldr	r3, .L4+4
  61 002a 1B68     		ldr	r3, [r3]
  62 002c 0B4A     		ldr	r2, .L4+4
  63 002e 43F00103 		orr	r3, r3, #1
  64 0032 1360     		str	r3, [r2]
  19:Src/dwt_stm32_delay.c **** 
  20:Src/dwt_stm32_delay.c ****   /* Reset the clock cycle counter value */
  21:Src/dwt_stm32_delay.c ****   DWT->CYCCNT = 0;
  65              		.loc 1 21 6
  66 0034 094B     		ldr	r3, .L4+4
  67              		.loc 1 21 15
  68 0036 0022     		movs	r2, #0
  69 0038 5A60     		str	r2, [r3, #4]
  22:Src/dwt_stm32_delay.c **** 
  23:Src/dwt_stm32_delay.c ****      /* 3 NO OPERATION instructions */
  24:Src/dwt_stm32_delay.c ****   __ASM volatile ("NOP");
  70              		.loc 1 24 3
  71              		.syntax unified
  72              	@ 24 "Src/dwt_stm32_delay.c" 1
  73 003a 00BF     		NOP
  74              	@ 0 "" 2
  25:Src/dwt_stm32_delay.c ****   __ASM volatile ("NOP");
  75              		.loc 1 25 3
  76              	@ 25 "Src/dwt_stm32_delay.c" 1
  77 003c 00BF     		NOP
  78              	@ 0 "" 2
  26:Src/dwt_stm32_delay.c ****   __ASM volatile ("NOP");
  79              		.loc 1 26 3
  80              	@ 26 "Src/dwt_stm32_delay.c" 1
  81 003e 00BF     		NOP
  82              	@ 0 "" 2
  27:Src/dwt_stm32_delay.c **** 
  28:Src/dwt_stm32_delay.c ****   /* Check if clock cycle counter has started */
  29:Src/dwt_stm32_delay.c ****      if(DWT->CYCCNT)
  83              		.loc 1 29 12
  84              		.thumb
  85              		.syntax unified
  86 0040 064B     		ldr	r3, .L4+4
ARM GAS  /tmp/cc6QD6iA.s 			page 3


  87 0042 5B68     		ldr	r3, [r3, #4]
  88              		.loc 1 29 8
  89 0044 002B     		cmp	r3, #0
  90 0046 01D0     		beq	.L2
  30:Src/dwt_stm32_delay.c ****      {
  31:Src/dwt_stm32_delay.c ****        return 0; /*clock cycle counter started*/
  91              		.loc 1 31 15
  92 0048 0023     		movs	r3, #0
  93 004a 00E0     		b	.L3
  94              	.L2:
  32:Src/dwt_stm32_delay.c ****      }
  33:Src/dwt_stm32_delay.c ****      else
  34:Src/dwt_stm32_delay.c ****   {
  35:Src/dwt_stm32_delay.c ****     return 1; /*clock cycle counter not started*/
  95              		.loc 1 35 12
  96 004c 0123     		movs	r3, #1
  97              	.L3:
  36:Src/dwt_stm32_delay.c ****   }
  37:Src/dwt_stm32_delay.c **** }
  98              		.loc 1 37 1
  99 004e 1846     		mov	r0, r3
 100 0050 BD46     		mov	sp, r7
 101              	.LCFI2:
 102              		.cfi_def_cfa_register 13
 103              		@ sp needed
 104 0052 5DF8047B 		ldr	r7, [sp], #4
 105              	.LCFI3:
 106              		.cfi_restore 7
 107              		.cfi_def_cfa_offset 0
 108 0056 7047     		bx	lr
 109              	.L5:
 110              		.align	2
 111              	.L4:
 112 0058 F0ED00E0 		.word	-536810000
 113 005c 001000E0 		.word	-536866816
 114              		.cfi_endproc
 115              	.LFE130:
 117              		.section	.text.DWT_Delay_us,"ax",%progbits
 118              		.align	1
 119              		.global	DWT_Delay_us
 120              		.syntax unified
 121              		.thumb
 122              		.thumb_func
 123              		.fpu fpv4-sp-d16
 125              	DWT_Delay_us:
 126              	.LFB131:
  38:Src/dwt_stm32_delay.c **** 
  39:Src/dwt_stm32_delay.c **** void DWT_Delay_us(volatile uint32_t microseconds)
  40:Src/dwt_stm32_delay.c **** {
 127              		.loc 1 40 1
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 16
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131 0000 80B5     		push	{r7, lr}
 132              	.LCFI4:
 133              		.cfi_def_cfa_offset 8
 134              		.cfi_offset 7, -8
ARM GAS  /tmp/cc6QD6iA.s 			page 4


 135              		.cfi_offset 14, -4
 136 0002 84B0     		sub	sp, sp, #16
 137              	.LCFI5:
 138              		.cfi_def_cfa_offset 24
 139 0004 00AF     		add	r7, sp, #0
 140              	.LCFI6:
 141              		.cfi_def_cfa_register 7
 142 0006 7860     		str	r0, [r7, #4]
  41:Src/dwt_stm32_delay.c ****   uint32_t clk_cycle_start = DWT->CYCCNT;
 143              		.loc 1 41 33
 144 0008 0C4B     		ldr	r3, .L8
 145              		.loc 1 41 12
 146 000a 5B68     		ldr	r3, [r3, #4]
 147 000c FB60     		str	r3, [r7, #12]
  42:Src/dwt_stm32_delay.c **** 
  43:Src/dwt_stm32_delay.c ****   /* Go to number of cycles for system */
  44:Src/dwt_stm32_delay.c ****   microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 148              		.loc 1 44 20
 149 000e FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 150 0012 0246     		mov	r2, r0
 151              		.loc 1 44 42
 152 0014 0A4B     		ldr	r3, .L8+4
 153 0016 A3FB0223 		umull	r2, r3, r3, r2
 154 001a 9B0C     		lsrs	r3, r3, #18
 155              		.loc 1 44 16
 156 001c 7A68     		ldr	r2, [r7, #4]
 157 001e 02FB03F3 		mul	r3, r2, r3
 158 0022 7B60     		str	r3, [r7, #4]
  45:Src/dwt_stm32_delay.c **** 
  46:Src/dwt_stm32_delay.c ****   /* Delay till end */
  47:Src/dwt_stm32_delay.c ****   while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 159              		.loc 1 47 9
 160 0024 00BF     		nop
 161              	.L7:
 162              		.loc 1 47 14 discriminator 1
 163 0026 054B     		ldr	r3, .L8
 164 0028 5A68     		ldr	r2, [r3, #4]
 165              		.loc 1 47 23 discriminator 1
 166 002a FB68     		ldr	r3, [r7, #12]
 167 002c D21A     		subs	r2, r2, r3
 168              		.loc 1 47 42 discriminator 1
 169 002e 7B68     		ldr	r3, [r7, #4]
 170              		.loc 1 47 9 discriminator 1
 171 0030 9A42     		cmp	r2, r3
 172 0032 F8D3     		bcc	.L7
  48:Src/dwt_stm32_delay.c **** }
 173              		.loc 1 48 1
 174 0034 00BF     		nop
 175 0036 1037     		adds	r7, r7, #16
 176              	.LCFI7:
 177              		.cfi_def_cfa_offset 8
 178 0038 BD46     		mov	sp, r7
 179              	.LCFI8:
 180              		.cfi_def_cfa_register 13
 181              		@ sp needed
 182 003a 80BD     		pop	{r7, pc}
 183              	.L9:
ARM GAS  /tmp/cc6QD6iA.s 			page 5


 184              		.align	2
 185              	.L8:
 186 003c 001000E0 		.word	-536866816
 187 0040 83DE1B43 		.word	1125899907
 188              		.cfi_endproc
 189              	.LFE131:
 191              		.text
 192              	.Letext0:
 193              		.file 2 "/home/hung/opt/xPacks/@gnu-mcu-eclipse/arm-none-eabi-gcc/8.2.1-1.7.1/.content/arm-none-ea
 194              		.file 3 "/home/hung/opt/xPacks/@gnu-mcu-eclipse/arm-none-eabi-gcc/8.2.1-1.7.1/.content/arm-none-ea
 195              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 196              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 197              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 198              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 199              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/cc6QD6iA.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dwt_stm32_delay.c
     /tmp/cc6QD6iA.s:18     .text.DWT_Delay_Init:0000000000000000 $t
     /tmp/cc6QD6iA.s:26     .text.DWT_Delay_Init:0000000000000000 DWT_Delay_Init
     /tmp/cc6QD6iA.s:112    .text.DWT_Delay_Init:0000000000000058 $d
     /tmp/cc6QD6iA.s:118    .text.DWT_Delay_us:0000000000000000 $t
     /tmp/cc6QD6iA.s:125    .text.DWT_Delay_us:0000000000000000 DWT_Delay_us
     /tmp/cc6QD6iA.s:186    .text.DWT_Delay_us:000000000000003c $d

UNDEFINED SYMBOLS
HAL_RCC_GetHCLKFreq
