{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465826302765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465826302767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 15:58:22 2016 " "Processing started: Mon Jun 13 15:58:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465826302767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465826302767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465826302768 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465826303017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-mixed " "Found design unit 1: execute-mixed" {  } { { "../execute.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/execute.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303580 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../execute.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/execute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/program_counter/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/program_counter/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "../../program_counter/pc.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/program_counter/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303581 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../../program_counter/pc.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/program_counter/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavioral " "Found design unit 1: decoder-behavioral" {  } { { "../../decoder/decoder.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/decoder/decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303598 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../decoder/decoder.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/decoder/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../../daten_instruktionsspeicher/mem_pkg.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/mem_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_mem-behavioral " "Found design unit 1: instr_mem-behavioral" {  } { { "../../daten_instruktionsspeicher/instr_mem.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303603 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "../../daten_instruktionsspeicher/instr_mem.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/instr_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behavioral " "Found design unit 1: data_mem-behavioral" {  } { { "../../daten_instruktionsspeicher/data_mem.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303606 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../../daten_instruktionsspeicher/data_mem.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/daten_instruktionsspeicher/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "../../alu/alu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/alu/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303609 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../alu/alu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/alu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/register_file/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/register_file/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioral " "Found design unit 1: regfile-behavioral" {  } { { "../../register_file/regfile.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/register_file/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303610 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../register_file/regfile.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/register_file/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-structural " "Found design unit 1: fetch-structural" {  } { { "../fetch.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/fetch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303611 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../fetch.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/instruction_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode-structural " "Found design unit 1: instruction_decode-structural" {  } { { "../instruction_decode.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/instruction_decode.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303613 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "../instruction_decode.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/instruction_decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/memory_access.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/memory_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_access-mixed " "Found design unit 1: memory_access-mixed" {  } { { "../memory_access.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/memory_access.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303614 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../memory_access.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/memory_access.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_cycle_cpu-structural " "Found design unit 1: single_cycle_cpu-structural" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303615 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_cpu " "Found entity 1: single_cycle_cpu" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465826303615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465826303615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_cpu " "Elaborating entity \"single_cycle_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465826303692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "slv_decode_wr_data single_cycle_cpu.vhd(24) " "VHDL Signal Declaration warning at single_cycle_cpu.vhd(24): used implicit default value for signal \"slv_decode_wr_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465826303696 "|single_cycle_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_execute_wr_data single_cycle_cpu.vhd(34) " "Verilog HDL or VHDL warning at single_cycle_cpu.vhd(34): object \"slv_execute_wr_data\" assigned a value but never read" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465826303696 "|single_cycle_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:i_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:i_fetch\"" {  } { { "../single_cycle_cpu.vhd" "i_fetch" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc fetch:i_fetch\|pc:pc_0 " "Elaborating entity \"pc\" for hierarchy \"fetch:i_fetch\|pc:pc_0\"" {  } { { "../fetch.vhd" "pc_0" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/fetch.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem fetch:i_fetch\|instr_mem:instr_mem_0 " "Elaborating entity \"instr_mem\" for hierarchy \"fetch:i_fetch\|instr_mem:instr_mem_0\"" {  } { { "../fetch.vhd" "instr_mem_0" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/fetch.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:i_decode " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:i_decode\"" {  } { { "../single_cycle_cpu.vhd" "i_decode" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile instruction_decode:i_decode\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"instruction_decode:i_decode\|regfile:regfile_0\"" {  } { { "../instruction_decode.vhd" "regfile_0" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/instruction_decode.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder instruction_decode:i_decode\|decoder:decode_0 " "Elaborating entity \"decoder\" for hierarchy \"instruction_decode:i_decode\|decoder:decode_0\"" {  } { { "../instruction_decode.vhd" "decode_0" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/instruction_decode.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:i_execute " "Elaborating entity \"execute\" for hierarchy \"execute:i_execute\"" {  } { { "../single_cycle_cpu.vhd" "i_execute" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:i_execute\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"execute:i_execute\|alu:alu_0\"" {  } { { "../execute.vhd" "alu_0" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/execute.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access memory_access:i_memory_access_and_write_back " "Elaborating entity \"memory_access\" for hierarchy \"memory_access:i_memory_access_and_write_back\"" {  } { { "../single_cycle_cpu.vhd" "i_memory_access_and_write_back" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem memory_access:i_memory_access_and_write_back\|data_mem:data_mem_0 " "Elaborating entity \"data_mem\" for hierarchy \"memory_access:i_memory_access_and_write_back\|data_mem:data_mem_0\"" {  } { { "../memory_access.vhd" "data_mem_0" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/memory_access.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465826303772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[0\] GND " "Pin \"dataout\[0\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[1\] GND " "Pin \"dataout\[1\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[2\] GND " "Pin \"dataout\[2\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[3\] GND " "Pin \"dataout\[3\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[4\] GND " "Pin \"dataout\[4\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[5\] GND " "Pin \"dataout\[5\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[6\] GND " "Pin \"dataout\[6\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[7\] GND " "Pin \"dataout\[7\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[8\] GND " "Pin \"dataout\[8\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[9\] GND " "Pin \"dataout\[9\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[10\] GND " "Pin \"dataout\[10\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[11\] GND " "Pin \"dataout\[11\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[12\] GND " "Pin \"dataout\[12\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[13\] GND " "Pin \"dataout\[13\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[14\] GND " "Pin \"dataout\[14\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[15\] GND " "Pin \"dataout\[15\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[16\] GND " "Pin \"dataout\[16\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[17\] GND " "Pin \"dataout\[17\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[18\] GND " "Pin \"dataout\[18\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[19\] GND " "Pin \"dataout\[19\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[20\] GND " "Pin \"dataout\[20\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[21\] GND " "Pin \"dataout\[21\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[22\] GND " "Pin \"dataout\[22\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[23\] GND " "Pin \"dataout\[23\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[24\] GND " "Pin \"dataout\[24\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[25\] GND " "Pin \"dataout\[25\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[26\] GND " "Pin \"dataout\[26\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[27\] GND " "Pin \"dataout\[27\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[28\] GND " "Pin \"dataout\[28\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[29\] GND " "Pin \"dataout\[29\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[30\] GND " "Pin \"dataout\[30\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataout\[31\] GND " "Pin \"dataout\[31\]\" is stuck at GND" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465826304335 "|single_cycle_cpu|dataout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465826304335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465826304476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465826304476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465826304540 "|single_cycle_cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../single_cycle_cpu.vhd" "" { Text "/media/phil/raid-Dokumente/uni/master/3_SS16/CPU/Ubungen/cpu_entwurf/cpu/single_cycle_cpu.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465826304540 "|single_cycle_cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465826304540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465826304541 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465826304541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465826304541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465826304553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 15:58:24 2016 " "Processing ended: Mon Jun 13 15:58:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465826304553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465826304553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465826304553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465826304553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465826334524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465826334525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 15:58:54 2016 " "Processing started: Mon Jun 13 15:58:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465826334525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1465826334525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp single_cycle -c single_cycle --netlist_type=sgate " "Command: quartus_npp single_cycle -c single_cycle --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1465826334526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465826334790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 15:58:54 2016 " "Processing ended: Mon Jun 13 15:58:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465826334790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465826334790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465826334790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1465826334790 ""}
