{"vcs1":{"timestamp_begin":1681612803.385962083, "rt":1.00, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1681612804.459886579, "rt":0.86, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1681612805.384141143, "rt":0.42, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681612802.976581135}
{"VCS_COMP_START_TIME": 1681612802.976581135}
{"VCS_COMP_END_TIME": 1681613956.714646392}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338256}}
{"stitch_vcselab": {"peak_mem": 222564}}
