
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Sun Sep 28 17:13:04 2025

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
###################################################################
########################### Variables #############################
###################################################################
set SSLIB "/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
###################################################################
############################ Guidance #############################
###################################################################
# Synopsys setup variable
set synopsys_auto_setup true
true
# Formality Setup File
set_svf "/home/IC/Projects/System/dft/System_Top_DFT.svf"
SVF set to '/home/IC/Projects/System/dft/System_Top_DFT.svf'.
1
###################################################################
###################### Reference Container ########################
###################################################################
# Read Reference Design Verilog Files
read_verilog -container r [glob /home/IC/Projects/System/rtl/*.*v]
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Projects/System/rtl/strt_check.v'
Loading verilog file '/home/IC/Projects/System/rtl/parity_calc.v'
Loading verilog file '/home/IC/Projects/System/rtl/FIFO_WR.v'
Loading verilog file '/home/IC/Projects/System/rtl/UART_FSM.v'
Loading verilog file '/home/IC/Projects/System/rtl/Pulse_Gen.v'
Loading verilog file '/home/IC/Projects/System/rtl/ALU.v'
Loading verilog file '/home/IC/Projects/System/rtl/stop_check.v'
Loading verilog file '/home/IC/Projects/System/rtl/FIFO_MEM_CNTRL.v'
Loading verilog file '/home/IC/Projects/System/rtl/UART_RX.v'
Loading verilog file '/home/IC/Projects/System/rtl/Clock_Divider.v'
Loading verilog file '/home/IC/Projects/System/rtl/mux2X1.v'
Loading verilog file '/home/IC/Projects/System/rtl/parity_check.v'
Loading verilog file '/home/IC/Projects/System/rtl/ASYNC_FIFO.v'
Loading verilog file '/home/IC/Projects/System/rtl/System_Top.v'
Loading verilog file '/home/IC/Projects/System/rtl/CLK_GATE.v'
Loading verilog file '/home/IC/Projects/System/rtl/System_Top_DFT.v'
Loading verilog file '/home/IC/Projects/System/rtl/DATA_SYNC.v'
Loading verilog file '/home/IC/Projects/System/rtl/CLKDIV_MUX.v'
Loading verilog file '/home/IC/Projects/System/rtl/UART_TX.v'
Loading verilog file '/home/IC/Projects/System/rtl/serializer.v'
Loading verilog file '/home/IC/Projects/System/rtl/data_sampling.v'
Loading verilog file '/home/IC/Projects/System/rtl/UART.v'
Loading verilog file '/home/IC/Projects/System/rtl/edge_bit_counter.v'
Loading verilog file '/home/IC/Projects/System/rtl/DF_SYNC.v'
Loading verilog file '/home/IC/Projects/System/rtl/FIFO_RD.v'
Loading verilog file '/home/IC/Projects/System/rtl/Reg_file.v'
Loading verilog file '/home/IC/Projects/System/rtl/Sys_Ctrl.sv'
Loading verilog file '/home/IC/Projects/System/rtl/FSM.sv'
Loading verilog file '/home/IC/Projects/System/rtl/deserializer.v'
Loading verilog file '/home/IC/Projects/System/rtl/RST_SYNC.v'
Loading verilog file '/home/IC/Projects/System/rtl/UART_MUX.v'
Current container set to 'r'
1
# Read Reference technology libraries
read_db -container r [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Reference Design 
set_top System_Top_DFT
Setting top design to 'r:/WORK/System_Top_DFT'
Status:   Elaborating design System_Top_DFT   ...  
Status:   Elaborating design mux2X1   ...  
Status:   Elaborating design Sys_Ctrl  DATA_WIDTH=8, ADDR=4, ALU_OUT_WIDTH=16 ...  
Information: Created design named 'Sys_Ctrl_DATA_WIDTH8_ADDR4_ALU_OUT_WIDTH16'. (FE-LINK-13)
Status:   Elaborating design Reg_file  WIDTH=8, ADDR=4 ...  
Information: Created design named 'Reg_file_WIDTH8_ADDR4'. (FE-LINK-13)
Status:   Elaborating design ALU  OPER_WIDTH=8 ...  
Information: Created design named 'ALU_OPER_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART  DATA_WIDTH=8 ...  
Information: Created design named 'UART_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART_TX  DATA_WIDTH=8 ...  
Information: Created design named 'UART_TX_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART_FSM   ...  
Status:   Elaborating design serializer  DATA_WIDTH=8 ...  
Information: Created design named 'serializer_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design parity_calc  DATA_WIDTH=8 ...  
Information: Created design named 'parity_calc_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART_MUX   ...  
Status:   Elaborating design UART_RX  DATA_WIDTH=8 ...  
Information: Created design named 'UART_RX_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design data_sampling   ...  
Status:   Elaborating design deserializer  DATA_WIDTH=8 ...  
Information: Created design named 'deserializer_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design parity_check  DATA_WIDTH=8 ...  
Information: Created design named 'parity_check_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design stop_check   ...  
Status:   Elaborating design strt_check   ...  
Status:   Elaborating design FSM   ...  
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design ASYNC_FIFO  DATA_WIDTH=8 ...  
Information: Created design named 'ASYNC_FIFO_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design FIFO_MEM_CNTRL  DATA_WIDTH=8 ...  
Information: Created design named 'FIFO_MEM_CNTRL_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design DF_SYNC  DATA_WIDTH=8 ...  
Information: Created design named 'DF_SYNC_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design FIFO_WR  DATA_WIDTH=8 ...  
Information: Created design named 'FIFO_WR_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design FIFO_RD  DATA_WIDTH=8 ...  
Information: Created design named 'FIFO_RD_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design PULSE_GEN   ...  
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design Clock_Divider   ...  
Status:   Elaborating design CLKDIV_MUX  WIDTH=8 ...  
Information: Created design named 'CLKDIV_MUX_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'r:/WORK/System_Top_DFT'
Reference design set to 'r:/WORK/System_Top_DFT'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Implementation Design Files
read_verilog -netlist -container i "/home/IC/Projects/System/dft/system_top_dft_netlist.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/Projects/System/dft/system_top_dft_netlist.v'
Current container set to 'i'
1
# Read Implementation technology libraries
read_db -container i [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Implementation Design
set_top System_Top_DFT
Setting top design to 'i:/WORK/System_Top_DFT'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'i:/WORK/System_Top_DFT'
Implementation design set to 'i:/WORK/System_Top_DFT'
1
########################## Don't verify ###########################
set_dont_verify_points -type port r:/WORK/*/*SO*
Set don't verify point 'r:/WORK/System_Top_DFT/SO[0]'
Set don't verify point 'r:/WORK/System_Top_DFT/SO[1]'
Set don't verify point 'r:/WORK/System_Top_DFT/SO[2]'
1
set_dont_verify_points -type port i:/WORK/*/*SO*
Set don't verify point 'i:/WORK/System_Top_DFT/SO[0]'
Set don't verify point 'i:/WORK/System_Top_DFT/SO[1]'
Set don't verify point 'i:/WORK/System_Top_DFT/SO[2]'
1
############################### contants #####################################
set_constant r:/WORK/*/test_mode 0
Set 'r:/WORK/System_Top_DFT/test_mode' to constant 0
1
set_constant i:/WORK/*/test_mode 0
Set 'i:/WORK/System_Top_DFT/test_mode' to constant 0
1
set_constant r:/WORK/*/SE 0
Set 'r:/WORK/System_Top_DFT/SE' to constant 0
1
set_constant i:/WORK/*/SE 0
Set 'i:/WORK/System_Top_DFT/SE' to constant 0
1
###################### Matching Compare points ####################
match
Reference design is 'r:/WORK/System_Top_DFT'
Implementation design is 'i:/WORK/System_Top_DFT'
Status:  Checking designs...
    Warning: 3 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...
    Set 'r:/WORK/System_Top_DFT/SE' to constant 0    
    Set 'i:/WORK/System_Top_DFT/SE' to constant 0    
    Set 'r:/WORK/System_Top_DFT/test_mode' to constant 1    
    Set 'i:/WORK/System_Top_DFT/test_mode' to constant 1    
    Set 'i:/WORK/System_Top_DFT/SE' to constant 0    ; previous value was also 0
    Set 'i:/WORK/System_Top_DFT/test_mode' to constant 1    ; previous value was also 1

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         29          0          0          0         29
mark                :         20          0          0          0         20
multiplier          :          2          0          0          0          2
replace             :          6          0          0          0          6
scan_input          :          2          0          0          0          2
transformation
   map              :         25          0          0          0         25
   share            :          6          0          0          0          6
uniquify            :         32          2          0          0         34
ununiquify          :          1          0          0          0          1

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Projects/System/dft/System_Top_DFT.svf

SVF files produced:
  /home/IC/Projects/System/dft_fm/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 371 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 5 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 0(1) Unmatched reference(implementation) unread points    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'r:/WORK/System_Top_DFT'
Implementation design is 'i:/WORK/System_Top_DFT'
    
*********************************** Matching Results ***********************************    
 371 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 5 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
 0(1) Unmatched reference(implementation) unread points    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   Constants set on:
     System_Top_DFT/SE
     System_Top_DFT/test_mode
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: r:/WORK/System_Top_DFT
 Implementation design: i:/WORK/System_Top_DFT
 371 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     367       1     371
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Don't verify                 0       0       0       0       3       0       0       3
  Unread                       0       0       0       0       0       1       0       1
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
########################### Reporting ############################# 
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
start_gui
     1  source -echo -verbose dft_fm_script.tcl
1
1
fm_shell (verify)> 