;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, 0
	MOV 147, <-20
	ADD 274, @60
	SPL 100, 790
	SUB 200, <-25
	JMP <650, -6
	CMP @127, @-6
	CMP @121, 103
	ADD 210, 60
	SUB 200, <-25
	SUB 200, <-25
	SUB 12, @10
	DJN -1, @-20
	MOV 147, <-20
	SUB 12, @10
	ADD 274, @60
	SUB #72, @200
	SUB #72, 220
	MOV 147, <-20
	JMP <650, -6
	JMP <950
	JMP <950
	JMP <950
	MOV 100, <25
	ADD 10, 79
	SUB @121, 103
	SPL 100, 90
	SUB 5, 950
	MOV 100, <25
	SPL 12, <10
	ADD 500, @60
	JMP 5, @250
	MOV 100, <25
	SPL 100, 90
	ADD 274, @60
	SPL 0, #2
	SPL @0, #2
	SUB 5, 950
	MOV -7, <-20
	SPL @0, #2
	MOV 147, <-20
	MOV 147, <-20
	MOV 147, <-20
	JMP <650, -6
	DJN -1, @-20
	JMP <650, -6
	SUB #72, @200
