t highperform microarchitectur hardwareprogramm function unit a paper explor novel way incorpor hardwareprogramm resourc processor microarchitectur improv perform generalpurpos applic coupl compiletim analysi routin hardwar synthesi tool automat configur given set hardwareprogramm function unit pfu thu augment base instruct set architectur better meet instruct set need applic refer new class generalpurpos comput programm instruct set comput prisc although similar concept prisc approach differ dynam programm microcod prisc defin entirelynew primit datapath oper paper concentr microarchitectur design simplest form prisca risc microprocessor singl pfu evalu combin function briefli discuss oper system program languag compil techniqu need success build prisc and present perform result proofofconcept studi inclus singl bitwid pfu whose hardwar cost less kilobyt sram studi show improv processor perform specint benchmark b introduct number studi shown use hardwarepro grammabl logic fpga improv applic perform tailor hardwar path match particular characterist individu applic overal architectur studi work well specialpurpos domain logic simul larg number multipl effect use hardwareprogramm resourc generalpurpos environ must develop new approach costeffect automat applic vast major applic architectur approach achiev goal call programm instruct set comput prisc cost effec tive implement prisc top exist highperform processor microarchitectur paper use risc architectur base though prisc techniqu equal applic cisc architectur prisc augment convent set risc instruct applicationspecif instruct implement hardwareprogramm function unit pfu pfu care ad microarchitectur maintain benefit highperform risc techniqu eg fix instruct format minim impact processor cycl time gener applicationspecif pfu instruct autom fashion develop compil routin analyz hardwar complex individu instruct use inform compil interact sophist logic synthesi program select sequenc instruct execut faster implement pfu hardwar sinc pfu instruct gener process driven specif comput found applic prisc approach avoid semant gap problem cisc architectur furthermor complex approach complet hidden userprogramm gener comput model pfu multicycl sequenti state machin iter hardwar solut squareroot transcendent function evalu good exampl class pfu gener model howev introduc synchron complex pfu risc function unit paper discuss simpler model implement combin function two input one output synthesi routin constrain complex combin function delay equal delay alu alreadi processor datapath two restrict pfu use synchron mechan risc function unit refer first implement prisc architectur prisc origin meant proofofconcept vehicl would allow us develop basic prisc compil synthesi environ surpris prisc microarchitectur exhibit notic perform benefit computeraid design cad applic specint benchmark suit applic well even though pfu significantli slower highlycustom risc function unit automat find opportun use pfu typic custom function unit adequ prisc environ make mip rule work per applic basi next section summar work relat use programm logic processor design automat gener instruct set section describ microarchitectur prisc section overview prisc compil environ hardwar extract techniqu section discuss perform model environ result obtain proofofconcept experi final section present conclus describ futur work relat work highlevel synthesi autom instruct set gener activ area research cad commun although recent work area relev work group tri solv slightli differ problem unlik work highlevel synthesi typic attempt build applicationspecif processor automat work add programm logic generalpurpos processor reli compil runtim system dynam reconfigur programm logic applic unlik work autom instruct set design systemat analyz set benchmark program defin entirelynew instruct set given microar chitectur work simpli extend exist instruct set explor microarchitectur effect adapt asyet unseen applic overal key aspect work produc complet system compilergener inform use dynam reconfigur rel small amount hardwareprogramm logic perappl basi organ hardwareprogramm logic augment highperform techniqu found today microarchitectur interact cleanli function today oper system mani way work similar earlier work writabl microcod store each techniqu dynam augment base instruct set new applicationspecif instruct improv applic perform writabl microcod approach creat new instruct group togeth primit datapath oper perform improv reduc instruct fetch requir use faster data storag increas overlap oper howev holmer point out benefit alreadi obtain use pipe line multipl issu larg regist file today architec ture work also creat new instruct group togeth individu oper base instruct set sinc approach optim hardwar level lower exist function unit obtain perform benefit beyond captur pipelin multipl issu techniqu effect pipelin oper granular smaller exist cycl time addit work address issu involv dynam extend instructionset architectur microprocessor use multitask environ previou work use hardwareprogramm logic generalpurpos comput spars ise sanchez propos vliw microarchitectur consist sole pfu processor includ custom vlsi function unit typic integ floatingpoint oper programm logic significantli slower custom logic prototyp maximum clock frequenc mhz mhz clock rate significantli clock frequenc today risc microprocessor typic mhz addit ise sanchez offer techniqu compil program generalpurpos languag c total programm environ ment shortcom make type approach inappropri generalpurpos microprocessor athana silverman propos instructionset augment process generalpurpos comput goal similar our like approach describ compil process coupl logic synthesi step compil process convert entir c function programm hardwar granular much larger approach consid group instruct candid hardwar synthesi expect gener approach would find greater opportun hardwar synthesi even so athana silverman report impress speedup number specif c routin run prism prototyp overal number shortcom initi work work attempt over come particular prototyp compil requir user interact prototyp compil fulli autom report perform result hardwareoptim routin report result entir applic add programm logic relativelyslow microprocessor mhz experi fast cycl time mhz contrast spars work generalpurpos applic programm logic great deal research programmablelog solut solv domainspecif prob lem work pioneer pam group pari system contain xilinx programm board i bu generalpurpos workstat approach partit comput particular problem xilinx board workstat processor pam system shown good result ten applic includ long integ multipl rsa decrypt splash group brown univers mimick pam model success solv problem text search dna comparison edg detect graphic applic unfortu nate boardbas method incur high overhead commun host cpu programm logic board signific overhead limit applic approach class algorithm combin high comput complex low commun overhead offer rel small amount hardwareprogramma ble resourcestyp time less found exist boardlevel design figur show attach hardwar programm resourc directli cpu datapath form pfu gener implement particular function pfu significantli slower implement function highlycustom function unit such pfu ad parallel exist function unit augment not replac replic exist datapath function even though pfu offer hardwareprogramm resourc resourc resid insid cpu chip design decis minim commun cost bandwidth latenc load access pfu prisc pfu data commun handl like function unit pfu two input port accept operand singl output port drive result hope effici commun mechan hardwareprogramm logic use exampl lewi report factor three perform differ programm circuit maskprogram gate array circuit figur prisc datapath regist file sourc operand buse operand bu pdata paddr bypass logic larger class applic pfu also contain two program port oper describ section next two subsect discuss design pfu extens instruct set architectur need program use pfu section describ overal softwar architectur prisc pfu design design pfu interest nontrivi hardwar design problem prisc primari pfu design constraint build function unit delay fit within evalu phase base cpu pipelin within constraint must choos design maxim number interest function implement pfu function interest ing evalu faster pfu base cpu instruct figur illustr exampl implement pfu combin function ie prisc pfu compris altern layer two basic compon interconnect matric logic evalu unit possibl interconnect point interconnect matrix implement cmo nchannel transistor control memori cell appropri set valu memori cell connect disconnect two line logic evalu unit implement hardwar truth tabl call lookup tabl lut ninput output lut consist multiplex connect n memori cell one memori cell per truth tabl entri memori cell pfu address fact pfu memori cell view larg sram load use pfu paddr pdata port program pfu implement particular function consist load appropri valu interconnect matrix memori cell lut memori cell interconnect matrix logic evalu unit make prodigi use memori cell memori cell domin layout cost pfu found symmetr pfu altern layer interconnect lut requir transistor bit datapath transistor bit datapath memori cell compris tran use sramfus technolog programm logic basic fuse primit pfu sinc type fuse easi reprogram sistor predomin memori cell layout cost pfu track layout cost sram comparison transistor pfu take consider less silicon area kilobyt sram which requir approxim transi tor current microprocessor easili includ kilobyt sram cach mani translat lookasid buffer tlb larger pfu mention earlier constrain latenc prisc pfu latenc pfu execut fit within cycl time today highspe microprocessor straightforward determin worstcas delay pfu design figur thu limit number logic level pfu easili bound delay assum today deepli pipelin processor toler approxim level input logic gate per clock cycl layer pfu fit comfort within mhz cycl time inclus pfu within datapath place extra capacit load operand buse increas size multiplex feed pipelin latchregist end pipelin evalu phase delay evalu phase defin cycl time inclus pfu increas cycl time slightli design cycl time defin cach access time branch delay probabl add pfu without affect cpu cycl time instruct set extens program oper pfu defin singl new user instruc tion execut pfu expfu instruct figur present format instruct mip notat bit expfu instruct evalu boolean function two input one output compilationsynthesi system assign logicalpfu number boolean function extract applic lpnum field expfu instruct specifi particular extract function execut bit lpnum field allow maximum differ pfu program configur per applic explain section program inform logicalpfu function part data segment applic object file use logic pfu number index data segment find appropri program inform cours program pfu everi time use it latenc pfu oper would much greater expect valu singl cycl thu associ bit regi ter pnum regist pfu pnum regist contain logicalpfu function current program physic pfu lpnum instruct match valu pnum regist expfu instruct execut normal and singl cycl mismatch howev except rais except handler load pfu correct program current compil system typic extract fewer pfu function per applic figur exampl symmetr layer pfu symmetr pfu implement amount hardwar bit posit input operand buse output result bu figur format bit execut pfu instruct rs rt field specifi sourc operand regist rd field specifi destin regist lpnum number indic request logic pfu function expfu rs rt rd lpnum inform softwar sophist enough determin benefici insert expfu instruct eg usual bad idea insert two expfu instruct within singl loop hardwar contain singl pfu resourc beauti approach lie fact pfu add extra process state would need save context switch reserv lpnum zero repres unprogram pfu hardwar clear pnum regist except system call guarante forc reprogram pfu next use thu similar handl tlb virtual cach without process id tag cost context switch includ penalti pfu reprogram context switch latenc expfu except handler depend densiti program memori hardwar resourc alloc pfu program practic pfu program memori spars popul typic less bit assert scheme reli hardwar reset mechan deassert pfu memori bit program assert memori locat would significantli reduc overal latenc program pfu even use optim still rang program option wide differ hardwar cycl count cost simpl solut pfu program might use implementationspecif loadstor instruct privileg routin eg alpha pal routin sequenti load pfu program memori higher perform solut might reli dedic program hardwar combin high bandwidth path memori exampl need program pfu memori bit expfu except handler latenc pal approach could high cycl highperform solut could bring latenc cycl compil techniqu despit fact pfu optim particular boolean function pfu improv overal applic perform evalu sever boolean function low hardwar complex singl cycl function includ instruct base instruct set provid signific perform gain across wide varieti applic section briefli present structur prisc compil hardwar synthesi system extract applicationspecif function creat expfu instruct section describ key analysi step system keep compil time reason even though aggress search group instruct implement pfu section present current routin extract expfu instruct section discuss addit techniqu improv system effect softwar architectur figur show overal structur prisc compil sy tem left side figur similar highlevel languag compil system applic hll pars opti mize translat target machin instruct instruct assembl schedul produc binari execut compil environ use profil inform perform analysi tool pixi improv result optim instruct schedul pass unlik convent compil howev prisc compil insert step code gener call hardwar extract altern oper system could select clear bit system call use pfu resourc identifi set sequenti instruct could potenti implement pfu instruct identifi set map boolean oper entir group boolean oper given hardwar synthesi packag logic synthesi routin take input combin function output netlist lut step logic minim algorithm reduc number lut interconnect resourc use input function final placement rout routin run determin lut netlist fit resourc offer physic pfu result placeandrout step fed back hardwar extract routin compil automat reduc input function requir exceed physic pfu resourc produc appropri hardwar softwar imag imag link togeth straightforward manner hardwar imag the pfu program inform simpli occupi part data segment result aout razdan describ scheme maintain binari compat across famili prisc machin detail discuss algorithm use logic synthesi lut minim lut placementandrout beyond scope paper briefli augment standard algorithm task pfu synthesi gener standard algorithm worstcas perform behavior exponenti sinc extract function combin quit small exist algo rithm augment simplif quickli synthes input function figur major pass prisc compil system hardwar extract routin send sequenc instruct hardwar synthesi system gener correspond pfu program imag synthesi system also indic extract routin whether result imag larger physic pfu frontend process localglob optim applic code hll perform analysi inform hardwar extract hardwar synthesi system pfu model instruct schedul instruct sequenc softwar imag linker aout hardwar imag code gener instruct machin hardwar extract use profil inform determin instruct execut often enough justifi expens program pfu actual routin requir profil inform correct oper without profil inform as aggress compiletim optim hardwar extract routin simpli conserv select optim functionwidth analysi even modif hardwar synthesi routin still rel expens check instruct sequenc fit physic pfu resourc consequ develop analysi step call functionwidth analysi quickli separ instruct two class may benefit pfu convers definit not analysi step base observ pfu less effici custom function unit ie pfu unabl evalu dens boolean function fast custom function unit sinc densiti boolean function relat number liter input variabl function quickli elimin instruct whose boolean function requir larg number input liter exampl bitwis requir two input liter per output bit thu ideal candid implement pfu similarli bytewid add requir input liter mostsig nific output bit thu anoth excel candid wordwid bitwid add hand good candid implement pfu even though bytewid add fullword add softwar cost vastli differ hardwar cost routin functionwidth analysi perform iter algorithm similar use dataflow calcul algorithm use ternari algebra goe follow output variabl unmark instruct initi x everi bit posit combin forward backward travers made control flow graph reduc number bit forward travers evalu instruct check see evalu chang output bit vector exampl unsign byte load zero lower bit result backward travers indic unnecessari bit calcul exampl variabl store memori use byte store instruct variabl use elsewher instruct gener store input need gener lowest bit informa tion algorithm end bit chang iter given bit valu variabl applic heurist calcul hardwar complex individu instruct mark everi oper easili implement pfu pfulog candid risc instruct set typic memori oper floatingpoint oper wide add multipli divid variablelength shift mark pfulog hardwar extract compil mark potenti pfulog instruct applic readi select sequenc instruct convers expfu instruct though consid mani differ way select instruct sequenc current hardwar extract routin follow simpl bottomup greedi approach basic approach start pfu logic instruct walk backward against flow control control flow graph far possibl backward walk termin next instruct pfulog instruct inclus next instruct would produc function requir two sourc operand one result correspond boolean function maxim instruct sequenc fit within pfu resourc extract routin simpli prune instruct time top begin instruct sequenc first exampl oper extract routin figur illustr two sampl code sequenc extract automat espresso benchmark exampl simpli sequenc datadepend pfulog instruct pfu evalu singl cycl code sequenc mip r instruct sequenc would requir multipl instruct thu multipl cycl execut refer result section refer optim pfuexpress optim slightli less obviou type data flow optim involv convers tabl lookup refer pfutablelookup tabl lookup use instanc logic express becom complex ineffici evalu directli processor instruct set extract algorithm recogn constant array data structur repres truth tabl minim tabl repres function form evalu effici pfu illustr figur show truth tabl mip r code pfu logic requir evalu ternari nand gate mip r instruct set requir least four instruct evalu twoinput ternari gate tabl lookup techniqu figur show howev pfu easili evalu ternari gate singl cycl fact singl input lut evalu ternari input gate razdan describ number exampl pfutablelookup optim addit simpl sequenc datadepend pfulog instruct hardwar extract routin also recogn opportun optim control flow applic one simpl bottomup greedi algorithm attempt increas size instruct sequenc rearrang order instruct obviou next step would integr hardwar extract routin instruct schedul routin cours type programmerappli optim life would much easier undo optim appli our section discuss issu relat topic figur exampl pfuexpress optim pfu evalu either sequenc boolean instruct singl cycl rs rt rd rs x rd opportun pfupred optim transform ifthenelsestructur portion control flow graph cfg set boolean equat effect optim provid support limit form predic execut see mahlk et al inform hardwar softwar support predic execut appli optim candid portion cfg must adher follow charac terist must one one entri point portion cfg must one one exit point select portion everi block exclud entri exit block must contain pfulog instruct select portion cannot contain backward cfg edg ie loop met constraint process convers proce three basic step predic assign boolean transfor mation boolean minim assign predic basic block well understood problem calcul basic block predic compil transform individu pfulog instruct basic block includ effect predic given basic block predic p assign form op pfu logic oper boolean transform rule express cstyle logic variabl z old z new valu output variabl assign immedi assign respec tive n function take boolean bit gener nbit vector contain n copi bit transform execut oper independ actual control flow oper assert predic affect valu result figur illustr result pfupredica tion optim translat exampl code segment set boolean equat obviou benefit pfupred optim reduc execut time portion cfg singl cycl anoth import benefit optim elimin condit branch instruct stream condit branch major impedi higher perform instruct schedul unfortun ifthenels structur use nonpfulog instruct multipl exit point cannot benefit pfupred optim even so abl use pfu anoth way also benefici reduc execut time branch impedi code motion new techniqu call pfujump optim attempt convert set ifthenels statement switch statement optim base observ signific portion program branch branch short distanc thu branch thought spars boolean functiona pfu evalu switch condit gener appropri target address order use pfujump optim subset cfg must one one start basic block contain pfu logic instruct condit express contain backward edg loop figur show exampl pfu jump optim massive_count routin espresso figur exampl pfutablelookup optim truth tabl evalu ternari nand gate illeg state logic zero logic one logic x mip r code base address fullydecod tabl truth tabl r code pfu logic orr b r addr t r exampl c code c b els c s els c w els figur exampl pfupred optim pfu output bit n shown tie logic boolean pfu equat benchmark sinc code use load store instruct non pfulogig instruct increment array locat bodi cannot use pfupred optim condit evalu howev requir pfulog instruct thu replac three condit branch singl dynam jump whose target address gener expfu instruct sinc differ possibl execut path code figur compil optim differ target instruct sequenc figur also show possibl neg ramif pfu jump optim first signific increas code size increas may degrad instruct cach perform second techniqu forc prematur evalu condit express cfg graph prematur evalu degrad perform cfg shortest path execut highest probabl though temper fast evalu switch condit pfu use branch probabl data determin pfujump optim mostlik improv perform last signific restrict use pfu optim control flow neither previou two techniqu contain loop howev optim interact well loop unrol techniqu razdan describ extend simpl loop unrol algorithm take advantag pfu resourc call pfuloop optim optim opportun effect pfu optim describ previou subsect limit compil abil determin precis function set instruct exampl function implement truthtabl lookup easili convert expfu instruct compil abl identifi programm appli optim similarli number charact manipul stringtonumb convers routin c runtim librari could definit benefit pfu resourc howev handtun routin individu instruc actual gener target address expfu instruct requir system function also linktim optim cannot know final target address time tion set architectur made difficult reconstruct automat logic intent gener found possibl structur wide varieti applic achiev dramat increas perform pfu resourc perform model result complet analysi prisc approach would involv detail design pfuaugment datapath develop full compilationsynthesi system describ section invest heavili two activ construct proofofconcept system gave us rough first estim potenti perform benefit prisc comput section describ perform model environ section present result simul studi perform model base proofofconcept studi mythic mhz mip r datapath augment singl prisc pfu datapath microarchitectur pfu design match descript given section particular pfu symmet ric layer pfu design meet requir mhz cycl time ie technolog sinc real hardwar need develop complet compil environ current softwar system contain implement hardwar extract function width analysi algorithm describ section unlik section descript ideal compil system input current routin mip object file output chang cycl count object file basic block use object file input limit effect extract routin due lack complet type inform exampl extract routin use pfu elimin need temporari regist express evalu temporari regist spill main memori due regist congest origin object file current algorithm cannot optim awayresult pessimist perform result similarli lack type inform usag enumer type greatli limit effect functionwidth analysi step thu limit number candid pfulog oper final keep duplic exist compil function current softwar perform compiletim optim procedur inlin instruct sched ule compiletim optim could increas applic variou pfu transform describ section integr analysi extract system routin hardwar synthesi again sinc real hardwar perform hardwar synthesi except lut placement rout determin extract function fit physic pfu resourc system implement follow simpl rule maximum depth gate level network less level pfu function allow replac softwar code estim pfu programm lead optimist result level network could fit pfu resourc pessimist result level network could fit physic pfu gener perform number next subsect combin basic block cycl count compil system basic block execut count pixi profil tool like perform model strategi particular strategi sever shortcom sinc perform number base basic block profil trace imposs us know often realli need program pfu current though softwar system add singl expfu instruct per figur exampl pfujump optim espresso benchmark regist temporari regist r contain integ valu exampl c code val a val val code pfu optim expfu tvalrpfnum jr loop loop without procedur call thu easili assum worstcas scenario perform result specifi calli assum pfu take cycl program must reprogram pfu everi time enter enclos loop word assum pfu never program correctli enter loop contain expfu instruct proofofconcept system model cpu perform onli memori system penalti ignor similarli profil data applic execut onlyoper system issu perform ignor previou limit softwar perform model one view result lower bound potenti decreas applic cpu cycl perform result sinc one origin goal develop approach applic wide varieti applic select benchmark suit first cut set divers applic perform experi decstat use mip c compil v benchmark tabl list number time invok hardwar extract optim softwar system would appli individu optim profil inform indic optim would increas applic perform least compilationsynthesi time pfu optim typic measur singledigit minut tabl list perform gain obtain applic calcul perform gain divid number cycl taken pfu optim number taken pfu optim benchmark shown tabl compress cp eqntott eqn espresso exp gcc gcc li li sc sc system found mani instanc pfuexpress pfu jump optim four six benchmark rel spars number pfu optim instanc found low perform improv li due larg number short procedur call interpret loop tabl show eqntott exhibit excel speedup even though static pfu optim instanc signific speedup due singl pfu optim cmppt routin routin account applic cycl cycl count decreas routin greatli reduc overal cycl count basic data type cmppt bit integ seen improv perform chang data type short bit integ char bit integ pfutablelookup optim never invok benchmark constant array declar constant applic sourc code unfortun modifi applic sourc code constant qualifi improv situat mip c compil retain readonli natur constant inform object file final note number pfu gener current system less function per applic even approach expfu instruct format limit logicalpfu number specint benchmark perform gain singl pfu seem signific comparison generalpurpos architectur altern exampl consid addit onchip cach memori mani today commerci microprocessor contain least kilobyt onchip instruct data cach doubl size instruct cach to kilobyt decreas averag instruct cach miss rate averag specint benchmark fairli optimist condit ie cpi execut equal cycl miss penalti doubl instruct cach provid averag perform improv approxim hardwar cost eight time pfu conclus futur work paper describ novel microarchitectur compila tionsynthesi system automat exploit hardwarepro grammabl resourc improv perform generalpurpos applic paper also present encourag result proofofconcept experi shown respect perform gain specint benchmark suit modest hardwar invest a singl combin pfu base encourag result begun port extract routin generalpurpos com piler futur hope develop detail hardwar model prisc datapath aggress compil environ abl explor impact techniqu superscalar processor pfu optim often reduc regist pressur by elimin temporari variabl increas size basic block elimin condit branch through predic side effect potenti improv benefit superscalar design furthermor forese excel opportun synergist interact hardwar extract algorithm exist global instruct schedul algorithm acknowledg research assist four individu invalu abl would like thank bill grundman insight discuss custom cmo implement techniqu ramif techniqu pfu microarchitectur design also would like thank mark firstenberg ed mclellan program like eqntott get larg benefit addit pfu nearli benefit increas instruct cach end spec trum program like gcc get larg benefit doubl instruct cach current small benefit pfu still case found benefit fairli equival ad kb instruct cach optim cp eqn exp gcc li sc pfuexpress pfupred tabl static pfu optim instanc specint cp eqn exp gcc li sc tabl cycl count speedup prisc microarchitectur singl pfu resourc speedup applic arithmet averag as defin spec data set applic detail inform provid microarchitectur two recent high perform vax alpha architectur implement final steven morri suggest pal approach program pfu digit equip corpor provid fund rahul razdan graduat work mike smith fund part nsf young investig award r heurist synthesi microprogram comput architectur convers control depend data depend splash processor applic processor reconfigur instructionset metamorphosi introduct programm activ memori programm activ memori perform assess mi multiplelevel logic optim system digit equip corp use comput design comput instruct set comput architectur quantit approach view instruct set design optim problem automat design comput instruct set beyond superscalar use fpga mip risc architectur field programm acceler compiledcod applic techniqu program execut writabl control memori effect compil support predic execut use hyperblock prisc programm reduc instruct set comput prisc softwar acceler techniqu dynam problemori redefinit comput architectur via microprogram ming hardwar speedup long integ multipl fast implement rsa cryptographi trace pixi standard perform evalu corpor spec new letter vertic migrat perform enhanc layer hardwarefirmwaresoftwar system programm gate array book tr compil principl techniqu tool mip risc architectur comput architectur quantit approach introduct programm activ memori hardwar speedup long integ multipl view instruct set design optim problem fieldprogramm gate array effect compil support predic execut use hyperblock convers control depend data depend highlevel vlsi synthesi algorithm registertransf level synthesi processor reconfigur instructionset metamorphosi prisc softwar acceler techniqu programm activ memori use comput design comput instruct set ctr daniel benyamin william h mangionesmith function unit special code analysi proceed ieeeacm intern confer computeraid design p novemb san jose california unit state maya b gokhal janic m stone edson gomersal cosynthesi hybrid riscfpga architectur journal vlsi signal process system v n p mar cesar alippi william fornaciari laura pozzi mariagiovanna sami dagbas design approach reconfigur vliw processor proceed confer design autom test europ pe januari munich germani mihai sima sorin cotofana stamati vassiliadi jo t j van eijndhoven kee visser reconfigur function unit trimediacpu case studi embed processor design challeng system architectur model simulationsamo springerverlag new york inc new york ny stephan wong stamati vassiliadi sorin cotofana microcod reconfigur embed processor current develop embed processor design challeng system architectur model simulationsamo springerverlag new york inc new york ny jeffrey a jacob paul chow memori interfac instruct specif reconfigur processor proceed acmsigda seventh intern symposium field programm gate array p februari monterey california unit state andrea lodi mario toma fabio campi pipelin configur gate array embed processor proceed acmsigda eleventh intern symposium field programm gate array februari monterey california usa ricardo e gonzalez xtensa configur extens processor ieee micro v n p march francisco barat rudi lauwerein geert deconinck reconfigur instruct set processor hardwaresoftwar perspect ieee transact softwar engin v n p septemb jeffrey m arnold architectur develop flow softwar configur processor journal vlsi signal process system v n p april nathan clark hongtao zhong wilkin tang scott mahlk automat design applic specif instruct set extens dataflow graph explor intern journal parallel program v n p decemb michael dale manag reconfigur processor gener purpos workstat environ proceed confer design autom test europ p march sandra j weber joann m paul donald e thoma coram combin logic synthesi appli softwar partit map novel memori devic ieee transact larg scale integr vlsi system v n p rama sangireddi huesung kim arun k somani lowpow highperform reconfigur comput cach architectur ieee transact comput v n p octob timothi j callahan john r hauser john wawrzynek garp architectur c compil comput v n p april partha biswa nikil dutt paolo ienn laura pozzi automat identif applicationspecif function unit architectur visibl storag proceed confer design autom test europ proceed march munich germani alberto la rosa luciano lavagno claudio passeron hardwaresoftwar design space explor reconfigur processor proceed confer design autom test europ p march xiaoyong chen dougla l maskel support multipleinput multipleoutput custom function configur processor journal system architectur euromicro journal v n p may partha biswa sudarshan banerje nikil dutt laura pozzi paolo ienn isegen gener highqual instruct set extens iter improv proceed confer design autom test europ p march partha biswa vinay choudhari kubilay atasu laura pozzi paolo ienn nikil dutt introduct local memori element instruct set extens proceed st annual confer design autom june san diego ca usa kubilay atasu laura pozzi paolo ienn automat applicationspecif instructionset extens microarchitectur constraint intern journal parallel program v n p decemb maya gokhal jan frigo kevin mccabe jame theiler christoph wolinski dominiqu laveni experi hybrid processor kmean cluster journal supercomput v n p septemb john regehr usit duongsaa deriv abstract transfer function analyz embed softwar acm sigplan notic v n juli nahri moreano guido araujo zhine huang sharad malik datapath merg interconnect share reconfigur architectur proceed th intern symposium system synthesi octob kyoto japan mitsuru tomono masaki nakanishi katsumasa watanab shigeru yamashita eventori comput reconfigur platform proceed confer asia south pacif design autom januari shanghai china hamid noori farhad mehdipour kazuaki murakami koji inou maziar goudarzi interact present gener execut multiexit custom instruct adapt extens processor proceed confer design autom test europ april nice franc rubi b lee michael d smith guest editor introduct media process new design target ieee micro v n p august alberto la rosa luciano lavagno claudio passeron softwar develop tool chain reconfigur processor proceed intern confer compil architectur synthesi embed system novemb atlanta georgia usa alberto la rosa claudio passeron francesco gregoretti luciano lavagno implement umt turbodecod dynam reconfigur platform proceed confer design autom test europ p februari kubilay atasu laura pozzi paolo ienn automat applicationspecif instructionset extens microarchitectur constraint proceed th confer design autom june anaheim ca usa miljan vuleti laura pozzi paolo ienn virtual memori window applicationspecif reconfigur coprocessor proceed st annual confer design autom june san diego ca usa zhine huang sharad malik nahri moreano guido araujo design dynam reconfigur datapath coprocessor acm transact embed comput system tec v n p may sequenc depend instruct function approach improv perform without ilp specul acm sigarch comput architectur new v n p march arvind krishnaswami rajiv gupta dynam coalesc bit instruct acm transact embed comput system tec v n p februari jorg e carrillo paul chow effect reconfigur unit superscalar processor proceed acmsigda ninth intern symposium field programm gate array p februari monterey california unit state john regehr alastair reid kirk webb elimin stack overflow abstract interpret acm transact embed comput system tec v n p novemb seth copen goldstein herman schmit matthew moe mihai budiu srihari cadambi r reed taylor ronald laufer piperench coprocessor stream multimedia acceler acm sigarch comput architectur new v n p may scott hauck thoma w fri matthew m hosler jeffrey p kao chimaera reconfigur function unit ieee transact larg scale integr vlsi system v n p februari ann braci prashant prahlad amir roth dataflow minigraph amplifi superscalar capac bandwidth proceed th annual ieeeacm intern symposium microarchitectur p decemb portland oregon timothi sherwood brad calder autom design finit state machin predictor custom processor acm sigarch comput architectur new v n p may explor design space lutbas transpar acceler proceed intern confer compil architectur synthesi embed system septemb san francisco california usa herman h schmit srihari cadambi matthew moe seth c goldstein pipelin reconfigur fpga journal vlsi signal process system v n p mar nathan dean cooprid john david regehr offlin compress onchip ram acm sigplan notic v n june zhi alex ye andrea moshovo scott hauck prithviraj banerje chimaera highperform architectur tightlycoupl reconfigur function unit acm sigarch comput architectur new v n p may nathan clark manjunath kudlur hyunchul park scott mahlk krisztian flautner applicationspecif process generalpurpos core via transpar instruct set custom proceed th annual ieeeacm intern symposium microarchitectur p decemb portland oregon nathan clark amir hormati scott mahlk sami yehia scalabl subgraph map acycl comput acceler proceed intern confer compil architectur synthesi embed system octob seoul korea bruce r childer jack w davidson custom wide counterflow pipelin highperform embed applic ieee transact comput v n p februari mahim mishra timothi j callahan tiberiu chelcea girish venkataramani seth c goldstein mihai budiu tartan evalu spatial comput whole program execut acm sigop oper system review v n decemb nathan clark hongtao zhong scott mahlk processor acceler autom instruct set custom proceed th annual ieeeacm intern symposium microarchitectur p decemb david brook margaret martonosi valuebas clock gate oper pack dynam strategi improv processor power perform acm transact comput system toc v n p may manfr glesner thoma hollstein leandro soar indrusiak peter zipf thilo pionteck mihail petrov heiko zimmer tudor murgan reconfigur platform ubiquit comput proceed st confer comput frontier april ischia itali john regehr alastair reid hoist system automat deriv static analyz embed system acm sigop oper system review v n decemb seng lin shee sri parameswaran newton cheung novel architectur loop acceler case studi proceed rd ieeeacmifip intern confer hardwaresoftwar codesign system synthesi septemb jersey citi nj usa nathan t clark hongtao zhong scott a mahlk autom custom instruct gener domainspecif processor acceler ieee transact comput v n p octob mark oskin freder t chong timothi sherwood activ page comput model intellig memori acm sigarch comput architectur new v n p june alireza shoa shahram shirani runtim reconfigur system digit signal process applic survey journal vlsi signal process system v n p march alireza shoa shahram shirani runtim reconfigur system digit signal process applic survey journal vlsi signal process system v n p march mihai budiu girish venkataramani tiberiu chelcea seth copen goldstein spatial comput acm sigarch comput architectur new v n decemb philip garcia katherin compton michael schult emili blem wenyin fu overview reconfigur hardwar embed system eurasip journal embed system v n p januari katherin compton scott hauck reconfigur comput survey system softwar acm comput survey csur v n p june