<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3833" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3833{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3833{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3833{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3833{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_3833{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t6_3833{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3833{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3833{left:70px;bottom:1020px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#t9_3833{left:70px;bottom:962px;letter-spacing:0.13px;}
#ta_3833{left:152px;bottom:962px;letter-spacing:0.16px;word-spacing:0.01px;}
#tb_3833{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_3833{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3833{left:70px;bottom:897px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#te_3833{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3833{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3833{left:70px;bottom:846px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#th_3833{left:70px;bottom:830px;letter-spacing:-0.12px;}
#ti_3833{left:70px;bottom:771px;letter-spacing:0.13px;}
#tj_3833{left:152px;bottom:771px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_3833{left:152px;bottom:749px;letter-spacing:0.18px;}
#tl_3833{left:70px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3833{left:70px;bottom:709px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#tn_3833{left:70px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3833{left:70px;bottom:668px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tp_3833{left:806px;bottom:668px;letter-spacing:-0.14px;}
#tq_3833{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3833{left:70px;bottom:256px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_3833{left:70px;bottom:239px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_3833{left:70px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tu_3833{left:70px;bottom:198px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tv_3833{left:70px;bottom:181px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3833{left:70px;bottom:164px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3833{left:70px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_3833{left:180px;bottom:317px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_3833{left:281px;bottom:317px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t10_3833{left:305px;bottom:560px;letter-spacing:-0.13px;}
#t11_3833{left:331px;bottom:614px;letter-spacing:-0.12px;}
#t12_3833{left:525px;bottom:524px;letter-spacing:-0.11px;}
#t13_3833{left:538px;bottom:512px;letter-spacing:-0.11px;}
#t14_3833{left:341px;bottom:383px;letter-spacing:-0.14px;}
#t15_3833{left:339px;bottom:475px;letter-spacing:-0.13px;}
#t16_3833{left:527px;bottom:395px;letter-spacing:-0.12px;}
#t17_3833{left:511px;bottom:383px;letter-spacing:-0.1px;}
#t18_3833{left:520px;bottom:371px;letter-spacing:-0.11px;}

.s1_3833{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3833{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3833{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3833{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3833{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3833{font-size:10px;font-family:Arial_b6i;color:#000;}
.t.v0_3833{transform:scaleX(1.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3833" type="text/css" >

@font-face {
	font-family: Arial_b6i;
	src: url("fonts/Arial_b6i.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3833Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3833" style="-webkit-user-select: none;"><object width="935" height="1210" data="3833/3833.svg" type="image/svg+xml" id="pdf3833" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3833" class="t s1_3833">Vol. 3B </span><span id="t2_3833" class="t s1_3833">20-125 </span>
<span id="t3_3833" class="t s2_3833">PERFORMANCE MONITORING </span>
<span id="t4_3833" class="t s3_3833">The Non-sleep Clockticks mechanism uses a filtering mechanism in CCCRs. The mechanism will continue to incre- </span>
<span id="t5_3833" class="t s3_3833">ment as long as one logical processor is not halted or in a power-saving state. Applications may cause a processor </span>
<span id="t6_3833" class="t s3_3833">to enter into a power-saving state by using an OS service that transfers control to an OS's idle loop. The idle loop </span>
<span id="t7_3833" class="t s3_3833">then may place the processor into a power-saving state after an implementation-dependent period if there is no </span>
<span id="t8_3833" class="t s3_3833">work for the processor. </span>
<span id="t9_3833" class="t s4_3833">20.6.5 </span><span id="ta_3833" class="t s4_3833">Performance Monitoring and Dual-Core Technology </span>
<span id="tb_3833" class="t s3_3833">The performance monitoring capability of dual-core processors duplicates the microarchitectural resources of a </span>
<span id="tc_3833" class="t s3_3833">single-core processor implementation. Each processor core has dedicated performance monitoring resources. </span>
<span id="td_3833" class="t s3_3833">In the case of Pentium D processor, each logical processor is associated with dedicated resources for performance </span>
<span id="te_3833" class="t s3_3833">monitoring. In the case of Pentium processor Extreme edition, each processor core has dedicated resources, but </span>
<span id="tf_3833" class="t s3_3833">two logical processors in the same core share performance monitoring resources (see Section 20.6.4, “Perfor- </span>
<span id="tg_3833" class="t s3_3833">mance Monitoring and Intel® Hyper-Threading Technology in Processors Based on Intel NetBurst® Microarchitec- </span>
<span id="th_3833" class="t s3_3833">ture”). </span>
<span id="ti_3833" class="t s4_3833">20.6.6 </span><span id="tj_3833" class="t s4_3833">Performance Monitoring on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3 </span>
<span id="tk_3833" class="t s4_3833">Cache </span>
<span id="tl_3833" class="t s3_3833">The 64-bit Intel Xeon processor MP with up to 8-MByte L3 cache has a CPUID signature of family [0FH], model </span>
<span id="tm_3833" class="t s3_3833">[03H or 04H]. Performance monitoring capabilities available to Pentium 4 and Intel Xeon processors with the same </span>
<span id="tn_3833" class="t s3_3833">values (see Section 20.1 and Section 20.6.4) apply to the 64-bit Intel Xeon processor MP with an L3 cache. </span>
<span id="to_3833" class="t s3_3833">The level 3 cache is connected between the system bus and IOQ through additional control logic. See Figure </span><span id="tp_3833" class="t s3_3833">20-53. </span>
<span id="tq_3833" class="t s3_3833">Additional performance monitoring capabilities and facilities unique to 64-bit Intel Xeon processor MP with an L3 </span>
<span id="tr_3833" class="t s3_3833">cache are described in this section. The facility for monitoring events consists of a set of dedicated model-specific </span>
<span id="ts_3833" class="t s3_3833">registers (MSRs), each dedicated to a specific event. Programming of these MSRs requires using RDMSR/WRMSR </span>
<span id="tt_3833" class="t s3_3833">instructions with 64-bit values. </span>
<span id="tu_3833" class="t s3_3833">The lower 32-bits of the MSRs at addresses 107CC through 107D3 are treated as 32 bit performance counter regis- </span>
<span id="tv_3833" class="t s3_3833">ters. These performance counters can be accessed using RDPMC instruction with the index starting from 18 </span>
<span id="tw_3833" class="t s3_3833">through 25. The EDX register returns zero when reading these 8 PMCs. </span>
<span id="tx_3833" class="t s3_3833">The performance monitoring capabilities consist of four events. These are: </span>
<span id="ty_3833" class="t s5_3833">Figure 20-53. </span><span id="tz_3833" class="t s5_3833">Block Diagram of 64-bit Intel® Xeon® Processor MP with 8-MByte L3 </span>
<span id="t10_3833" class="t v0_3833 s6_3833">iBUSQ and iSNPQ </span>
<span id="t11_3833" class="t v0_3833 s6_3833">System Bus </span>
<span id="t12_3833" class="t v0_3833 s6_3833">3rd Level Cache </span>
<span id="t13_3833" class="t v0_3833 s6_3833">8 or 4 -way </span>
<span id="t14_3833" class="t v0_3833 s6_3833">IOQ </span>
<span id="t15_3833" class="t v0_3833 s6_3833">iFSB </span>
<span id="t16_3833" class="t v0_3833 s6_3833">Processor Core </span>
<span id="t17_3833" class="t v0_3833 s6_3833">(Front end, Execution, </span>
<span id="t18_3833" class="t v0_3833 s6_3833">Retirement, L1, L2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
