

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Nov 30 22:28:02 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 12/02/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4520 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     _TMR1	set	4046
    51  0000                     _T1CON	set	4045
    52  0000                     _PIE1bits	set	3997
    53  0000                     _INTCON	set	4082
    54  0000                     _TMR1IF	set	31984
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59  00004E                     __pcinit:
    60                           	callstack 0
    61  00004E                     start_initialization:
    62                           	callstack 0
    63  00004E                     __initialization:
    64                           	callstack 0
    65  00004E                     end_of_initialization:
    66                           	callstack 0
    67  00004E                     __end_of__initialization:
    68                           	callstack 0
    69  00004E  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    70  000050  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    71  000052  0100               	movlb	0
    72  000054  EF19  F000         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75  000000                     __pcstackCOMRAM:
    76                           	callstack 0
    77  000000                     
    78                           ; 1 bytes @ 0x0
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 18 in file "Main.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    98 ;;      Params:         0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0
   100 ;;      Temps:          0       0       0       0       0       0       0
   101 ;;      Totals:         0       0       0       0       0       0       0
   102 ;;Total ram usage:        0 bytes
   103 ;; Hardware stack levels required when called: 1
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  000032                     __ptext0:
   113                           	callstack 0
   114  000032                     _main:
   115                           	callstack 30
   116  000032                     
   117                           ;Main.c: 20:     INTCON = 0b11000000;
   118  000032  0EC0               	movlw	192
   119  000034  6EF2               	movwf	242,c	;volatile
   120  000036                     
   121                           ;Main.c: 23:     PIE1bits.TMR1IE = 1;
   122  000036  809D               	bsf	157,0,c	;volatile
   123                           
   124                           ;Main.c: 26:     T1CON = 0b00000001;
   125  000038  0E01               	movlw	1
   126  00003A  6ECD               	movwf	205,c	;volatile
   127  00003C                     
   128                           ;Main.c: 29:     TMR1IF = 0;
   129  00003C  909E               	bcf	3998,0,c	;volatile
   130                           
   131                           ;Main.c: 30:     TMR1 = 65535 - 1000 + 18;
   132  00003E  0EFC               	movlw	252
   133  000040  6ECF               	movwf	207,c	;volatile
   134  000042  0E29               	movlw	41
   135  000044  6ECE               	movwf	206,c	;volatile
   136  000046                     l23:
   137  000046  EF23  F000         	goto	l23
   138  00004A  EF07  F000         	goto	start
   139  00004E                     __end_of_main:
   140                           	callstack 0
   141                           
   142 ;; *************** function _timer_overflow_interrupt *****************
   143 ;; Defined at:
   144 ;;		line 7 in file "Main.c"
   145 ;; Parameters:    Size  Location     Type
   146 ;;		None
   147 ;; Auto vars:     Size  Location     Type
   148 ;;		None
   149 ;; Return value:  Size  Location     Type
   150 ;;                  1    wreg      void 
   151 ;; Registers used:
   152 ;;		wreg, status,2
   153 ;; Tracked objects:
   154 ;;		On entry : 0/0
   155 ;;		On exit  : 0/0
   156 ;;		Unchanged: 0/0
   157 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   158 ;;      Params:         0       0       0       0       0       0       0
   159 ;;      Locals:         0       0       0       0       0       0       0
   160 ;;      Temps:          0       0       0       0       0       0       0
   161 ;;      Totals:         0       0       0       0       0       0       0
   162 ;;Total ram usage:        0 bytes
   163 ;; Hardware stack levels used: 1
   164 ;; This function calls:
   165 ;;		Nothing
   166 ;; This function is called by:
   167 ;;		Interrupt level 2
   168 ;; This function uses a non-reentrant model
   169 ;;
   170                           
   171                           	psect	intcode
   172  000008                     __pintcode:
   173                           	callstack 0
   174  000008                     _timer_overflow_interrupt:
   175                           	callstack 30
   176                           
   177                           ;incstack = 0
   178  000008  8201               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   179  00000A  ED09  F000         	call	int_func,f	;refresh shadow registers
   180                           
   181                           	psect	intcode_body
   182  000012                     __pintcode_body:
   183                           	callstack 30
   184  000012                     int_func:
   185                           	callstack 30
   186  000012  0006               	pop		; remove dummy address from shadow register refresh
   187  000014                     
   188                           ;Main.c: 8:     if(TMR1IF){
   189  000014  A09E               	btfss	3998,0,c	;volatile
   190  000016  EF0F  F000         	goto	i2u1_41
   191  00001A  EF11  F000         	goto	i2u1_40
   192  00001E                     i2u1_41:
   193  00001E  EF16  F000         	goto	i2l708
   194  000022                     i2u1_40:
   195  000022                     
   196                           ;Main.c: 9:         TMR1IF = 0;
   197  000022  909E               	bcf	3998,0,c	;volatile
   198  000024                     
   199                           ;Main.c: 10:         TMR1 = 65535 - 1000 + 18;
   200  000024  0EFC               	movlw	252
   201  000026  6ECF               	movwf	207,c	;volatile
   202  000028  0E29               	movlw	41
   203  00002A  6ECE               	movwf	206,c	;volatile
   204  00002C                     i2l708:
   205                           
   206                           ;Main.c: 13:     __nop();
   207  00002C  F000               	nop	
   208  00002E  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   209  000030  0011               	retfie		f
   210  000032                     __end_of_timer_overflow_interrupt:
   211                           	callstack 0
   212  0000                     
   213                           	psect	rparam
   214  0000                     
   215                           	psect	temp
   216  000001                     btemp:
   217                           	callstack 0
   218  000001                     	ds	1
   219  0000                     int$flags	set	btemp
   220  0000                     wtemp8	set	btemp+1
   221  0000                     ttemp5	set	btemp+1
   222  0000                     ttemp6	set	btemp+4
   223  0000                     ttemp7	set	btemp+8
   224                           
   225                           	psect	idloc
   226                           
   227                           ;Config register IDLOC0 @ 0x200000
   228                           ;	unspecified, using default values
   229  200000                     	org	2097152
   230  200000  FF                 	db	255
   231                           
   232                           ;Config register IDLOC1 @ 0x200001
   233                           ;	unspecified, using default values
   234  200001                     	org	2097153
   235  200001  FF                 	db	255
   236                           
   237                           ;Config register IDLOC2 @ 0x200002
   238                           ;	unspecified, using default values
   239  200002                     	org	2097154
   240  200002  FF                 	db	255
   241                           
   242                           ;Config register IDLOC3 @ 0x200003
   243                           ;	unspecified, using default values
   244  200003                     	org	2097155
   245  200003  FF                 	db	255
   246                           
   247                           ;Config register IDLOC4 @ 0x200004
   248                           ;	unspecified, using default values
   249  200004                     	org	2097156
   250  200004  FF                 	db	255
   251                           
   252                           ;Config register IDLOC5 @ 0x200005
   253                           ;	unspecified, using default values
   254  200005                     	org	2097157
   255  200005  FF                 	db	255
   256                           
   257                           ;Config register IDLOC6 @ 0x200006
   258                           ;	unspecified, using default values
   259  200006                     	org	2097158
   260  200006  FF                 	db	255
   261                           
   262                           ;Config register IDLOC7 @ 0x200007
   263                           ;	unspecified, using default values
   264  200007                     	org	2097159
   265  200007  FF                 	db	255
   266                           
   267                           	psect	config
   268                           
   269                           ; Padding undefined space
   270  300000                     	org	3145728
   271  300000  FF                 	db	255
   272                           
   273                           ;Config register CONFIG1H @ 0x300001
   274                           ;	Oscillator Selection bits
   275                           ;	OSC = XT, XT oscillator
   276                           ;	Fail-Safe Clock Monitor Enable bit
   277                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   278                           ;	Internal/External Oscillator Switchover bit
   279                           ;	IESO = OFF, Oscillator Switchover mode disabled
   280  300001                     	org	3145729
   281  300001  01                 	db	1
   282                           
   283                           ;Config register CONFIG2L @ 0x300002
   284                           ;	Power-up Timer Enable bit
   285                           ;	PWRT = OFF, PWRT disabled
   286                           ;	Brown-out Reset Enable bits
   287                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   288                           ;	Brown Out Reset Voltage bits
   289                           ;	BORV = 3, Minimum setting
   290  300002                     	org	3145730
   291  300002  19                 	db	25
   292                           
   293                           ;Config register CONFIG2H @ 0x300003
   294                           ;	Watchdog Timer Enable bit
   295                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   296                           ;	Watchdog Timer Postscale Select bits
   297                           ;	WDTPS = 32768, 1:32768
   298  300003                     	org	3145731
   299  300003  1E                 	db	30
   300                           
   301                           ; Padding undefined space
   302  300004                     	org	3145732
   303  300004  FF                 	db	255
   304                           
   305                           ;Config register CONFIG3H @ 0x300005
   306                           ;	CCP2 MUX bit
   307                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   308                           ;	PORTB A/D Enable bit
   309                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   310                           ;	Low-Power Timer1 Oscillator Enable bit
   311                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   312                           ;	MCLR Pin Enable bit
   313                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   314  300005                     	org	3145733
   315  300005  81                 	db	129
   316                           
   317                           ;Config register CONFIG4L @ 0x300006
   318                           ;	Stack Full/Underflow Reset Enable bit
   319                           ;	STVREN = ON, Stack full/underflow will cause Reset
   320                           ;	Single-Supply ICSP Enable bit
   321                           ;	LVP = OFF, Single-Supply ICSP disabled
   322                           ;	Extended Instruction Set Enable bit
   323                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   324                           ;	Background Debugger Enable bit
   325                           ;	DEBUG = 0x1, unprogrammed default
   326  300006                     	org	3145734
   327  300006  81                 	db	129
   328                           
   329                           ; Padding undefined space
   330  300007                     	org	3145735
   331  300007  FF                 	db	255
   332                           
   333                           ;Config register CONFIG5L @ 0x300008
   334                           ;	Code Protection bit
   335                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   336                           ;	Code Protection bit
   337                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   338                           ;	Code Protection bit
   339                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   340                           ;	Code Protection bit
   341                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   342  300008                     	org	3145736
   343  300008  0F                 	db	15
   344                           
   345                           ;Config register CONFIG5H @ 0x300009
   346                           ;	Boot Block Code Protection bit
   347                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   348                           ;	Data EEPROM Code Protection bit
   349                           ;	CPD = OFF, Data EEPROM not code-protected
   350  300009                     	org	3145737
   351  300009  C0                 	db	192
   352                           
   353                           ;Config register CONFIG6L @ 0x30000A
   354                           ;	Write Protection bit
   355                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   356                           ;	Write Protection bit
   357                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   358                           ;	Write Protection bit
   359                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   360                           ;	Write Protection bit
   361                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   362  30000A                     	org	3145738
   363  30000A  0F                 	db	15
   364                           
   365                           ;Config register CONFIG6H @ 0x30000B
   366                           ;	Configuration Register Write Protection bit
   367                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   368                           ;	Boot Block Write Protection bit
   369                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   370                           ;	Data EEPROM Write Protection bit
   371                           ;	WRTD = OFF, Data EEPROM not write-protected
   372  30000B                     	org	3145739
   373  30000B  E0                 	db	224
   374                           
   375                           ;Config register CONFIG7L @ 0x30000C
   376                           ;	Table Read Protection bit
   377                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   378                           ;	Table Read Protection bit
   379                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   380                           ;	Table Read Protection bit
   381                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   382                           ;	Table Read Protection bit
   383                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   384  30000C                     	org	3145740
   385  30000C  0F                 	db	15
   386                           
   387                           ;Config register CONFIG7H @ 0x30000D
   388                           ;	Boot Block Table Read Protection bit
   389                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   390  30000D                     	org	3145741
   391  30000D  40                 	db	64
   392                           tosu	equ	0xFFF
   393                           tosh	equ	0xFFE
   394                           tosl	equ	0xFFD
   395                           stkptr	equ	0xFFC
   396                           pclatu	equ	0xFFB
   397                           pclath	equ	0xFFA
   398                           pcl	equ	0xFF9
   399                           tblptru	equ	0xFF8
   400                           tblptrh	equ	0xFF7
   401                           tblptrl	equ	0xFF6
   402                           tablat	equ	0xFF5
   403                           prodh	equ	0xFF4
   404                           prodl	equ	0xFF3
   405                           indf0	equ	0xFEF
   406                           postinc0	equ	0xFEE
   407                           postdec0	equ	0xFED
   408                           preinc0	equ	0xFEC
   409                           plusw0	equ	0xFEB
   410                           fsr0h	equ	0xFEA
   411                           fsr0l	equ	0xFE9
   412                           wreg	equ	0xFE8
   413                           indf1	equ	0xFE7
   414                           postinc1	equ	0xFE6
   415                           postdec1	equ	0xFE5
   416                           preinc1	equ	0xFE4
   417                           plusw1	equ	0xFE3
   418                           fsr1h	equ	0xFE2
   419                           fsr1l	equ	0xFE1
   420                           bsr	equ	0xFE0
   421                           indf2	equ	0xFDF
   422                           postinc2	equ	0xFDE
   423                           postdec2	equ	0xFDD
   424                           preinc2	equ	0xFDC
   425                           plusw2	equ	0xFDB
   426                           fsr2h	equ	0xFDA
   427                           fsr2l	equ	0xFD9
   428                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _timer_overflow_interrupt in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _timer_overflow_interrupt in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _timer_overflow_interrupt in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _timer_overflow_interrupt in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _timer_overflow_interrupt in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _timer_overflow_interrupt in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _timer_overflow_interrupt in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _timer_overflow_interrupt                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _timer_overflow_interrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Nov 30 22:28:02 2021

                               l23 0046                                 l24 0046  
                              l712 0032                                l714 0036  
                              l716 003C                               i2l18 002E  
                             _TMR1 000FCE                               _main 0032  
                             btemp 0001                               start 000E  
                     ___param_bank 000000                              ?_main 0000  
                            _T1CON 000FCD                              i2l702 0014  
                            i2l704 0022                              i2l706 0024  
                            i2l708 002C                              ttemp5 0002  
                            ttemp6 0005                              ttemp7 0009  
                            wtemp8 0002                    __initialization 004E  
                     __end_of_main 004E                             ??_main 0000  
                    __activetblptr 000000                             _INTCON 000FF2  
                           _TMR1IF 007CF0                             i2u1_40 0022  
                           i2u1_41 001E           _timer_overflow_interrupt 0008  
                           isa$std 000001                         __accesstop 0080  
          __end_of__initialization 004E                      ___rparam_used 000001  
                   __pcstackCOMRAM 0000                            __Hparam 0000  
                          __Lparam 0000                            __pcinit 004E  
                          __ramtop 0600                            __ptext0 0032  
                   __pintcode_body 0012               end_of_initialization 004E  
       ??_timer_overflow_interrupt 0000                            int_func 0012  
              start_initialization 004E   __end_of_timer_overflow_interrupt 0032  
                        __pintcode 0008                           _PIE1bits 000F9D  
                         __Hrparam 0000                           __Lrparam 0000  
__size_of_timer_overflow_interrupt 002A          ?_timer_overflow_interrupt 0000  
                    __size_of_main 001C                           isa$xinst 000000  
                         int$flags 0001                           intlevel2 0000  
