--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml proj1est.twx proj1est.ncd -o proj1est.twr proj1est.pcf
-ucf vgacont.ucf

Design file:              proj1est.ncd
Physical constraint file: proj1est.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
down        |    3.337(R)|   -1.445(R)|clk_BUFGP         |   0.000|
left        |    3.735(R)|   -1.851(R)|clk_BUFGP         |   0.000|
right       |    4.447(R)|   -0.513(R)|clk_BUFGP         |   0.000|
up          |    4.461(R)|   -1.315(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
hsync       |   12.543(R)|clk_BUFGP         |   0.000|
rgb<0>      |   17.699(R)|clk_BUFGP         |   0.000|
rgb<1>      |   17.690(R)|clk_BUFGP         |   0.000|
rgb<2>      |   18.258(R)|clk_BUFGP         |   0.000|
rgb<3>      |   18.258(R)|clk_BUFGP         |   0.000|
rgb<4>      |   16.912(R)|clk_BUFGP         |   0.000|
rgb<5>      |   17.181(R)|clk_BUFGP         |   0.000|
rgb<6>      |   16.908(R)|clk_BUFGP         |   0.000|
rgb<7>      |   17.376(R)|clk_BUFGP         |   0.000|
rgb<8>      |   18.534(R)|clk_BUFGP         |   0.000|
rgb<9>      |   19.085(R)|clk_BUFGP         |   0.000|
rgb<10>     |   19.910(R)|clk_BUFGP         |   0.000|
rgb<11>     |   19.636(R)|clk_BUFGP         |   0.000|
vsync       |   13.903(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.842|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 06 11:35:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



