{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 10:47:19 2014 " "Info: Processing started: Thu Aug 21 10:47:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TFTKEYF360 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"TFTKEYF360\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "KEYCLK Global clock in PIN 62 " "Info: Automatically promoted signal \"KEYCLK\" to use Global clock in PIN 62" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst23 Global clock " "Info: Automatically promoted signal \"inst23\" to use Global clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1408 424 488 1456 "inst23" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "FREDIV:inst11\|q\[13\] Global clock " "Info: Automatically promoted some destinations of signal \"FREDIV:inst11\|q\[13\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "FREDIV:inst11\|q\[13\] " "Info: Destination \"FREDIV:inst11\|q\[13\]\" may be non-global or may not use global clock" {  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CNT16A:inst7\|Equal0 Global clock " "Info: Automatically promoted some destinations of signal \"CNT16A:inst7\|Equal0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DAV " "Info: Destination \"DAV\" may be non-global or may not use global clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 720 984 1160 736 "DAV" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[3\] " "Info: Destination \"CNT16A:inst7\|q\[3\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[2\] " "Info: Destination \"CNT16A:inst7\|q\[2\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[1\] " "Info: Destination \"CNT16A:inst7\|q\[1\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNT16A:inst7\|q\[0\] " "Info: Destination \"CNT16A:inst7\|q\[0\]\" may be non-global or may not use global clock" {  } { { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register REG4:inst16\|q_temp\[2\] pin MCUD\[2\] -18.045 ns " "Info: Slack time is -18.045 ns between source register \"REG4:inst16\|q_temp\[2\]\" and destination pin \"MCUD\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-13.925 ns + Largest register pin " "Info: + Largest register to pin requirement is -13.925 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 14.549 ns   Shortest register " "Info:   Shortest clock path from clock \"KEYCLK\" to source register is 14.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEYCLK 1 CLK Unassigned 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(1.294 ns) 3.748 ns FREDIV:inst11\|q\[13\] 2 REG Unassigned 7 " "Info: 2: + IC(1.322 ns) + CELL(1.294 ns) = 3.748 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.392 ns) + CELL(1.294 ns) 8.434 ns CNT16A:inst7\|q\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(3.392 ns) + CELL(1.294 ns) = 8.434 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.686 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 9.790 ns CNT16A:inst7\|Equal0 4 COMB Unassigned 9 " "Info: 4: + IC(1.156 ns) + CELL(0.200 ns) = 9.790 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.841 ns) + CELL(0.918 ns) 14.549 ns REG4:inst16\|q_temp\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(3.841 ns) + CELL(0.918 ns) = 14.549 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 33.25 % ) " "Info: Total cell delay = 4.838 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.711 ns ( 66.75 % ) " "Info: Total interconnect delay = 9.711 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 14.549 ns   Longest register " "Info:   Longest clock path from clock \"KEYCLK\" to source register is 14.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns KEYCLK 1 CLK Unassigned 14 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(1.294 ns) 3.748 ns FREDIV:inst11\|q\[13\] 2 REG Unassigned 7 " "Info: 2: + IC(1.322 ns) + CELL(1.294 ns) = 3.748 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/TFTKEYF360/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.392 ns) + CELL(1.294 ns) 8.434 ns CNT16A:inst7\|q\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(3.392 ns) + CELL(1.294 ns) = 8.434 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.686 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/TFTKEYF360/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.200 ns) 9.790 ns CNT16A:inst7\|Equal0 4 COMB Unassigned 9 " "Info: 4: + IC(1.156 ns) + CELL(0.200 ns) = 9.790 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.841 ns) + CELL(0.918 ns) 14.549 ns REG4:inst16\|q_temp\[2\] 5 REG Unassigned 1 " "Info: 5: + IC(3.841 ns) + CELL(0.918 ns) = 14.549 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 33.25 % ) " "Info: Total cell delay = 4.838 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.711 ns ( 66.75 % ) " "Info: Total interconnect delay = 9.711 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 592 328 496 608 "KEYCLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.120 ns - Longest register pin " "Info: - Longest register to pin delay is 4.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[2\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(2.322 ns) 4.120 ns MCUD\[2\] 2 PIN Unassigned 0 " "Info: 2: + IC(1.798 ns) + CELL(2.322 ns) = 4.120 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'MCUD\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 56.36 % ) " "Info: Total cell delay = 2.322 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.798 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.798 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.120 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[2\] 1 REG LAB_X5_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y1; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/TFTKEYF360/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(2.322 ns) 4.120 ns MCUD\[2\] 2 PIN PIN_85 0 " "Info: 2: + IC(1.798 ns) + CELL(2.322 ns) = 4.120 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'MCUD\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 56.36 % ) " "Info: Total cell delay = 2.322 ns ( 56.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.798 ns ( 43.64 % ) " "Info: Total interconnect delay = 1.798 ns ( 43.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { REG4:inst16|q_temp[2] MCUD[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[7\] a permanently disabled " "Info: Pin MCUD\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[7\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[6\] a permanently disabled " "Info: Pin MCUD\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[6\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[5\] a permanently disabled " "Info: Pin MCUD\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[5\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MCUD\[4\] a permanently disabled " "Info: Pin MCUD\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[4\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCDEN VCC " "Info: Pin LCDEN has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LCDEN } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCDEN" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 1144 976 1152 1160 "LCDEN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDEN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[7\] VCC " "Info: Pin MCUD\[7\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[7\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[6\] VCC " "Info: Pin MCUD\[6\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[6\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[5\] VCC " "Info: Pin MCUD\[5\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[5\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MCUD\[4\] VCC " "Info: Pin MCUD\[4\] has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[4\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "inst28 " "Info: Following pins have the same output enable: inst28" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[3\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[2\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[1\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional MCUD\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin MCUD\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MCUD[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCUD\[0\]" } } } } { "TFTKEYF360.bdf" "" { Schematic "E:/TFTKEYF360/TFTKEYF360.bdf" { { 496 288 464 512 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 920 928 1000 936 "MCUD\[3..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCUD[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TFTKEYF360/TFTKEYF360.fit.smsg " "Info: Generated suppressed messages file E:/TFTKEYF360/TFTKEYF360.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 10:47:19 2014 " "Info: Processing ended: Thu Aug 21 10:47:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
