#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b8ba729280 .scope module, "SimpleCircuit2_test" "SimpleCircuit2_test" 2 1;
 .timescale 0 0;
v000001b8ba72b490_0 .var "counter", 3 0;
v000001b8ba72b530_0 .net "out", 0 0, L_000001b8ba727400;  1 drivers
E_000001b8ba72bae0 .event anyedge, v000001b8ba72b490_0;
L_000001b8ba72b5d0 .part v000001b8ba72b490_0, 2, 1;
L_000001b8ba72b670 .part v000001b8ba72b490_0, 1, 1;
L_000001b8badf7cc0 .part v000001b8ba72b490_0, 0, 1;
S_000001b8ba72b300 .scope module, "circuit_under_test" "SimpleCircuit" 2 5, 3 1 0, S_000001b8ba729280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "f";
L_000001b8ba727180 .functor OR 1, L_000001b8ba72b5d0, L_000001b8ba72b670, C4<0>, C4<0>;
L_000001b8ba727400 .functor AND 1, L_000001b8ba727180, L_000001b8badf7cc0, C4<1>, C4<1>;
v000001b8ba7284b0_0 .net "a", 0 0, L_000001b8ba72b5d0;  1 drivers
v000001b8bad82f80_0 .net "b", 0 0, L_000001b8ba72b670;  1 drivers
v000001b8ba728260_0 .net "c", 0 0, L_000001b8badf7cc0;  1 drivers
v000001b8ba727360_0 .net "d", 0 0, L_000001b8ba727180;  1 drivers
v000001b8ba7270e0_0 .net "f", 0 0, L_000001b8ba727400;  alias, 1 drivers
    .scope S_000001b8ba729280;
T_0 ;
    %wait E_000001b8ba72bae0;
    %load/vec4 v000001b8ba72b490_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 14 "$finish" {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b8ba729280;
T_1 ;
    %vpi_call 2 19 "$dumpfile", "SimpleCircuit2_test.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b8ba72b490_0, 0, 4;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %delay 1, 0;
    %load/vec4 v000001b8ba72b490_0;
    %addi 1, 0, 4;
    %store/vec4 v000001b8ba72b490_0, 0, 4;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SimpleCircuit2.t.v";
    "SimpleCircuit.v";
