Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon May  5 16:39:24 2025
| Host         : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file place_report_control_sets_0.rpt
| Design       : design_1_wrapper
| Device       : xcvh1582
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1462 |
|    Minimum number of control sets                        |  1064 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   398 |
| Unused register locations in slices containing registers |  1335 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1462 |
| >= 0 to < 4        |   726 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    74 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    20 |
| >= 16              |   500 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11521 |         1669 |
| No           | No                    | Yes                    |             534 |           78 |
| No           | Yes                   | No                     |           13110 |         1624 |
| Yes          | No                    | No                     |           14980 |         1931 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           12928 |         1832 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                        Enable Signal                                                                                                       |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu13_0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu7_0/inst/mu_en[2]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu12_0/inst/mu_en[1]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu8_0/inst/mu_en[2]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/mu_en[32]                                                                                                                                                                      |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu9_0/inst/mu_en[2]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu3/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu3/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu6_0/inst/mu_en[2]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[2]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[3]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[4]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[5]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[6]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[7]                                                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/mu_en[8]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/mu_en[32]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu32_0/inst/mu_en[1]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/mu_en[8]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu27_0/inst/mu_en[1]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu26_0/inst/mu_en[4]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_20                                                                   |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/mu_en[128]                                                                                                                                                                     |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/mu_en[128]                                                                                                                                                                     |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu2_0/inst/mu_en[2]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/mu_en[8]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                      |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/mu_en[16]                                                                                                                                                                      |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu23_0/inst/mu_en[1]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu22_0/inst/mu_en[4]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/mu_en[8]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/mu_en[8]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/fifo_rden_out_ff2_reg_r_n_0                                                                |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu33_0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu20_0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu34_0/inst/mu_en[1]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu1_0/inst/mu_en[1]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu19_0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu35_0/inst/mu_en[1]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu18_0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu36_0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu17_0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu3_0/inst/mu_en[4]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu16_0/inst/mu_en[1]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu15_0/inst/mu_en[4]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu4_0/inst/mu_en[4]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu14_0/inst/mu_en[4]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu5_0/inst/mu_en[1]                                                                                                                                                                        |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                            |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_19                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/p_1_in                                                                                                                     |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_22                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_4                                                                                                     |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[0]_i_1_n_0                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/E[0]                                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/aresetn_d                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                           | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                      |                1 |              1 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[88]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[68]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[90]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[91]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[71]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[73]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[70]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[92]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[93]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[69]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[94]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu2_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[87]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[89]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[86]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[72]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[85]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[84]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[83]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[74]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[82]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[81]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[80]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[79]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[78]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[77]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[76]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[75]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[124]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[115]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[116]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[117]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[118]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[121]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[119]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[120]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[122]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[123]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[114]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[125]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[126]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[127]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[3]_i_1_n_0                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                      |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0                                                             |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu2_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu2_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[104]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[96]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[97]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[98]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[99]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[100]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[101]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[102]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[105]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[103]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[95]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[106]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[107]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[108]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[109]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[110]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[111]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[112]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[113]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clear                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                     |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/next_start_addr_final_plus_x_4k[48]                                                        |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[58]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[50]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[51]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[52]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[53]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[54]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[57]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[55]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[56]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[49]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[59]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[60]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[61]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[62]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[63]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[64]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[65]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[66]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[39]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[32]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[33]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[34]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[35]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[36]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[37]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[38]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[41]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[67]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[40]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[42]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[43]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[44]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[45]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[46]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[47]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[48]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[3]_i_1_n_0                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu0/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0                                                               |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu3/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu3/inst/mu_en[2]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/next_start_addr_final_plus_x_4k[48]                                                        |                2 |              2 |         1.00 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu8_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu6_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu6_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu6_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clear                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu7_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu7_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu7_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu8_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu8_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu9_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu9_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu9_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clear                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_14                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/valid_next_inst_window_cntr[1]_i_1_n_0                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wvalid_lvl                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_2__1_n_0                                                                                         | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_1__2_n_0                                        |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_rx_ch_sel_inst/E[0]                                                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rid_i                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_tx_stream_inst/p_1_in                                                                                                          | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[3]_i_1_n_0                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_2__0_n_0                                                                                         | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_1__1_n_0                                        |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/FSM_sequential_wr_state[1]_i_1_n_0                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/valid_next_inst_window_cntr[1]_i_1_n_0                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/bid_i                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[3]_i_1_n_0                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/sel                                                                                                                                                        | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                             |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/mu_en[8]                                                                                                                                                                       |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/valid_next_inst_window_cntr[1]_i_1_n_0                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/next_start_addr_final_plus_x_4k[48]                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wvalid_lvl                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_in_width_reg/mem_addr[1]_i_1_n_0                                             |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                     |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wvalid_lvl                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/state_m_axis_tdata[1]_i_1_n_0                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[3]_i_1_n_0                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_tx_ch_sel_inst/E[0]                                                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[4]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                 |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/size_alignment_factor_nxt2[13]                                                               |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[5]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[6]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[7]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu32_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu32_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu32_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/next_start_addr_final_plus_x_4k[48]                                                          |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu33_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu3_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu3_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu3_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/clear                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu3_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu3_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_soft_resetn_sl_ff_i_1_n_0                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu4_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu5_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu5_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu5_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu35_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu33_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu33_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/next_start_addr_final_plus_x_4k[48]                                                          |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu34_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu34_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/next_start_addr_final_plus_x_4k[48]                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/next_start_addr_final_plus_x_4k[48]                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/next_start_addr_final_plus_x_4k[48]                                                        |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu35_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu35_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu36_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu36_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu36_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wvalid_lvl                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu13_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_4/snct_cmp_ce                                                                                                                                                         | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/scnt_cmp_q0                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu12_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu12_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu12_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu13_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu13_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu14_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu15_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu15_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu15_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu15_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu15_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                     |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[4]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[5]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[6]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[7]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu20_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu22_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu23_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu23_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu23_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu18_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[3]_i_1_n_0                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu16_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu16_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[7]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu17_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu17_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu18_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu18_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu19_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu19_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu19_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu1_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu1_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu1_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu20_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu20_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_17                                                                     |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/state_m_axis_tdata[1]_i_1_n_0                                                                                                                                                | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_6/FSM_sequential_state[1]_i_1__0_n_0                                                                                                                                  | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mem/inst/INT.trace_data_ack[1]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_2_n_0                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[2]_i_1_n_0                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                                 |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/pstpon_bram_inst_cmplt_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |                1 |              2 |         2.00 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/SR[0]                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aresetn_1[0]                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_en_i_1_n_0                                                                                                                                                   |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                  | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                      |                2 |              2 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                           | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                2 |              2 |         1.00 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_ff1_i_1_n_0                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                             | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/first_few_cycles_of_inst_cntr[3]_i_1_n_0                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[4]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[5]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[6]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[7]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu17_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[91]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[81]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[82]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[83]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[85]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[86]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[89]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[87]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[88]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[90]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[80]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[92]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[93]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[94]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[95]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[96]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[97]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[98]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[99]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[100]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[101]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[70]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[60]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[61]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[62]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[63]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[64]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[65]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[66]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[67]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[68]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[69]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[102]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[73]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[71]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[72]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[74]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[75]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[76]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[77]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[78]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[79]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[124]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[125]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[126]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[127]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu26_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu26_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[123]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu27_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu27_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[4]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[5]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[6]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[113]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[105]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[103]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[104]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[106]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[107]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[108]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[109]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[110]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[111]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[112]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[84]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[114]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[115]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[116]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[117]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[118]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[121]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[119]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[120]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[122]                                                                                                                                              |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[32]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[33]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[34]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[35]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[4]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[5]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[6]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[7]                                                                                                                                                  |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[58]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                                |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[51]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[52]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[48]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[47]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[53]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[39]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[44]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[54]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[40]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[57]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[41]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[38]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[55]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[50]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[37]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[56]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[45]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[42]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[46]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[36]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[59]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[49]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[43]                                                                                                                                               |                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/FSM_onehot_next_state[2]_i_1_n_0                                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                      |                3 |              3 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu9_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                3 |              3 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu33_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/valid_next_inst_window_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                       | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                   |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu2_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/valid_next_inst_window_cntr[2]_i_1_n_0                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                      |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/mst_exec_state                                                                                                                                                               | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_1_in__0                                                                                                                                   | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                              |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_1_n_0                                                                                                                                 | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_1_in__0                                                                                                                                   | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                         | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/valid_next_inst_window_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu3/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/w.w_pipe/aresetn_d                                                  |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                      |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu1/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                       | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/cc_axis_mu2/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_pulse_hs                                                                                                                              | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_20                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/valid_next_inst_window_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_19                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/FSM_sequential_rd_state[2]_i_1_n_0                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu19_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_2_n_0                                                                                                                 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                                |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu36_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu18_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu7_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu17_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_in_width_reg/cnt_burst_len[2]_i_1_n_0                                        |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_tx_stream_inst/state_shift                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/state_shift                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/valid_next_inst_window_cntr[2]_i_1_n_0                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu13_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu6_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                     |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/p_1_in                                                                                                          | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                       | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_2_n_0                                                                                                               | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__0_n_0                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_1_in__0                                                                                                                                     | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                                |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu8_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_in_inst/u_probe_in_data_reg/cnt_burst_len[2]_i_1_n_0                                |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_1_in__0                                                                                                                                   | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                              |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_in_inst/u_probe_in_data_reg/mem_addr[2]_i_1_n_0                                     |                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_2_n_0                                                                                                               | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_2_n_0                                                                                                               | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/count_rndm_txn_lt5[2]_i_1_n_0                                                              |                1 |              3 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu20_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/num_txn_sent[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                3 |              4 |         1.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_no/done_o_i_2_n_0                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                      |                3 |              4 |         1.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | proc_sys_reset/U0/EXT_LPF/lpf_int0                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                      | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/num_txn_sent[11]_i_1_n_0                                                                                                                      |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_info_reg/done_o_i_2_n_0                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/num_txn_sent[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_pre_oor_pl_ff1_repN                                                                                                             |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_3                                                                                                   |                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            |                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_in_width_reg/done_o_i_2_n_0                                                  | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_in_inst/u_probe_in_data_reg/done_o_i_2_n_0                                          | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                      |                2 |              4 |         2.00 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            |                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            |                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/clog2_total_beats_in_txn_nxt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_pulse_hs                                                                                                                              | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_19                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                5 |              5 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/rd_ptr[2]_i_1_n_0                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/rd_ptr0                                                                                                                                       | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                      |                4 |              5 |         1.25 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/start_cntr[5]_i_1_n_0                                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/rd_ptr0                                                                                                                                       | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_17                                                                     |                1 |              5 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu4_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/rd_ptr[2]_i_1_n_0                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                1 |              5 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu3_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu26_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu22_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu15_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu14_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/CEA2                                                                                                                                                                         | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/RSTA                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/rd_ptr[2]_i_1_n_0                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                 |                1 |              5 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[4]_i_2_n_0                                                                                                                                        | design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[4]_i_1_n_0                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/rd_ptr0                                                                                                                                       | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                 |                2 |              5 |         2.50 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/start_cntr[5]_i_1_n_0                                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/start_cntr[5]_i_1_n_0                                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/b.b_pipe/aresetn_d_reg_n_0_[1]                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/rd_ptr[2]_i_1_n_0                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |                2 |              5 |         2.50 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/start_cntr[5]_i_1_n_0                                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                   |                3 |              5 |         1.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_sim_trig/inst/sim_trig_inst/force_cntr_en0                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/rd_ptr0                                                                                                                                         | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_21                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                      |                4 |              6 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_no/cnt_burst_len[5]_i_1_n_0                                                  |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_no/mem_addr[5]_i_1_n_0                                                       |                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/rdwr_burst_len[5]_i_2_n_0                                                                 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/rdwr_burst_len[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/rdwr_addr_sig[5]_i_2_n_0                                                                  | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/rdwr_addr_sig[5]_i_1_n_0                 |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                           | proc_sys_reset/U0/SEQ/seq_clr                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_info_reg/cnt_burst_len[5]_i_1_n_0                                                  |                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_info_reg/mem_addr[5]_i_1_n_0                                                       |                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                 |                1 |              6 |         6.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/config_fsm_addr_reg                                                                                                                                                          | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/config_fsm_addr_reg0                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_addr_reset_o                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/aresetn_d                                                  |                3 |              7 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                     | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/E[0]                                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_4k[7]_i_1_n_0                                                                                                                         |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_4k[7]_i_1_n_0                                                                                                                         |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                    |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awlen[7]_i_1_n_0                                                                                                                            |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/drain_counter                                                                                                                                                              | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wbeat_cntr[7]_i_1_n_0                                                                                                                       | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wbeat_cntr[7]_i_1_n_0                                                                                                                       | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/drain_counter                                                                                                                                                                | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_19                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_pulse_hs                                                                                                                              | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_14                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                      |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                   | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/drain_counter                                                                                                                                                              | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                      |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_14                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_pulse_hs                                                                                                                                | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_19                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awlen[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awlen[7]_i_1_n_0                                                                                                                            |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/diff_addr_with_4k[7]_i_1_n_0                                                                                                                |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                    |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/diff_addr_with_4k[7]_i_1_n_0                                                                                                                |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wbeat_cntr[7]_i_1_n_0                                                                                                                         | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/diff_addr_with_4k[7]_i_1_n_0                                                                                                                  |                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                    |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                      |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_4k[7]_i_1_n_0                                                                                                                           |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                      |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arlen_i[7]_i_2_n_0                                                                                                                                           | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arlen_i[7]_i_1_n_0                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[11]_i_1_n_0                                                                                                                                  | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[11]_i_1_n_0                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wbeat_cntr[7]_i_1_n_0                                                                                                                       | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_4k[7]_i_1_n_0                                                                                                                         |                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_nxt_plus_one[8]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_nxt_plus_one[8]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_nxt_plus_one[8]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awlen[7]_i_1_n_0                                                                                                                            |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/drain_counter                                                                                                                                                              | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/arlen_nxt_plus_one[8]_i_1_n_0                                                                |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff2                                                                                                                    |                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/diff_addr_with_4k[7]_i_1_n_0                                                                                                                |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cross_4k_boundary_pl_ff3                                                                                                                    |                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                    | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/tc_axis_mu0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              9 |         9.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/sel                                                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/SR[0]                                                                                     |                1 |              9 |         9.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                1 |              9 |         9.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu31_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/E[0]                                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu28_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu24_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              9 |         9.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                     |                2 |              9 |         4.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu21_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              9 |         9.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_clk_status/sel                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_clk_status/des_flag_0_sync_inst/SR[0]  |                1 |              9 |         9.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/E[0]                                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                    | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/E[0]                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                        |                3 |              9 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu10_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                1 |              9 |         9.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/sel                                                                                                                                                        | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rdwr_addr_sig                                                                                                                                                                | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rdwr_addr_sig[9]_i_1_n_0                                                                                                    |                1 |             10 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_8/E[0]                                                                                                                                                                | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_7/SR[0]                                                                                                              |                2 |             10 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                           | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/aresetn_d                                                  |                2 |             10 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr[9]_i_1_n_0                                                                                                                                              |                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/wr_state116_out                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/cnt_burst_len[9]_i_1_n_0                                                                                                                                          |                                                                                                                                                                           |                1 |             10 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_7/lwcnt_temp[9]_i_2/O6                                                                                                                                                | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_6/SR[0]                                                                                                              |                1 |             10 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                  | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                           | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/mem_addr[9]_i_1_n_0                                                                                                                                               |                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/max_depth_flag                                                                                                              |                1 |             10 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                             | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_rcvd_all_resp_true                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_6/E[0]                                                                                                                                                                | design_1_i/axis_ila_0/inst/axis_cap_ctrl/inst/scnt_cmp_q0                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/w.w_pipe/aresetn_d                                                  |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                      |                3 |             11 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                2 |             11 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_up_addr_minus_twopowsize[10]_i_1_n_0                                                                                                   |                                                                                                                                                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_up_addr_minus_twopowsize[10]_i_1_n_0                                                                                                     |                                                                                                                                                                           |                2 |             11 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_up_addr_minus_twopowsize[10]_i_1_n_0                                                                                                   |                                                                                                                                                                           |                6 |             11 |         1.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_17                                                                   |                1 |             11 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                     |                2 |             11 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_up_addr_minus_twopowsize[10]_i_1_n_0                                                                                                   |                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/aresetn_d                                                    |                3 |             11 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                4 |             11 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                   |                2 |             11 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/num_txn_sent[11]_i_1_n_0                                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |                3 |             12 |         4.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_out_all_inst/G_PROBE_OUT[0].probe_out_all_sync/E[0]                                 | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                     | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_final[11]_i_1_n_0                                                                   |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/num_txn_sent[11]_i_1_n_0                                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                4 |             12 |         3.00 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            |                                                                                                                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/num_txn_sent[11]_i_1_n_0                                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                4 |             12 |         3.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                           |                1 |             12 |        12.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                   | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_final[11]_i_1_n_0                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_final[11]_i_1_n_0                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_final[11]_i_1_n_0                                                                   |                2 |             12 |         6.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/byte_count[13]_i_1_n_0                                                                                          | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_final[11]_i_1_n_0                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                     |                4 |             12 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/diff_addr_with_4k[11]_i_1_n_0                                                                                                               |                                                                                                                                                                           |                8 |             12 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/diff_addr_with_4k[11]_i_1_n_0                                                                                                               |                                                                                                                                                                           |                7 |             12 |         1.71 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_tx_stream_inst/byte_count[13]_i_1__0_n_0                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                   | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_final[11]_i_1_n_0                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                      |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_final[11]_i_1_n_0                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/diff_addr_with_4k[11]_i_1_n_0                                                                                                                 |                                                                                                                                                                           |                6 |             12 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/diff_addr_with_4k[11]_i_1_n_0                                                                                                               |                                                                                                                                                                           |                9 |             12 |         1.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_lo_addr[12]_i_1_n_0                                                                                                                      |                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i[2]_i_1_n_0                                                                                                                                          | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_last_cnt_0                                                                                                                                                | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                   |                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_lo_addr[12]_i_1_n_0                                                                                                                    |                                                                                                                                                                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                   |                                                                                                                                                                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_lo_addr[12]_i_1_n_0                                                                                                                    |                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_lo_addr[12]_i_1_n_0                                                                                                                    |                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                   | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                   |                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                     |                                                                                                                                                                           |                6 |             13 |         2.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                4 |             13 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                     | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                      |                5 |             13 |         2.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                3 |             13 |         4.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                      |                1 |             14 |        14.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                           |                1 |             14 |        14.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                   |                6 |             14 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                     |                3 |             15 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                  | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cntr_offset[15]                                                                                        |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                             | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                      |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cntr_offset[15]                                                                                      |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                           | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                2 |             15 |         7.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rdwr_burst_len[14]_i_2_n_0                                                                                                                                                   | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rdwr_burst_len[14]_i_1_n_0                                                                                                  |                3 |             15 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cntr_offset[15]                                                                                      |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                  | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                      |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_21                                                                   |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_20                                                                   |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/sel                                                                                                                                                        | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                           |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                        |                2 |             15 |         7.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_data_wrd_cnt                                                                                                                                                 | design_1_i/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_data_wrd_cnt0__12                                                                                           |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_22                                                                   |                2 |             15 |         7.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/trig_mem_addr                                                                                                                                                                |                                                                                                                                                                           |                3 |             15 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cntr_offset[15]                                                                                      |                2 |             15 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             16 |         4.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/status_cnt_burst_len[15]_i_1_n_0                                                          | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cnt_inst0                                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                        |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                    | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                                |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                    | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cnt_inst0                                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_1                                                                                                   |                                                                                                                                                                           |                1 |             16 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_1                                                                                                   |                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_3                                                                                                   |                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                                |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                                |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rd0                                                                                                                                | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_21                                                                   |                2 |             16 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_tx_ch_sel_inst/SR[0]                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/num_txn_sent[15]_i_1_n_0                                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                4 |             16 |         4.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_1_n_0                                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/num_txn_sent[15]_i_1_n_0                                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/num_txn_sent[15]_i_1_n_0                                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/wr_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/num_txn_sent[15]_i_1_n_0                                                                                                                    |                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cnt_inst0                                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/num_txn_sent[15]_i_1_n_0                                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/delay_btwn_txn_cntr[15]_i_1_n_0                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rd0                                                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rd0                                                                                                                                  | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                             |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/sel                                                                                                                                           | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_rx_ch_sel_inst/ch_sel_reg[1]_1[0]                                                                                                                       | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_rx_ch_sel_inst/SR[0]                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                6 |             16 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_ch_bram_inst_cmplt_ff1                                                                                                                                  | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                3 |             16 |         5.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_tx_stream_inst/tx_valid_cnt[12]_i_1__0_n_0                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_give_out_next_inst[15]_i_1_n_0                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                2 |             16 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                              |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden[15]_i_2_n_0                                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/total_rden0                                                                                |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_cnt_inst0                                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                   |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                5 |             17 |         3.40 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/probe_info_rd_data_o[31]_i_1_n_0                                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_1_n_0                                                                     |                5 |             17 |         3.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                5 |             17 |         3.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                      |                                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                     | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_1_n_0                                                                       |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                       | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                      |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                5 |             17 |         3.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                3 |             17 |         5.67 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_bit_i0                                                                                                                                                | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                6 |             17 |         2.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_1_n_0                                                                     |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                5 |             17 |         3.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                2 |             17 |         8.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                     | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_in_cntr[16]_i_1_n_0                                                                     |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |                2 |             17 |         8.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                     | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             17 |         4.25 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu30_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                     | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                      |                                                                                                                                                                           |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                      |                                                                                                                                                                           |                6 |             17 |         2.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                4 |             17 |         4.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/rd_inst_before_wait_i_1_n_0                                                                                                                                | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                3 |             17 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_out_cntr[16]_i_1_n_0                                                                                                                       | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                      |                5 |             17 |         3.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/cr_in_cntr[16]_i_2_n_0                                                                                                                        |                                                                                                                                                                           |                8 |             17 |         2.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                3 |             17 |         5.67 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/opcode0                                                                                                                                                                      |                                                                                                                                                                           |                6 |             18 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                  | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_in_prog                                                                                                |                3 |             18 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_17                                                                   |                5 |             18 |         3.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_in_prog                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_in_prog                                                                                              |                3 |             18 |         6.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[3]_bret_i_1_n_0                                                                                                                                   | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             18 |         4.50 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/opcode0                                                                                   |                                                                                                                                                                           |                6 |             18 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                6 |             18 |         3.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                4 |             18 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_vld_pl                                                                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/loop_in_prog                                                                                              |                4 |             18 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                             |                3 |             18 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                5 |             19 |         3.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                8 |             19 |         2.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |                7 |             19 |         2.71 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/tx_valid_cnt[12]_i_1_n_0                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             19 |         4.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_17                                                                     |                6 |             19 |         3.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |                6 |             19 |         3.17 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/p_1_in__0                                                                                                                                                                    | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |                6 |             20 |         3.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |                5 |             20 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                   | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                9 |             21 |         2.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/wrap_addr                                                                                                                                   | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                6 |             21 |         3.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                2 |             21 |        10.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                     |                5 |             21 |         4.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |                4 |             21 |         5.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0                                                               |                3 |             21 |         7.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |                4 |             22 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                4 |             22 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0                                                                 |                3 |             22 |         7.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                     |                9 |             23 |         2.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rdq0                                                                                                                               | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_21                                                                   |                3 |             24 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                   |                5 |             24 |         4.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0                                                               |                3 |             24 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                4 |             24 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rdq0                                                                                                                               | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |                3 |             24 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_ff1_i_1_n_0                                                               |                2 |             24 |        12.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rdq0                                                                                                                                 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                      |                3 |             24 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                4 |             25 |         6.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                     |                7 |             25 |         3.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                5 |             26 |         5.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                      |                8 |             26 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                      |                6 |             26 |         4.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                8 |             26 |         3.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                4 |             27 |         6.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |               10 |             27 |         2.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                7 |             27 |         3.86 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_0_out                                                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                               |                4 |             27 |         6.75 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_0_out                                                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                             |                5 |             27 |         5.40 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_0_out                                                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                             |                4 |             27 |         6.75 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_0_out                                                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n                                                                                     |                4 |             27 |         6.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |               10 |             29 |         2.90 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                9 |             29 |         3.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                     |                8 |             29 |         3.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                      |                4 |             30 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/bw_cntr[31]                                                                               |                6 |             31 |         5.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/bw_cntr[31]                                                                               |                5 |             31 |         6.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/bw_cntr[31]                                                                                 |                6 |             31 |         5.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/bw_cntr[31]                                                                               |                7 |             31 |         4.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/rlast_vld                                                                                                                                     | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                      |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_40_in                                                                                                                                     | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/rlast_vld                                                                                                                                   | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_2_n_0                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[255]_i_1_n_0                                                                            |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_2_n_0                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[223]_i_1_n_0                                                                            |                3 |             32 |        10.67 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk                                                                             |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/s_axi_bvalid                                                                                                  | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                     |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[191]_i_2_n_0                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[191]_i_1_n_0                                                                            |                3 |             32 |        10.67 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[31]_i_1_n_0                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_3                                                                                                     |                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_pre_oor_pl_ff1                                                                                                                  |                                                                                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk                                                                           |                3 |             32 |        10.67 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[159]_i_2_n_0                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[159]_i_1_n_0                                                                            |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[127]_i_2_n_0                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[127]_i_1_n_0                                                                            |                3 |             32 |        10.67 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[287]_i_2_n_0                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[287]_i_1_n_0                                                                            |                5 |             32 |         6.40 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[319]_i_2_n_0                                                                                                                             | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[319]_i_1_n_0                                                                            |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_40_in                                                                                                                                       | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                      |                4 |             32 |         8.00 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[31]_i_1_n_0                                                                         |                5 |             32 |         6.40 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_out_all_inst/G_PROBE_OUT[0].probe_out_one_inst/I_EN_CTL_EQ1.full_data_o[31]_i_2_n_0 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_out_all_inst/reset_sync_inst/rst_i |                5 |             32 |         6.40 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_ctrl_reg/I_EN_CTL_EQ1.full_data_o[31]_i_2_n_0                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/core_ctrl_rd_en                                                                           |                                                                                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/rd_tdata[31]_i_1_n_0                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_no/en_complete_data.data_o[31]_i_1_n_0                                       |                                                                                                                                                                           |               32 |             32 |         1.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_probe_in_width_reg/en_complete_data.data_o[31]_i_1_n_0                             |                                                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/u_core_info_reg/en_complete_data.data_o[31]_i_1_n_0                                       |                                                                                                                                                                           |               32 |             32 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/s_axi_bvalid                                                                                                | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_out_all_inst/probe_rd_en                                                            |                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_rx_stream_inst/E[0]                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_rx_stream_inst/E[1]                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/s_axi_bvalid                                                                                                | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             32 |         8.00 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[31]_i_1_n_0                                                                           |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_rx_stream_inst/E[2]                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               16 |             32 |         2.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_in_inst/u_probe_in_data_reg/en_complete_data.data_o[31]_i_1_n_0                     |                                                                                                                                                                           |               32 |             32 |         1.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                6 |             32 |         5.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/config_fsm_data_reg                                                                                                                                                          | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                8 |             32 |         4.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/data_int0                                                                                                                                                                    | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/stream_data_out[31]_i_1_n_0                                                                                                                                                  | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata[31]_i_1_n_0                                                                                                                                                         | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf1_inst/dbg_core_rx_stream_inst/E[3]                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               15 |             32 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/rlast_vld                                                                                                                                   | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_wrq0                                                                                                                               | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rdq0                                                                                                                               | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/capture_rd0                                                                                                                                | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                4 |             32 |         8.00 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rdata[31]_i_1_n_0                                                                         |               10 |             32 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_40_in                                                                                                                                     | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_2_n_0                                                                                                                              | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[95]_i_1_n_0                                                                             |               19 |             32 |         1.68 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/rlast_vld                                                                                                                                   | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/b.b_pipe/s_axi_bvalid                                                                                                | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/p_40_in                                                                                                                                     | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[63]_i_2_n_0                                                                                                                              | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[63]_i_1_n_0                                                                             |                7 |             32 |         4.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                7 |             32 |         4.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                5 |             32 |         6.40 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[31]_i_2_n_0                                                                                                                              | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[31]_i_1_n_0                                                                             |                6 |             32 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                5 |             32 |         6.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                4 |             32 |         8.00 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk                                                                           |                5 |             32 |         6.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                4 |             32 |         8.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/en_complete_data.data_o[31]_i_1_n_0                                                                                                                               |                                                                                                                                                                           |               15 |             32 |         2.13 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                4 |             33 |         8.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                  |                3 |             33 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                7 |             33 |         4.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                  |                3 |             33 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                     | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                    |                3 |             33 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                  |                3 |             33 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                   | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                  |                3 |             33 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                   | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                  |                3 |             33 |        11.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu0_0/inst/en                                                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                4 |             33 |         8.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/stop_random_txn_cnt_lt5_in_prog_reg                                                                                              | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                  |                3 |             33 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                      | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/prbs_out_algn[47]_i_1_n_0                                                                    |                3 |             33 |        11.00 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu11_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |                3 |             33 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                5 |             33 |         6.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                     |                7 |             34 |         4.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                6 |             35 |         5.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                8 |             35 |         4.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |               12 |             35 |         2.92 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/p_0_in                                                                                                               |                                                                                                                                                                           |               14 |             35 |         2.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_en                                                                                                       |                                                                                                                                                                           |                9 |             35 |         3.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_pre_oor_pl_ff1                                                                                                                    |                                                                                                                                                                           |               24 |             36 |         1.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_pre_oor_pl_ff1                                                                                                                  |                                                                                                                                                                           |               21 |             36 |         1.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_pre_oor_pl_ff1                                                                                                                  |                                                                                                                                                                           |               19 |             36 |         1.89 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                     |                8 |             36 |         4.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                   |                4 |             36 |         9.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |               11 |             36 |         3.27 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/cfg_data                                                                                                                                                                     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                   |                6 |             37 |         6.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                     |                5 |             37 |         7.40 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/p_0_in                                                                                    |                6 |             38 |         6.33 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_pclk_reg_0                                                                     |                8 |             38 |         4.75 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffp[31]_i_1_n_0                                                               |                4 |             38 |         9.50 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffp[31]_i_1_n_0                                                                 |                5 |             38 |         7.60 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/axi_vld_rdy_ffp[31]_i_1_n_0                                                               |                5 |             38 |         7.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                8 |             39 |         4.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                9 |             40 |         4.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |               11 |             40 |         3.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |                9 |             41 |         4.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                        | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                      |               10 |             41 |         4.10 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                5 |             42 |         8.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                      |                8 |             43 |         5.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                     |                8 |             44 |         5.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                     |               12 |             44 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                      |                4 |             44 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rden_pulse_hs                                                                                                                              | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                6 |             45 |         7.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                      |                7 |             45 |         6.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                5 |             46 |         9.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |                7 |             46 |         6.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                7 |             46 |         6.57 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                             |                6 |             46 |         7.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |               13 |             47 |         3.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                               |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                   |                6 |             48 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               10 |             48 |         4.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                     |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                               |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                     |                5 |             48 |         9.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               14 |             48 |         3.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                               |                                                                                                                                                                           |               13 |             48 |         3.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_21                                                                   |                6 |             48 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                               |                                                                                                                                                                           |               11 |             48 |         4.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                     |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                                 |                                                                                                                                                                           |               10 |             48 |         4.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                               |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_seed_ff[47]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                               |                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/u_prbs32_1/lsfr_q[48]_i_1_n_0                                                                                                                 |                                                                                                                                                                           |               11 |             48 |         4.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_14                                                                     |                6 |             48 |         8.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                5 |             48 |         9.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                5 |             49 |         9.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_19                                                                     |                7 |             49 |         7.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |               12 |             49 |         4.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                5 |             50 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_19                                                                   |                7 |             50 |         7.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                8 |             50 |         6.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                   |                8 |             50 |         6.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_i_1_n_0                                                                         |                7 |             50 |         7.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cr_limit[15]_i_1_n_0                                                                      |                5 |             50 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_i_1_n_0                                                                         |                5 |             50 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n_ff2_i_1_n_0                                                                           |                7 |             50 |         7.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                8 |             51 |         6.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                        |                5 |             51 |        10.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |                9 |             51 |         5.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |                7 |             52 |         7.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                           |                7 |             52 |         7.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |               10 |             52 |         5.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |               11 |             53 |         4.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |                7 |             54 |         7.71 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |               13 |             55 |         4.23 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |                7 |             55 |         7.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                      |               11 |             56 |         5.09 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |               14 |             56 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_17                                                                     |               15 |             56 |         3.73 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                     |               13 |             57 |         4.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_13                                                                     |                5 |             57 |        11.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                     |                6 |             58 |         9.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                7 |             58 |         8.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                7 |             58 |         8.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                     |               10 |             58 |         5.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_17                                                                   |               13 |             58 |         4.46 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |                8 |             58 |         7.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |               10 |             60 |         6.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |               14 |             61 |         4.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |               10 |             62 |         6.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |               13 |             62 |         4.77 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_18                                                                   |                9 |             63 |         7.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |               12 |             64 |         5.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |               20 |             64 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |               12 |             65 |         5.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awaddr_regslice                                                                                                                               |                                                                                                                                                                           |               13 |             65 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                             |               10 |             65 |         6.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awaddr_regslice                                                                                                                             |                                                                                                                                                                           |               13 |             65 |         5.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awaddr_regslice                                                                                                                             |                                                                                                                                                                           |               14 |             65 |         4.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/awaddr_regslice                                                                                                                             |                                                                                                                                                                           |               17 |             65 |         3.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |               16 |             68 |         4.25 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_in_inst/p_0_in__0                                                                   |                                                                                                                                                                           |               12 |             70 |         5.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |                7 |             70 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                     |               15 |             70 |         4.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                      |                8 |             71 |         8.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg_n_0                                                                     |                7 |             73 |        10.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg_n_0                                                                     |                5 |             73 |        14.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg_n_0                                                                       |                6 |             73 |        12.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_aclk_reg_n_0                                                                     |                6 |             73 |        12.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |               13 |             74 |         5.69 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                5 |             74 |        14.80 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                8 |             74 |         9.25 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                8 |             75 |         9.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |               15 |             76 |         5.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |               12 |             77 |         6.42 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |                8 |             77 |         9.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                6 |             77 |        12.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |               10 |             77 |         7.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                    |                8 |             79 |         9.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/p_1_in                                                                                                    |                                                                                                                                                                           |               23 |             80 |         3.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_4                                                                                                   |                                                                                                                                                                           |                8 |             80 |        10.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                           |               21 |             80 |         3.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/p_1_in                                                                                                    |                                                                                                                                                                           |               21 |             80 |         3.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                           |               21 |             80 |         3.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                           |               23 |             80 |         3.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/p_1_in                                                                                                    |                                                                                                                                                                           |               22 |             80 |         3.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                           |               25 |             80 |         3.20 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/p_1_in                                                                                                                 |                                                                                                                                                                           |               19 |             80 |         4.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                           |               19 |             80 |         4.21 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/p_1_in                                                                                                    |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/p_1_in                                                                                                                 |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/p_1_in                                                                                                    |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/p_1_in                                                                                                    |                                                                                                                                                                           |               21 |             80 |         3.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                           |               21 |             80 |         3.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/p_1_in                                                                                                                 |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                           |                                                                                                                                                                           |               22 |             80 |         3.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                    |               13 |             80 |         6.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/p_1_in                                                                                                                 |                                                                                                                                                                           |               23 |             80 |         3.48 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                           |               22 |             80 |         3.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/p_1_in                                                                                                                 |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/p_1_in                                                                                                                 |                                                                                                                                                                           |               22 |             80 |         3.64 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                           |               20 |             80 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |                9 |             83 |         9.22 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                           |               15 |             83 |         5.53 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_2                                                                                                   |                                                                                                                                                                           |                8 |             84 |        10.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |               17 |             84 |         4.94 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                9 |             85 |         9.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |               19 |             85 |         4.47 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                      |                7 |             85 |        12.14 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |                9 |             86 |         9.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/awvalid_vld                                                                                                                      | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |               26 |             86 |         3.31 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |               23 |             86 |         3.74 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                      |                8 |             87 |        10.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                           |               32 |             88 |         2.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                   |               12 |             88 |         7.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/ar.ar_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |               33 |             88 |         2.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |               24 |             88 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                                          |                                                                                                                                                                           |               24 |             88 |         3.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                             |                                                                                                                                                                           |               25 |             88 |         3.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/aw.aw_pipe/p_1_in                                                                                                      |                                                                                                                                                                           |               25 |             88 |         3.52 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/s_ready_i_reg_0                                                                                             |                                                                                                                                                                           |               22 |             88 |         4.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_0/inst/aw.aw_pipe/p_1_in                                                                                                      |                                                                                                                                                                           |               21 |             88 |         4.19 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                      |                7 |             90 |        12.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_16                                                                   |               11 |             90 |         8.18 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                8 |             92 |        11.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_5                                                                      |               11 |             92 |         8.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_4                                                                    |                9 |             93 |        10.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |                9 |             94 |        10.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |               12 |             94 |         7.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |                9 |             95 |        10.56 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |               12 |             97 |         8.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_12                                                                   |               11 |             97 |         8.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |               10 |             97 |         9.70 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_14                                                                     |                9 |             97 |        10.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |               14 |             97 |         6.93 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |                7 |             98 |        14.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |               14 |             99 |         7.07 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_9                                                                    |                9 |             99 |        11.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_3                                                                      |               15 |            100 |         6.67 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                               | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_14                                                                     |                9 |            102 |        11.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |               23 |            102 |         4.43 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |               17 |            103 |         6.06 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_5                                                                                                   |                                                                                                                                                                           |               12 |            105 |         8.75 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |               16 |            106 |         6.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_10                                                                     |               22 |            107 |         4.86 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |               16 |            109 |         6.81 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |               13 |            111 |         8.54 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                            |                                                                                                                                                                           |               39 |            114 |         2.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          |                                                                                                                                                                           |               37 |            114 |         3.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          |                                                                                                                                                                           |               35 |            114 |         3.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_2                                                                                                   |                                                                                                                                                                           |               11 |            114 |        10.36 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          |                                                                                                                                                                           |               35 |            114 |         3.26 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_rdch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |               12 |            119 |         9.92 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_15                                                                   |               24 |            128 |         5.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_1                                                                                                                                              | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               62 |            128 |         2.06 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_sel                                                                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               64 |            128 |         2.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |               17 |            128 |         7.53 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu29_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               12 |            129 |        10.75 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_mu25_0/inst/en                                                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |               13 |            129 |         9.92 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/gen_vio_status_monitor.u_vio_status_monitor/inst/probe_in_inst/u_probe_in_data_reg/done_o |               15 |            140 |         9.33 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0                                                                                                                                         |                                                                                                                                                                           |               19 |            144 |         7.58 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio[7]_i_1_n_0                                                              |               16 |            146 |         9.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_exp_byte_vio__0[0]                                                                    |               16 |            146 |         9.12 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio[7]_i_1_n_0                                                              |               18 |            146 |         8.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/cdc_rcvd_byte_vio[7]_i_1_n_0                                                                |               12 |            146 |        12.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                            |                                                                                                                                                                           |               47 |            148 |         3.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          |                                                                                                                                                                           |               47 |            148 |         3.15 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          |                                                                                                                                                                           |               45 |            148 |         3.29 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          |                                                                                                                                                                           |               39 |            148 |         3.79 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                   |               28 |            151 |         5.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                        |               15 |            159 |        10.60 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_3                                                                                                   |                                                                                                                                                                           |               20 |            159 |         7.95 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                    |               36 |            160 |         4.44 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/give_out_next_inst                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk                                                                           |               31 |            181 |         5.84 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_8                                                                    |               27 |            183 |         6.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out                                                                                                                             | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |               18 |            187 |        10.39 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_wrch_inst_fetch/fifo_rden_out_ff                                                                                                                          | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_7                                                                    |               24 |            188 |         7.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |               21 |            190 |         9.05 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_pre                                                                                                                             |                                                                                                                                                                           |               48 |            196 |         4.08 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_4k                                                                                                                              |                                                                                                                                                                           |               56 |            196 |         3.50 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_4k                                                                                                                                |                                                                                                                                                                           |               58 |            196 |         3.38 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/linear_addr_4k                                                                                                                              |                                                                                                                                                                           |               47 |            196 |         4.17 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |               22 |            216 |         9.82 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                      |               31 |            224 |         7.23 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                   |              110 |            224 |         2.04 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/reg_dynamic_status_arry_0[13]_i_1_n_0                                                                                                                                        | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                      |               34 |            226 |         6.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/linear_addr_plus_x_4k                                                                                                                       |                                                                                                                                                                           |               56 |            230 |         4.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/linear_addr_plus_x_4k                                                                                                                       |                                                                                                                                                                           |               60 |            230 |         3.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/linear_addr_plus_x_4k                                                                                                                         |                                                                                                                                                                           |               57 |            230 |         4.04 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/linear_addr_plus_x_4k                                                                                                                       |                                                                                                                                                                           |               60 |            230 |         3.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_2                                                                                                     |                                                                                                                                                                           |               33 |            256 |         7.76 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_1                                                                      |               25 |            260 |        10.40 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/s_ready_i_reg_0_repN_2                                                                                                   |                                                                                                                                                                           |               23 |            273 |        11.87 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_11                                                                     |               26 |            277 |        10.65 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/p_1_in                                                                                                                     |                                                                                                                                                                           |               63 |            289 |         4.59 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |               46 |            289 |         6.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data0                                                                                               |                                                                                                                                                                           |               58 |            289 |         4.98 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |               46 |            289 |         6.28 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi4_reg_slice/inst/w.w_pipe/p_1_in                                                                                                                   |                                                                                                                                                                           |               48 |            289 |         6.02 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data0                                                                                                 |                                                                                                                                                                           |               73 |            289 |         3.96 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data0                                                                                               |                                                                                                                                                                           |               50 |            289 |         5.78 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_axi4_reg_slice.u_axi_register_slice_wrOnly_1/inst/w.w_pipe/storage_data0                                                                                               |                                                                                                                                                                           |               48 |            289 |         6.02 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_6                                                                    |               34 |            302 |         8.88 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN                                                                      |               34 |            327 |         9.62 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/combrstn_t_aclk_repN_2                                                                    |               43 |            351 |         8.16 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                       |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__0_n_0                                                                                                             |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                             |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                       |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                             |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                         |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_rd_ch_fifo/xpm_memory_sdpram_inst_i_1__1_n_0                                                                                                               |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/u_axi_inst_core/u_wr_ch_fifo/wr_ptr0                                                                                                                                       |                                                                                                                                                                           |               25 |            400 |        16.00 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    |                                                                                                                                                                           |               48 |            497 |        10.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                      |                                                                                                                                                                           |               48 |            497 |        10.35 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    |                                                                                                                                                                           |               44 |            497 |        11.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_rd_ch_en_1.u_axi_rdch_ctrl/final_addr_pat_ff1_stg30                                                                                                                    |                                                                                                                                                                           |               62 |            497 |         8.02 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0                                                                        |               39 |            513 |        13.15 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0                                                                        |               37 |            513 |        13.86 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0                                                                          |               37 |            513 |        13.86 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/read_en_ff_i_1_n_0                                                                        |               36 |            513 |        14.25 |
|  design_1_i/noc_tg_1/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                             |               39 |            518 |        13.28 |
|  design_1_i/noc_tg_3/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/rst_n                                                                                     |               37 |            518 |        14.00 |
|  design_1_i/noc_tg/inst/i_pclk_tg                           |                                                                                                                                                                                                                            | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                               |               35 |            518 |        14.80 |
|  design_1_i/noc_tg_2/inst/i_pclk_tg                         |                                                                                                                                                                                                                            | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_aximm_reg_space.u_reg_space/extrst_n_pclk                                                                             |               42 |            518 |        12.33 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                     |                                                                                                                                                                           |               54 |            556 |        10.30 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_2/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               61 |            556 |         9.11 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_1/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/prbs_out_algn[14]_i_1_n_0                                                                                                                   |                                                                                                                                                                           |               63 |            556 |         8.83 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 | design_1_i/noc_tg_3/inst/u_top_axi_mst/u_tg_top/gen_wr_ch_en_1.u_axi_wrch_ctrl/u_prbs32_1/stop_random_txn_cnt_lt5_in_prog_reg                                                                                              |                                                                                                                                                                           |               57 |            568 |         9.96 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            | design_1_i/axis_ila_0/inst/axis_ila_intf/inst/reg_trigger_bit0                                                                                                            |              138 |           1842 |        13.35 |
|  design_1_i/versal_cips_0/inst/pspmc_0/inst/pl0_ref_clk     |                                                                                                                                                                                                                            |                                                                                                                                                                           |              332 |           2230 |         6.72 |
|  design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1 |                                                                                                                                                                                                                            |                                                                                                                                                                           |             1322 |           9287 |         7.02 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


