// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_jacobi3d_kernel_aux_split_aux_7 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire [512:0] Module0Func_0_dram_t1_bank_0_fifo_peek_dout,
    output wire         Module0Func_0_dram_t1_bank_0_fifo_peek_empty_n,
    input wire          Module0Func_0_dram_t1_bank_0_fifo_peek_read,
    output wire [512:0] Module0Func_0_dram_t1_bank_0_fifo_s_dout,
    output wire         Module0Func_0_dram_t1_bank_0_fifo_s_empty_n,
    input wire          Module0Func_0_dram_t1_bank_0_fifo_s_read,
    input wire  [512:0] bank_0_t1_buf_if_dout,
    input wire          bank_0_t1_buf_if_empty_n,
    output wire         bank_0_t1_buf_if_read
);
assign Module0Func_0_dram_t1_bank_0_fifo_peek_dout = bank_0_t1_buf_if_dout;
assign Module0Func_0_dram_t1_bank_0_fifo_peek_empty_n = bank_0_t1_buf_if_empty_n;
assign Module0Func_0_dram_t1_bank_0_fifo_s_dout = bank_0_t1_buf_if_dout;
assign Module0Func_0_dram_t1_bank_0_fifo_s_empty_n = bank_0_t1_buf_if_empty_n;
assign bank_0_t1_buf_if_read = Module0Func_0_dram_t1_bank_0_fifo_s_read;
endmodule
