strict digraph "" {
	node [label="\N"];
	"248:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7ac5192e10>",
		clk_sens=False,
		fillcolor=gold,
		label="248:AL",
		sens="['CurrentState', 'Pipeline']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateMAC1', 'Pipeline', 'CurrentState']"];
	"249:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ac5192fd0>",
		fillcolor=springgreen,
		label="249:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"248:AL" -> "249:IF"	 [cond="[]",
		lineno=None];
	"252:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5197050>",
		fillcolor=cadetblue,
		label="252:BS
Reg_next_1 = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5197050>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_248:AL"	 [def_var="['Reg_next_1']",
		label="Leaf_248:AL"];
	"252:BS" -> "Leaf_248:AL"	 [cond="[]",
		lineno=None];
	"249:IF" -> "252:BS"	 [cond="['CurrentState', 'StateMAC1']",
		label="!((CurrentState == StateMAC1))",
		lineno=249];
	"250:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5197190>",
		fillcolor=cadetblue,
		label="250:BS
Reg_next_1 = Pipeline;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7ac5197190>]",
		style=filled,
		typ=BlockingSubstitution];
	"249:IF" -> "250:BS"	 [cond="['CurrentState', 'StateMAC1']",
		label="(CurrentState == StateMAC1)",
		lineno=249];
	"250:BS" -> "Leaf_248:AL"	 [cond="[]",
		lineno=None];
}
