<html><body><samp><pre>
<!@TC:1723491064>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-LP86E50

# Mon Aug 12 21:31:04 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1723491135> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1723491135> | Running in 64-bit mode 
@N: : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd:53:7:53:24:@N::@XP_MSG">intensity_average.vhd(53)</a><!@TM:1723491135> | Top entity is set to intensity_average.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\RGBtoYCbCr\4.4.0\Encrypted\RGBtoYCbCr.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ram2port.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1723491135> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 104MB)


Process completed successfully.
# Mon Aug 12 21:31:06 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1723491135> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1723491135> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4253:13:4253:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4253)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4437:13:4437:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4437)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4478:13:4478:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4478)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4504:13:4504:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4504)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4521:13:4521:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4521)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4598:13:4598:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4598)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:5362:13:5362:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5362)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6172:13:6172:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6172)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6281:13:6281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6281)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6319:13:6319:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6319)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6392:13:6392:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6392)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:7281:13:7281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7281)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:8338:13:8338:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8338)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:9297:13:9297:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9297)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10033:13:10033:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10033)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10748:13:10748:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10748)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10782:13:10782:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10782)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10818:13:10818:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10818)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10865:13:10865:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10865)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10899:13:10899:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10899)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:11765:13:11765:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11765)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12808:13:12808:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12808)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12820:15:12820:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12820)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12831:13:12831:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12831)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12844:13:12844:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12844)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0_0\PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CoreAPB3_C0\CoreAPB3_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\FIC_CONVERTER\FIC_CONVERTER.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v(798)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C1\CORERESET_PF_C1.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v" (library CORERXIODBITALIGN_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v" (library CORERXIODBITALIGN_LIB)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:115:16:115:29:@N:CG334:@XP_MSG">CoreRxIODBitAlign_top.v(115)</a><!@TM:1723491135> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:118:16:118:28:@N:CG333:@XP_MSG">CoreRxIODBitAlign_top.v(118)</a><!@TM:1723491135> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:130:16:130:29:@N:CG334:@XP_MSG">CoreRxIODBitAlign_top.v(130)</a><!@TM:1723491135> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:151:16:151:28:@N:CG333:@XP_MSG">CoreRxIODBitAlign_top.v(151)</a><!@TM:1723491135> | Read directive translate_on.
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C2\CORERESET_PF_C2.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C2\PF_CCC_C2.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\AXI4_M_M_IF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\AXI4_S_IF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_NstagesSync.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_grayToBinConv.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_async.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_resetSync.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v:288:10:288:30:@W:CG1337:@XP_MSG">axi_lbus_corefifo_sync.v(288)</a><!@TM:1723491135> | Net almostfulli_deassert is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v:293:10:293:31:@W:CG1337:@XP_MSG">axi_lbus_corefifo_sync.v(293)</a><!@TM:1723491135> | Net almostemptyi_deassert is not declared.</font>
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF_Native.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\DDR_AXI4_ARBITER_PF_C0\DDR_AXI4_ARBITER_PF_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\H264_Iframe_Encoder\1.4.0\Evaluation\H264_Iframe_Encoder_Eval_enc.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_Iframe_Encoder_C0\H264_Iframe_Encoder_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\h264_top\h264_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\frame_controls_gen.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Video_Pipeline\Video_Pipeline.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 117MB)


Process completed successfully.
# Mon Aug 12 21:31:08 2024

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1723491135> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4253:13:4253:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4253)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4437:13:4437:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4437)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4478:13:4478:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4478)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4504:13:4504:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4504)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4521:13:4521:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4521)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:4598:13:4598:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4598)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:5362:13:5362:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5362)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6172:13:6172:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6172)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6281:13:6281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6281)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6319:13:6319:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6319)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:6392:13:6392:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6392)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:7281:13:7281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7281)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:8338:13:8338:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8338)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:9297:13:9297:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9297)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10033:13:10033:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10033)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10748:13:10748:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10748)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10782:13:10782:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10782)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10818:13:10818:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10818)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10865:13:10865:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10865)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10899:13:10899:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10899)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:11765:13:11765:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11765)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12808:13:12808:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12808)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12820:15:12820:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12820)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12831:13:12831:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12831)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:12844:13:12844:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12844)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0_0\PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CoreAPB3_C0\CoreAPB3_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\FIC_CONVERTER\FIC_CONVERTER.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v(798)</a><!@TM:1723491135> | User defined pragma syn_black_box detected</font>

@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C1\CORERESET_PF_C1.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v" (library CORERXIODBITALIGN_LIB)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v" (library CORERXIODBITALIGN_LIB)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:115:16:115:29:@N:CG334:@XP_MSG">CoreRxIODBitAlign_top.v(115)</a><!@TM:1723491135> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:118:16:118:28:@N:CG333:@XP_MSG">CoreRxIODBitAlign_top.v(118)</a><!@TM:1723491135> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:130:16:130:29:@N:CG334:@XP_MSG">CoreRxIODBitAlign_top.v(130)</a><!@TM:1723491135> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:151:16:151:28:@N:CG333:@XP_MSG">CoreRxIODBitAlign_top.v(151)</a><!@TM:1723491135> | Read directive translate_on.
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_FIFO\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_CLK_DIV_RXCLK\PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_LANECTRL_0\PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\PLL_BclkSclkAlign.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_GENERIC_RX_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CAM_IOD_TIP_TOP\CAM_IOD_TIP_TOP.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C2\CORERESET_PF_C2.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C2\PF_CCC_C2.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\mipicsi2rxdecoderPF_C0\mipicsi2rxdecoderPF_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMX334_IF_TOP\IMX334_IF_TOP.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\AXI4_M_M_IF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\AXI4_S_IF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_NstagesSync.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_grayToBinConv.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_async.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_resetSync.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v:288:10:288:30:@W:CG1337:@XP_MSG">axi_lbus_corefifo_sync.v(288)</a><!@TM:1723491135> | Net almostfulli_deassert is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync.v:293:10:293:31:@W:CG1337:@XP_MSG">axi_lbus_corefifo_sync.v(293)</a><!@TM:1723491135> | Net almostemptyi_deassert is not declared.</font>
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF_Native.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\DDR_AXI4_ARBITER_PF_C0\DDR_AXI4_ARBITER_PF_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\H264_Iframe_Encoder\1.4.0\Evaluation\H264_Iframe_Encoder_Eval_enc.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_Iframe_Encoder_C0\H264_Iframe_Encoder_C0.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\h264_top\h264_top.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\frame_controls_gen.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Video_Pipeline\Video_Pipeline.v" (library work)
@I::"C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\VKPFSOC_TOP\VKPFSOC_TOP.v" (library work)
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:333:7:333:12:@N:CG364:@XP_MSG">acg5.v(333)</a><!@TM:1723491135> | Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 119MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:121:7:121:11:@N:CG364:@XP_MSG">acg5.v(121)</a><!@TM:1723491135> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 119MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v:21:7:21:53:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1723491135> | Synthesizing module CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5.v:21:7:21:22:@N:CG364:@XP_MSG">CORERESET_PF_C5.v(21)</a><!@TM:1723491135> | Synthesizing module CORERESET_PF_C5 in library work.
Running optimization stage 1 on CORERESET_PF_C5 .......
Finished optimization stage 1 on CORERESET_PF_C5 (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET_0\core\corereset_pf.v:21:7:21:41:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1723491135> | Synthesizing module CORERESET_CORERESET_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET.v:21:7:21:16:@N:CG364:@XP_MSG">CORERESET.v(21)</a><!@TM:1723491135> | Synthesizing module CORERESET in library work.
Running optimization stage 1 on CORERESET .......
Finished optimization stage 1 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:44:53:44:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44)</a><!@TM:1723491135> | Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:44:53:44:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44)</a><!@TM:1723491135> | Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:44:53:44:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44)</a><!@TM:1723491135> | Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:44:53:44:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44)</a><!@TM:1723491135> | Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:44:53:44:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(44)</a><!@TM:1723491135> | Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1702)</a><!@TM:1723491135> | Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:55:12:55:26:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(55)</a><!@TM:1723491135> | Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_7 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:107:7:107:20:@N:CG364:@XP_MSG">polarfire_syn_comps.v(107)</a><!@TM:1723491135> | Synthesizing module BANKCTRL_GPIO in library work.
Running optimization stage 1 on BANKCTRL_GPIO .......
Finished optimization stage 1 on BANKCTRL_GPIO (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1723491135> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:63:12:63:26:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(63)</a><!@TM:1723491135> | Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_8 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:156:7:156:20:@N:CG364:@XP_MSG">polarfire_syn_comps.v(156)</a><!@TM:1723491135> | Synthesizing module BANKCTRL_HSIO in library work.
Running optimization stage 1 on BANKCTRL_HSIO .......
Finished optimization stage 1 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1723491135> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:71:12:71:26:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(71)</a><!@TM:1723491135> | Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_GPIO_9 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:5:7:5:53:@N:CG364:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(5)</a><!@TM:1723491135> | Synthesizing module INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\INIT_MONITOR\INIT_MONITOR.v:71:7:71:19:@N:CG364:@XP_MSG">INIT_MONITOR.v(71)</a><!@TM:1723491135> | Synthesizing module INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR .......
Finished optimization stage 1 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1723491135> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:39:27:39:37:@W:CG168:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(39)</a><!@TM:1723491135> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1723491135> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1723491135> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C0\PF_CCC_C0.v:264:7:264:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(264)</a><!@TM:1723491135> | Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:1553:7:1553:17:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1553)</a><!@TM:1723491135> | Synthesizing module ICB_CLKDIV in library work.
Running optimization stage 1 on ICB_CLKDIV .......
Finished optimization stage 1 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0_0\PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v:5:7:5:47:@N:CG364:@XP_MSG">PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v(5)</a><!@TM:1723491135> | Synthesizing module PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV in library work.
Running optimization stage 1 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV .......
Finished optimization stage 1 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CLK_DIV_C0\PF_CLK_DIV_C0.v:24:7:24:20:@N:CG364:@XP_MSG">PF_CLK_DIV_C0.v(24)</a><!@TM:1723491135> | Synthesizing module PF_CLK_DIV_C0 in library work.
Running optimization stage 1 on PF_CLK_DIV_C0 .......
Finished optimization stage 1 on PF_CLK_DIV_C0 (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:2231:7:2231:17:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2231)</a><!@TM:1723491135> | Synthesizing module OSC_RC2MHZ in library work.
Running optimization stage 1 on OSC_RC2MHZ .......
Finished optimization stage 1 on OSC_RC2MHZ (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v(5)</a><!@TM:1723491135> | Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_OSC_C0\PF_OSC_C0.v:27:7:27:16:@N:CG364:@XP_MSG">PF_OSC_C0.v(27)</a><!@TM:1723491135> | Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\polarfire_syn_comps.v:10811:7:10811:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(10811)</a><!@TM:1723491135> | Synthesizing module XCVR_REF_CLK in library work.
Running optimization stage 1 on XCVR_REF_CLK .......
Finished optimization stage 1 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0_0\PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v:5:7:5:62:@N:CG364:@XP_MSG">PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK.v(5)</a><!@TM:1723491135> | Synthesizing module PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK in library work.
Running optimization stage 1 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK .......
Finished optimization stage 1 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_XCVR_REF_CLK_C0\PF_XCVR_REF_CLK_C0.v:27:7:27:25:@N:CG364:@XP_MSG">PF_XCVR_REF_CLK_C0.v(27)</a><!@TM:1723491135> | Synthesizing module PF_XCVR_REF_CLK_C0 in library work.
Running optimization stage 1 on PF_XCVR_REF_CLK_C0 .......
Finished optimization stage 1 on PF_XCVR_REF_CLK_C0 (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v:9:7:9:24:@N:CG364:@XP_MSG">CLOCKS_AND_RESETS.v(9)</a><!@TM:1723491135> | Synthesizing module CLOCKS_AND_RESETS in library work.
Running optimization stage 1 on CLOCKS_AND_RESETS .......
Finished optimization stage 1 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 119MB peak: 120MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1723491135> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1723491135> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 122MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1723491135> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1723491135> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CoreAPB3_C0\CoreAPB3_C0.v:57:7:57:18:@N:CG364:@XP_MSG">CoreAPB3_C0.v(57)</a><!@TM:1723491135> | Synthesizing module CoreAPB3_C0 in library work.
Running optimization stage 1 on CoreAPB3_C0 .......
Finished optimization stage 1 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\FIC_CONVERTER\FIC_CONVERTER.v:9:7:9:20:@N:CG364:@XP_MSG">FIC_CONVERTER.v(9)</a><!@TM:1723491135> | Synthesizing module FIC_CONVERTER in library work.
Running optimization stage 1 on FIC_CONVERTER .......
Finished optimization stage 1 on FIC_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:287:7:287:13:@N:CG364:@XP_MSG">acg5.v(287)</a><!@TM:1723491135> | Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:264:7:264:12:@N:CG364:@XP_MSG">acg5.v(264)</a><!@TM:1723491135> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:223:7:223:10:@N:CG364:@XP_MSG">acg5.v(223)</a><!@TM:1723491135> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:357:7:357:17:@N:CG364:@XP_MSG">acg5.v(357)</a><!@TM:1723491135> | Synthesizing module INBUF_DIFF in library work.
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 122MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:403:7:403:18:@N:CG364:@XP_MSG">acg5.v(403)</a><!@TM:1723491135> | Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 123MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v:449:7:449:17:@N:CG364:@XP_MSG">acg5.v(449)</a><!@TM:1723491135> | Synthesizing module BIBUF_DIFF in library work.
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 123MB peak: 124MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v:830:40:830:45:@W:CG168:@XP_MSG">MSS_VIDEO_KIT_H264.v(830)</a><!@TM:1723491135> | Type of parameter MSS_DDR_CLK_FREQ on the instance I_MSS is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v:5:7:5:10:@N:CG364:@XP_MSG">MSS_BYP_NOBYP_BYP_BYP_BYP_syn_comps.v(5)</a><!@TM:1723491135> | Synthesizing module MSS in library work.
Running optimization stage 1 on MSS .......
Finished optimization stage 1 on MSS (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\MSS_VIDEO_KIT_H264\MSS_VIDEO_KIT_H264.v:5:7:5:25:@N:CG364:@XP_MSG">MSS_VIDEO_KIT_H264.v(5)</a><!@TM:1723491135> | Synthesizing module MSS_VIDEO_KIT_H264 in library work.
Running optimization stage 1 on MSS_VIDEO_KIT_H264 .......
Finished optimization stage 1 on MSS_VIDEO_KIT_H264 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 127MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:4:7:4:26:@N:CG364:@XP_MSG">DDR_AXI4_ARBITER_PF.v(4)</a><!@TM:1723491135> | Synthesizing module DDR_AXI4_ARBITER_PF in library work.

	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	NO_OF_READ_CHANNELS=32'b00000000000000000000000000000001
	NO_OF_WRITE_CHANNELS=32'b00000000000000000000000000000001
	AXI4_SELECTION=32'b00000000000000000000000000000010
	FORMAT=32'b00000000000000000000000000000000
   Generated name = DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:15:7:15:59:@N:CG364:@XP_MSG">video_axi_fifo.v(15)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000001000000000
	WDEPTH=32'b00000000000000000000001000000000
	READ_DVALID=32'b00000000000000000000000000000001
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000010
	AFVAL=32'b00000000000000000000000111111110
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	RESET_POLARITY=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	NUM_STAGES=32'b00000000000000000000000000000010
	WMSB_DEPTH=32'b00000000000000000000000000001001
	RMSB_DEPTH=32'b00000000000000000000000000001001
	WDEPTH_CAL=32'b00000000000000000000000000001000
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:461:16:461:40:@W:CG168:@XP_MSG">video_axi_fifo.v(461)</a><!@TM:1723491135> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:16:7:16:64:@N:CG364:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(16)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000001000000
	WRITE_DEPTH=32'b00000000000000000000000000001001
	FULL_WRITE_DEPTH=32'b00000000000000000000001000000000
	READ_WIDTH=32'b00000000000000000000000001000000
	READ_DEPTH=32'b00000000000000000000000000001001
	FULL_READ_DEPTH=32'b00000000000000000000001000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000000111111110
	AEMPTY_VAL=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000001
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001000
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:158:29:158:38:@W:CG360:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(158)</a><!@TM:1723491135> | Removing wire neg_reset, as there is no assignment to it.</font>
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:365:4:365:10:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(365)</a><!@TM:1723491135> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:349:3:349:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(349)</a><!@TM:1723491135> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:349:3:349:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(349)</a><!@TM:1723491135> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:349:3:349:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(349)</a><!@TM:1723491135> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:453:9:453:15:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(453)</a><!@TM:1723491135> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:453:9:453:15:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(453)</a><!@TM:1723491135> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:365:4:365:10:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(365)</a><!@TM:1723491135> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:203:3:203:9:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(203)</a><!@TM:1723491135> | All reachable assignments to wrcnt[9:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:16:7:16:58:@N:CG364:@XP_MSG">axi_lbus_corefifo_fwft.v(16)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001001
	WWIDTH=32'b00000000000000000000000001000000
	RWIDTH=32'b00000000000000000000000001000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	SYNC=32'b00000000000000000000000000000001
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:181:38:181:56:@N:CG179:@XP_MSG">axi_lbus_corefifo_fwft.v(181)</a><!@TM:1723491135> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:101:27:101:33:@W:CG133:@XP_MSG">axi_lbus_corefifo_fwft.v(101)</a><!@TM:1723491135> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:107:27:107:34:@W:CG360:@XP_MSG">axi_lbus_corefifo_fwft.v(107)</a><!@TM:1723491135> | Removing wire aresetn, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:113:27:113:33:@W:CG360:@XP_MSG">axi_lbus_corefifo_fwft.v(113)</a><!@TM:1723491135> | Removing wire empty1, as there is no assignment to it.</font>
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:261:3:261:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(261)</a><!@TM:1723491135> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:171:3:171:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(171)</a><!@TM:1723491135> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:163:4:163:10:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(163)</a><!@TM:1723491135> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:149:3:149:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(149)</a><!@TM:1723491135> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:149:3:149:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(149)</a><!@TM:1723491135> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v:14:7:14:54:@N:CG364:@XP_MSG">axi_lbus_LSRAM_top.v(14)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top in library work.

	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000000000001001
	WDEPTH=32'b00000000000000000000000000001001
	RAM_DEPTH=32'b00000000000000000000001000000000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v:50:0:50:6:@N:CL134:@XP_MSG">axi_lbus_LSRAM_top.v(50)</a><!@TM:1723491135> | Found RAM pf_ram, depth=512, width=64
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:17:7:17:56:@N:CG364:@XP_MSG">axi_lbus_ram_wrapper.v(17)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000001000000
	WWIDTH=32'b00000000000000000000000001000000
	RDEPTH=32'b00000000000000000000000000001001
	WDEPTH=32'b00000000000000000000000000001001
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:57:26:57:38:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(57)</a><!@TM:1723491135> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:58:26:58:38:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(58)</a><!@TM:1723491135> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:59:26:59:37:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(59)</a><!@TM:1723491135> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:60:26:60:37:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(60)</a><!@TM:1723491135> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:150:37:150:47:@W:CG360:@XP_MSG">video_axi_fifo.v(150)</a><!@TM:1723491135> | Removing wire SB_CORRECT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:151:37:151:46:@W:CG360:@XP_MSG">video_axi_fifo.v(151)</a><!@TM:1723491135> | Removing wire DB_DETECT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:188:36:188:47:@W:CG360:@XP_MSG">video_axi_fifo.v(188)</a><!@TM:1723491135> | Removing wire pf_MEMRADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:194:36:194:40:@W:CG360:@XP_MSG">video_axi_fifo.v(194)</a><!@TM:1723491135> | Removing wire pf_Q, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:212:36:212:46:@W:CG184:@XP_MSG">video_axi_fifo.v(212)</a><!@TM:1723491135> | Removing wire DVLD_async, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:214:36:214:45:@W:CG184:@XP_MSG">video_axi_fifo.v(214)</a><!@TM:1723491135> | Removing wire DVLD_sync, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:217:36:217:43:@W:CG360:@XP_MSG">video_axi_fifo.v(217)</a><!@TM:1723491135> | Removing wire pf_dvld, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:222:36:222:48:@W:CG360:@XP_MSG">video_axi_fifo.v(222)</a><!@TM:1723491135> | Removing wire A_SB_CORRECT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:223:36:223:47:@W:CG360:@XP_MSG">video_axi_fifo.v(223)</a><!@TM:1723491135> | Removing wire A_DB_DETECT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:224:36:224:48:@W:CG360:@XP_MSG">video_axi_fifo.v(224)</a><!@TM:1723491135> | Removing wire B_SB_CORRECT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:225:36:225:47:@W:CG360:@XP_MSG">video_axi_fifo.v(225)</a><!@TM:1723491135> | Removing wire B_DB_DETECT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:226:36:226:45:@W:CG133:@XP_MSG">video_axi_fifo.v(226)</a><!@TM:1723491135> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:240:36:240:42:@W:CG133:@XP_MSG">video_axi_fifo.v(240)</a><!@TM:1723491135> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:255:8:255:20:@W:CG360:@XP_MSG">video_axi_fifo.v(255)</a><!@TM:1723491135> | Removing wire reset_sync_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:256:8:256:20:@W:CG360:@XP_MSG">video_axi_fifo.v(256)</a><!@TM:1723491135> | Removing wire reset_sync_w, as there is no assignment to it.</font>
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:150:37:150:47:@W:CL318:@XP_MSG">video_axi_fifo.v(150)</a><!@TM:1723491135> | *Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:151:37:151:46:@W:CL318:@XP_MSG">video_axi_fifo.v(151)</a><!@TM:1723491135> | *Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:965:3:965:9:@W:CL169:@XP_MSG">video_axi_fifo.v(965)</a><!@TM:1723491135> | Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:955:3:955:9:@W:CL169:@XP_MSG">video_axi_fifo.v(955)</a><!@TM:1723491135> | Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:881:3:881:9:@W:CL169:@XP_MSG">video_axi_fifo.v(881)</a><!@TM:1723491135> | Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:871:3:871:9:@W:CL169:@XP_MSG">video_axi_fifo.v(871)</a><!@TM:1723491135> | Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:861:3:861:9:@W:CL169:@XP_MSG">video_axi_fifo.v(861)</a><!@TM:1723491135> | Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:851:3:851:9:@W:CL169:@XP_MSG">video_axi_fifo.v(851)</a><!@TM:1723491135> | Pruning unused register fwft_Q_r[63:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:379:3:379:9:@W:CL169:@XP_MSG">video_axi_fifo.v(379)</a><!@TM:1723491135> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:379:3:379:9:@W:CL169:@XP_MSG">video_axi_fifo.v(379)</a><!@TM:1723491135> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:379:3:379:9:@W:CL169:@XP_MSG">video_axi_fifo.v(379)</a><!@TM:1723491135> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:367:3:367:9:@W:CL169:@XP_MSG">video_axi_fifo.v(367)</a><!@TM:1723491135> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:367:3:367:9:@W:CL169:@XP_MSG">video_axi_fifo.v(367)</a><!@TM:1723491135> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:15:7:15:59:@N:CG364:@XP_MSG">video_axi_fifo.v(15)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000000000101
	WDEPTH=32'b00000000000000000000000000000101
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000010
	AFVAL=32'b00000000000000000000000000000100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	RESET_POLARITY=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	NUM_STAGES=32'b00000000000000000000000000000010
	WMSB_DEPTH=32'b00000000000000000000000000000011
	RMSB_DEPTH=32'b00000000000000000000000000000011
	WDEPTH_CAL=32'b00000000000000000000000000000010
	RDEPTH_CAL=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z5_layer0
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:461:16:461:40:@W:CG168:@XP_MSG">video_axi_fifo.v(461)</a><!@TM:1723491135> | Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:16:7:16:64:@N:CG364:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(16)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000001000
	WRITE_DEPTH=32'b00000000000000000000000000000011
	FULL_WRITE_DEPTH=32'b00000000000000000000000000000101
	READ_WIDTH=32'b00000000000000000000000000001000
	READ_DEPTH=32'b00000000000000000000000000000011
	FULL_READ_DEPTH=32'b00000000000000000000000000000101
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000000000000100
	AEMPTY_VAL=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000000010
	RDEPTH_CAL=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:365:4:365:10:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(365)</a><!@TM:1723491135> | Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:349:3:349:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(349)</a><!@TM:1723491135> | Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:349:3:349:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(349)</a><!@TM:1723491135> | Pruning unused register full_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:349:3:349:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(349)</a><!@TM:1723491135> | Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:453:9:453:15:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(453)</a><!@TM:1723491135> | All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:453:9:453:15:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(453)</a><!@TM:1723491135> | All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:365:4:365:10:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(365)</a><!@TM:1723491135> | All reachable assignments to underflow_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:365:4:365:10:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(365)</a><!@TM:1723491135> | All reachable assignments to dvld_r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_sync_scntr.v:203:3:203:9:@W:CL207:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(203)</a><!@TM:1723491135> | All reachable assignments to wrcnt[3:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:16:7:16:58:@N:CG364:@XP_MSG">axi_lbus_corefifo_fwft.v(16)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000000011
	WWIDTH=32'b00000000000000000000000000001000
	RWIDTH=32'b00000000000000000000000000001000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	SYNC=32'b00000000000000000000000000000001
	RDEPTH_CAL=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:101:27:101:33:@W:CG133:@XP_MSG">axi_lbus_corefifo_fwft.v(101)</a><!@TM:1723491135> | Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:261:3:261:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(261)</a><!@TM:1723491135> | Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:171:3:171:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(171)</a><!@TM:1723491135> | Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:163:4:163:10:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(163)</a><!@TM:1723491135> | Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:149:3:149:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(149)</a><!@TM:1723491135> | Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:149:3:149:9:@W:CL169:@XP_MSG">axi_lbus_corefifo_fwft.v(149)</a><!@TM:1723491135> | Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v:14:7:14:54:@N:CG364:@XP_MSG">axi_lbus_LSRAM_top.v(14)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top in library work.

	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000000000011
	WDEPTH=32'b00000000000000000000000000000011
	RAM_DEPTH=32'b00000000000000000000000000001000
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_LSRAM_top.v:50:0:50:6:@N:CL134:@XP_MSG">axi_lbus_LSRAM_top.v(50)</a><!@TM:1723491135> | Found RAM pf_ram, depth=8, width=8
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:17:7:17:56:@N:CG364:@XP_MSG">axi_lbus_ram_wrapper.v(17)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000001000
	WWIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000000000000011
	WDEPTH=32'b00000000000000000000000000000011
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
   Generated name = ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:57:26:57:38:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(57)</a><!@TM:1723491135> | *Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:58:26:58:38:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(58)</a><!@TM:1723491135> | *Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:59:26:59:37:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(59)</a><!@TM:1723491135> | *Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:60:26:60:37:@W:CL318:@XP_MSG">axi_lbus_ram_wrapper.v(60)</a><!@TM:1723491135> | *Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:226:36:226:45:@W:CG133:@XP_MSG">video_axi_fifo.v(226)</a><!@TM:1723491135> | Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:240:36:240:42:@W:CG133:@XP_MSG">video_axi_fifo.v(240)</a><!@TM:1723491135> | Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z5_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:150:37:150:47:@W:CL318:@XP_MSG">video_axi_fifo.v(150)</a><!@TM:1723491135> | *Output SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:151:37:151:46:@W:CL318:@XP_MSG">video_axi_fifo.v(151)</a><!@TM:1723491135> | *Output DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:965:3:965:9:@W:CL169:@XP_MSG">video_axi_fifo.v(965)</a><!@TM:1723491135> | Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:955:3:955:9:@W:CL169:@XP_MSG">video_axi_fifo.v(955)</a><!@TM:1723491135> | Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:893:3:893:9:@W:CL169:@XP_MSG">video_axi_fifo.v(893)</a><!@TM:1723491135> | Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:881:3:881:9:@W:CL169:@XP_MSG">video_axi_fifo.v(881)</a><!@TM:1723491135> | Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:871:3:871:9:@W:CL169:@XP_MSG">video_axi_fifo.v(871)</a><!@TM:1723491135> | Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:861:3:861:9:@W:CL169:@XP_MSG">video_axi_fifo.v(861)</a><!@TM:1723491135> | Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:851:3:851:9:@W:CL169:@XP_MSG">video_axi_fifo.v(851)</a><!@TM:1723491135> | Pruning unused register fwft_Q_r[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:379:3:379:9:@W:CL169:@XP_MSG">video_axi_fifo.v(379)</a><!@TM:1723491135> | Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:379:3:379:9:@W:CL169:@XP_MSG">video_axi_fifo.v(379)</a><!@TM:1723491135> | Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:379:3:379:9:@W:CL169:@XP_MSG">video_axi_fifo.v(379)</a><!@TM:1723491135> | Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:367:3:367:9:@W:CL169:@XP_MSG">video_axi_fifo.v(367)</a><!@TM:1723491135> | Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:367:3:367:9:@W:CL169:@XP_MSG">video_axi_fifo.v(367)</a><!@TM:1723491135> | Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 130MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:22:7:22:21:@N:CG364:@XP_MSG">ddr_rw_arbiter.v(22)</a><!@TM:1723491135> | Synthesizing module ddr_rw_arbiter in library work.

	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	AXI_LEN_WIDTH=32'b00000000000000000000000000001000
	VIDEO_BUS_DSIZE=32'b00000000000000000000000001000000
	ALL_ADDRESS_ZEROS=32'b00000000000000000000000000000000
	ALL_DATA_ZEROS=64'b0000000000000000000000000000000000000000000000000000000000000000
	ALL_DATA_ONES=64'b1111111111111111111111111111111111111111111111111111111111111111
	ALL_SIZE_VAL=3'b011
	STRB_WIDTH=32'b00000000000000000000000000001000
	RDEPTH=32'b00000000000000000000001000000000
	RDEPTH3=32'b00000000000000000000000111111110
	RLAST_CHK=1'b1
	IDLE=32'b00000000000000000000000000000000
	ADDRESS_CHK=32'b00000000000000000000000000000001
	WR_ADDRESS=32'b00000000000000000000000000000010
	WR_DATA=32'b00000000000000000000000000000011
	WR_DATA_LAST=32'b00000000000000000000000000000100
	READ_ADDRESS=32'b00000000000000000000000000000101
	WAIT_ST=32'b00000000000000000000000000000110
	WREADY_CHK=32'b00000000000000000000000000000001
	WLAST_CHK=32'b00000000000000000000000000000010
	WLAST_CHK0SIZE=32'b00000000000000000000000000000011
   Generated name = ddr_rw_arbiter_Z8_layer0
Running optimization stage 1 on ddr_rw_arbiter_Z8_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:302:1:302:7:@W:CL169:@XP_MSG">ddr_rw_arbiter.v(302)</a><!@TM:1723491135> | Pruning unused register wval_k. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:302:1:302:7:@W:CL169:@XP_MSG">ddr_rw_arbiter.v(302)</a><!@TM:1723491135> | Pruning unused register VAL_ST. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:302:1:302:7:@W:CL169:@XP_MSG">ddr_rw_arbiter.v(302)</a><!@TM:1723491135> | Pruning unused register DVLD_reg. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@A:CL282:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal v_wr_len_fifo_wrdata[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element bready and merging rready. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal awsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal awprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal awlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal awid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal awcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element awcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal awburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal arsize[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element arsize and merging awsize. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal arprot[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element arprot and merging awprot. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal arlock[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element arlock and merging awlock. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal arid[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element arid and merging awid. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal arcache[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element arcache and merging awid. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL113:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Feedback mux created for signal arburst[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL177:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Sharing sequential element arburst and merging awburst. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL251:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to arsize[1:0] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL250:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to awburst[1] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL251:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to awburst[0] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL250:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to awid[3:0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL250:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to awlock[1:0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL250:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to awprot[2:0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL250:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to awsize[2] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@W:CL251:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | All reachable assignments to awsize[1:0] assign 1, register removed by optimization</font>
Finished optimization stage 1 on ddr_rw_arbiter_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v:9:7:9:15:@N:CG364:@XP_MSG">read_top.v(9)</a><!@TM:1723491135> | Synthesizing module read_top in library work.

	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
   Generated name = read_top_32s
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v:283:11:283:23:@N:CG794:@XP_MSG">read_top.v(283)</a><!@TM:1723491135> | Using module read_demux from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v:320:4:320:14:@N:CG794:@XP_MSG">read_top.v(320)</a><!@TM:1723491135> | Using module read_mux from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_top.v:345:18:345:37:@N:CG794:@XP_MSG">read_top.v(345)</a><!@TM:1723491135> | Using module request_scheduler from library work
Running optimization stage 1 on read_top_32s .......
Finished optimization stage 1 on read_top_32s (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v:9:7:9:16:@N:CG364:@XP_MSG">write_top.v(9)</a><!@TM:1723491135> | Synthesizing module write_top in library work.

	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
   Generated name = write_top_32s_64s
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v:313:12:313:25:@N:CG794:@XP_MSG">write_top.v(313)</a><!@TM:1723491135> | Using module write_demux from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_top.v:342:4:342:15:@N:CG794:@XP_MSG">write_top.v(342)</a><!@TM:1723491135> | Using module write_mux from library work
Running optimization stage 1 on write_top_32s_64s .......
Finished optimization stage 1 on write_top_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF_Native.v:9:7:9:33:@N:CG364:@XP_MSG">DDR_AXI4_ARBITER_PF_Native.v(9)</a><!@TM:1723491135> | Synthesizing module DDR_AXI4_ARBITER_PF_Native in library work.

	AXI_ID_WIDTH=32'b00000000000000000000000000000100
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_DATA_WIDTH=32'b00000000000000000000000001000000
	NO_OF_READ_CHANNELS=32'b00000000000000000000000000000001
	NO_OF_WRITE_CHANNELS=32'b00000000000000000000000000000001
	AXI4_SELECTION=32'b00000000000000000000000000000010
   Generated name = DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s
Running optimization stage 1 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s .......
Finished optimization stage 1 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:160:15:160:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(160)</a><!@TM:1723491135> | Removing wire BUSER_O_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:161:15:161:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(161)</a><!@TM:1723491135> | Removing wire AWREADY_O_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:162:15:162:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(162)</a><!@TM:1723491135> | Removing wire BUSER_O_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:163:15:163:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(163)</a><!@TM:1723491135> | Removing wire AWREADY_O_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:164:15:164:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(164)</a><!@TM:1723491135> | Removing wire BUSER_O_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:165:15:165:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(165)</a><!@TM:1723491135> | Removing wire AWREADY_O_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:166:15:166:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(166)</a><!@TM:1723491135> | Removing wire BUSER_O_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:167:15:167:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(167)</a><!@TM:1723491135> | Removing wire AWREADY_O_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:168:15:168:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(168)</a><!@TM:1723491135> | Removing wire BUSER_O_4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:169:15:169:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(169)</a><!@TM:1723491135> | Removing wire AWREADY_O_4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:170:15:170:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(170)</a><!@TM:1723491135> | Removing wire BUSER_O_5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:171:15:171:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(171)</a><!@TM:1723491135> | Removing wire AWREADY_O_5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:172:15:172:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(172)</a><!@TM:1723491135> | Removing wire BUSER_O_6, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:173:15:173:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(173)</a><!@TM:1723491135> | Removing wire AWREADY_O_6, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:174:15:174:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(174)</a><!@TM:1723491135> | Removing wire BUSER_O_7, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:175:15:175:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(175)</a><!@TM:1723491135> | Removing wire AWREADY_O_7, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:176:15:176:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(176)</a><!@TM:1723491135> | Removing wire BUSER_O_r0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:177:15:177:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(177)</a><!@TM:1723491135> | Removing wire ARREADY_O_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:178:31:178:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(178)</a><!@TM:1723491135> | Removing wire RDATA_O_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:179:15:179:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(179)</a><!@TM:1723491135> | Removing wire RVALID_O_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:180:15:180:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(180)</a><!@TM:1723491135> | Removing wire RLAST_O_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:181:15:181:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(181)</a><!@TM:1723491135> | Removing wire BUSER_O_r1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:182:15:182:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(182)</a><!@TM:1723491135> | Removing wire ARREADY_O_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:183:31:183:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(183)</a><!@TM:1723491135> | Removing wire RDATA_O_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:184:15:184:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(184)</a><!@TM:1723491135> | Removing wire RVALID_O_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:185:15:185:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(185)</a><!@TM:1723491135> | Removing wire RLAST_O_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:186:15:186:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(186)</a><!@TM:1723491135> | Removing wire BUSER_O_r2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:187:15:187:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(187)</a><!@TM:1723491135> | Removing wire ARREADY_O_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:188:31:188:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(188)</a><!@TM:1723491135> | Removing wire RDATA_O_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:189:15:189:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(189)</a><!@TM:1723491135> | Removing wire RVALID_O_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:190:15:190:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(190)</a><!@TM:1723491135> | Removing wire RLAST_O_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:191:15:191:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(191)</a><!@TM:1723491135> | Removing wire BUSER_O_r3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:192:15:192:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(192)</a><!@TM:1723491135> | Removing wire ARREADY_O_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:193:31:193:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(193)</a><!@TM:1723491135> | Removing wire RDATA_O_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:194:15:194:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(194)</a><!@TM:1723491135> | Removing wire RVALID_O_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:195:15:195:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(195)</a><!@TM:1723491135> | Removing wire RLAST_O_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:196:15:196:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(196)</a><!@TM:1723491135> | Removing wire BUSER_O_r4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:197:15:197:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(197)</a><!@TM:1723491135> | Removing wire ARREADY_O_4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:198:31:198:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(198)</a><!@TM:1723491135> | Removing wire RDATA_O_4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:199:15:199:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(199)</a><!@TM:1723491135> | Removing wire RVALID_O_4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:200:15:200:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(200)</a><!@TM:1723491135> | Removing wire RLAST_O_4, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:201:15:201:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(201)</a><!@TM:1723491135> | Removing wire BUSER_O_r5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:202:15:202:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(202)</a><!@TM:1723491135> | Removing wire ARREADY_O_5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:203:31:203:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(203)</a><!@TM:1723491135> | Removing wire RDATA_O_5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:204:15:204:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(204)</a><!@TM:1723491135> | Removing wire RVALID_O_5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:205:15:205:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(205)</a><!@TM:1723491135> | Removing wire RLAST_O_5, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:206:15:206:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(206)</a><!@TM:1723491135> | Removing wire BUSER_O_r6, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:207:15:207:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(207)</a><!@TM:1723491135> | Removing wire ARREADY_O_6, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:208:31:208:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(208)</a><!@TM:1723491135> | Removing wire RDATA_O_6, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:209:15:209:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(209)</a><!@TM:1723491135> | Removing wire RVALID_O_6, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:210:15:210:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(210)</a><!@TM:1723491135> | Removing wire RLAST_O_6, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:211:15:211:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(211)</a><!@TM:1723491135> | Removing wire BUSER_O_r7, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:212:15:212:26:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(212)</a><!@TM:1723491135> | Removing wire ARREADY_O_7, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:213:31:213:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(213)</a><!@TM:1723491135> | Removing wire RDATA_O_7, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:214:15:214:25:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(214)</a><!@TM:1723491135> | Removing wire RVALID_O_7, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:215:15:215:24:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(215)</a><!@TM:1723491135> | Removing wire RLAST_O_7, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:284:15:284:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(284)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:285:15:285:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(285)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARBURST, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:286:15:286:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(286)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARCACHE, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:287:28:287:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(287)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:288:15:288:28:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(288)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARLEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:289:15:289:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(289)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARLOCK, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:290:15:290:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(290)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARPROT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:291:15:291:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(291)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARSIZE, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:292:15:292:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(292)</a><!@TM:1723491135> | Removing wire M_AXI_4_ARVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:293:15:293:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(293)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWADDR, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:294:15:294:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(294)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWBURST, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:295:15:295:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(295)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWCACHE, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:296:28:296:40:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(296)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:297:15:297:28:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(297)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWLEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:298:15:298:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(298)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWLOCK, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:299:15:299:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(299)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWPROT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:300:15:300:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(300)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWSIZE, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:301:15:301:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(301)</a><!@TM:1723491135> | Removing wire M_AXI_4_AWVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:302:15:302:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(302)</a><!@TM:1723491135> | Removing wire M_AXI_4_BREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:303:15:303:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(303)</a><!@TM:1723491135> | Removing wire M_AXI_4_RREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:304:28:304:41:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(304)</a><!@TM:1723491135> | Removing wire M_AXI_4_WDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:305:15:305:28:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(305)</a><!@TM:1723491135> | Removing wire M_AXI_4_WLAST, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:306:33:306:46:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(306)</a><!@TM:1723491135> | Removing wire M_AXI_4_WSTRB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:307:15:307:29:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(307)</a><!@TM:1723491135> | Removing wire M_AXI_4_WVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:308:13:308:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(308)</a><!@TM:1723491135> | Removing wire r0_burst_size_axi, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:309:13:309:23:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(309)</a><!@TM:1723491135> | Removing wire r0_req_axi, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:310:27:310:45:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(310)</a><!@TM:1723491135> | Removing wire r0_rstart_addr_axi, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:311:13:311:30:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(311)</a><!@TM:1723491135> | Removing wire w0_burst_size_axi, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:312:33:312:44:@W:CG360:@XP_MSG">DDR_AXI4_ARBITER_PF.v(312)</a><!@TM:1723491135> | Removing wire w0_data_axi, as there is no assignment to it.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:160:15:160:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(160)</a><!@TM:1723491135> | *Output BUSER_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:161:15:161:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(161)</a><!@TM:1723491135> | *Output AWREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:162:15:162:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(162)</a><!@TM:1723491135> | *Output BUSER_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:163:15:163:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(163)</a><!@TM:1723491135> | *Output AWREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:164:15:164:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(164)</a><!@TM:1723491135> | *Output BUSER_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:165:15:165:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(165)</a><!@TM:1723491135> | *Output AWREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:166:15:166:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(166)</a><!@TM:1723491135> | *Output BUSER_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:167:15:167:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(167)</a><!@TM:1723491135> | *Output AWREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:168:15:168:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(168)</a><!@TM:1723491135> | *Output BUSER_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:169:15:169:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(169)</a><!@TM:1723491135> | *Output AWREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:170:15:170:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(170)</a><!@TM:1723491135> | *Output BUSER_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:171:15:171:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(171)</a><!@TM:1723491135> | *Output AWREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:172:15:172:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(172)</a><!@TM:1723491135> | *Output BUSER_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:173:15:173:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(173)</a><!@TM:1723491135> | *Output AWREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:174:15:174:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(174)</a><!@TM:1723491135> | *Output BUSER_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:175:15:175:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(175)</a><!@TM:1723491135> | *Output AWREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:176:15:176:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(176)</a><!@TM:1723491135> | *Output BUSER_O_r0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:177:15:177:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(177)</a><!@TM:1723491135> | *Output ARREADY_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:178:31:178:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(178)</a><!@TM:1723491135> | *Output RDATA_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:179:15:179:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(179)</a><!@TM:1723491135> | *Output RVALID_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:180:15:180:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(180)</a><!@TM:1723491135> | *Output RLAST_O_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:181:15:181:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(181)</a><!@TM:1723491135> | *Output BUSER_O_r1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:182:15:182:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(182)</a><!@TM:1723491135> | *Output ARREADY_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:183:31:183:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(183)</a><!@TM:1723491135> | *Output RDATA_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:184:15:184:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(184)</a><!@TM:1723491135> | *Output RVALID_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:185:15:185:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(185)</a><!@TM:1723491135> | *Output RLAST_O_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:186:15:186:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(186)</a><!@TM:1723491135> | *Output BUSER_O_r2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:187:15:187:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(187)</a><!@TM:1723491135> | *Output ARREADY_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:188:31:188:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(188)</a><!@TM:1723491135> | *Output RDATA_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:189:15:189:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(189)</a><!@TM:1723491135> | *Output RVALID_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:190:15:190:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(190)</a><!@TM:1723491135> | *Output RLAST_O_2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:191:15:191:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(191)</a><!@TM:1723491135> | *Output BUSER_O_r3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:192:15:192:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(192)</a><!@TM:1723491135> | *Output ARREADY_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:193:31:193:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(193)</a><!@TM:1723491135> | *Output RDATA_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:194:15:194:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(194)</a><!@TM:1723491135> | *Output RVALID_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:195:15:195:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(195)</a><!@TM:1723491135> | *Output RLAST_O_3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:196:15:196:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(196)</a><!@TM:1723491135> | *Output BUSER_O_r4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:197:15:197:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(197)</a><!@TM:1723491135> | *Output ARREADY_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:198:31:198:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(198)</a><!@TM:1723491135> | *Output RDATA_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:199:15:199:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(199)</a><!@TM:1723491135> | *Output RVALID_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:200:15:200:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(200)</a><!@TM:1723491135> | *Output RLAST_O_4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:201:15:201:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(201)</a><!@TM:1723491135> | *Output BUSER_O_r5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:202:15:202:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(202)</a><!@TM:1723491135> | *Output ARREADY_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:203:31:203:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(203)</a><!@TM:1723491135> | *Output RDATA_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:204:15:204:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(204)</a><!@TM:1723491135> | *Output RVALID_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:205:15:205:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(205)</a><!@TM:1723491135> | *Output RLAST_O_5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:206:15:206:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(206)</a><!@TM:1723491135> | *Output BUSER_O_r6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:207:15:207:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(207)</a><!@TM:1723491135> | *Output ARREADY_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:208:31:208:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(208)</a><!@TM:1723491135> | *Output RDATA_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:209:15:209:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(209)</a><!@TM:1723491135> | *Output RVALID_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:210:15:210:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(210)</a><!@TM:1723491135> | *Output RLAST_O_6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:211:15:211:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(211)</a><!@TM:1723491135> | *Output BUSER_O_r7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:212:15:212:26:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(212)</a><!@TM:1723491135> | *Output ARREADY_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:213:31:213:40:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(213)</a><!@TM:1723491135> | *Output RDATA_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:214:15:214:25:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(214)</a><!@TM:1723491135> | *Output RVALID_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:215:15:215:24:@W:CL318:@XP_MSG">DDR_AXI4_ARBITER_PF.v(215)</a><!@TM:1723491135> | *Output RLAST_O_7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\DDR_AXI4_ARBITER_PF_C0\DDR_AXI4_ARBITER_PF_C0.v:28:7:28:29:@N:CG364:@XP_MSG">DDR_AXI4_ARBITER_PF_C0.v(28)</a><!@TM:1723491135> | Synthesizing module DDR_AXI4_ARBITER_PF_C0 in library work.
Running optimization stage 1 on DDR_AXI4_ARBITER_PF_C0 .......
Finished optimization stage 1 on DDR_AXI4_ARBITER_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 131MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v:43:7:43:31:@N:CG364:@XP_MSG">ddr_write_controller_enc.v(43)</a><!@TM:1723491135> | Synthesizing module ddr_write_controller_enc in library work.
Running optimization stage 1 on ddr_write_controller_enc .......
Finished optimization stage 1 on ddr_write_controller_enc (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v:9:7:9:21:@N:CG364:@XP_MSG">H264_DDR_WRITE.v(9)</a><!@TM:1723491135> | Synthesizing module H264_DDR_WRITE in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v:145:0:145:18:@N:CG794:@XP_MSG">H264_DDR_WRITE.v(145)</a><!@TM:1723491135> | Using module data_packer_h264 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\H264_DDR_WRITE\H264_DDR_WRITE.v:189:0:189:12:@N:CG794:@XP_MSG">H264_DDR_WRITE.v(189)</a><!@TM:1723491135> | Using module video_fifo from library work
Running optimization stage 1 on H264_DDR_WRITE .......
Finished optimization stage 1 on H264_DDR_WRITE (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
Running optimization stage 1 on H264_SELFDESTRUCT .......
Finished optimization stage 1 on H264_SELFDESTRUCT (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
Running optimization stage 1 on sps_header_Z9_layer0 .......
Finished optimization stage 1 on sps_header_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 1 on pps_header .......
Finished optimization stage 1 on pps_header (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 1 on I_header .......
Finished optimization stage 1 on I_header (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 1 on golomb .......
Finished optimization stage 1 on golomb (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 1 on cbp_code .......
Finished optimization stage 1 on cbp_code (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 132MB)
Running optimization stage 1 on sfifo_6s_11s_8s .......
Finished optimization stage 1 on sfifo_6s_11s_8s (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
Running optimization stage 1 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s .......
Finished optimization stage 1 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
Running optimization stage 1 on header_1s .......
Finished optimization stage 1 on header_1s (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
Running optimization stage 1 on Qtable_calc .......
Finished optimization stage 1 on Qtable_calc (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on resol_update .......
Finished optimization stage 1 on resol_update (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on read_generation_16s_1s_0_1_2 .......
Finished optimization stage 1 on read_generation_16s_1s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
Running optimization stage 1 on write_lsram_luma_8s_11s_32s .......
Finished optimization stage 1 on write_lsram_luma_8s_11s_32s (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 137MB)
Running optimization stage 1 on read_lsram_16_8s_16s_32s_11s_0_1 .......
Finished optimization stage 1 on read_lsram_16_8s_16s_32s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 142MB)
Running optimization stage 1 on dualPort_lsram_8s_11s_2048s .......
Finished optimization stage 1 on dualPort_lsram_8s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
Running optimization stage 1 on ram_controller_16x16_8s_32s_11s_2048s .......
Finished optimization stage 1 on ram_controller_16x16_8s_32s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on int_trans_eq_m2_8s .......
Finished optimization stage 1 on int_trans_eq_m2_8s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on col_to_row_12s_0_1_2_3 .......
Finished optimization stage 1 on col_to_row_12s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on int_trans_eq_m1_8s .......
Finished optimization stage 1 on int_trans_eq_m1_8s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on int_trans_4x4_8s_0_1_2_3 .......
Finished optimization stage 1 on int_trans_4x4_8s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on dc_pred_luma_8s .......
Finished optimization stage 1 on dc_pred_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on quant_row_luma_8s .......
Finished optimization stage 1 on quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
Running optimization stage 1 on mb16_to_4_Z10_layer0 .......
Finished optimization stage 1 on mb16_to_4_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
Running optimization stage 1 on dc4x4_trans_eq_m2_12s .......
Finished optimization stage 1 on dc4x4_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
Running optimization stage 1 on col_to_row_15s_0_1_2_3 .......
Finished optimization stage 1 on col_to_row_15s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on dc4x4_trans_eq_m1_12s .......
Finished optimization stage 1 on dc4x4_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on luma_dc4x4_pred_8s .......
Finished optimization stage 1 on luma_dc4x4_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on dc_quant_row_luma_8s .......
Finished optimization stage 1 on dc_quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on luma_dc_trans_quant_8s .......
Finished optimization stage 1 on luma_dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on Intra420_luma_8s_1s .......
Finished optimization stage 1 on Intra420_luma_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on write_lsram_chroma_8s_11s_16s .......
Finished optimization stage 1 on write_lsram_chroma_8s_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on read_lsram16_chroma_8s_16s_16s_11s_0_1 .......
Finished optimization stage 1 on read_lsram16_chroma_8s_16s_16s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on ram_controller_16x16_chroma_8s_16s_11s_2048s .......

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on ram_controller_16x16_chroma_8s_16s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 1 on mb8x16_to_8x8_Z11_layer0 .......
Finished optimization stage 1 on mb8x16_to_8x8_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
Running optimization stage 1 on mb8_to_4_8s_0_1_2_3_4 .......
Finished optimization stage 1 on mb8_to_4_8s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
Running optimization stage 1 on dc_pred_8s .......
Finished optimization stage 1 on dc_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
Running optimization stage 1 on quant_row_chroma_8s .......
Finished optimization stage 1 on quant_row_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
Running optimization stage 1 on dc_trans_8s .......
Finished optimization stage 1 on dc_trans_8s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
Running optimization stage 1 on dc_quant_8s .......
Finished optimization stage 1 on dc_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on dc_trans_quant_8s .......
Finished optimization stage 1 on dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on Intra420_chroma_8s .......
Finished optimization stage 1 on Intra420_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on inv_quant_row_12s .......
Finished optimization stage 1 on inv_quant_row_12s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on inv_int_trans_eq_m1_12s .......
Finished optimization stage 1 on inv_int_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on row_to_col_28s_0_1_2_3 .......
Finished optimization stage 1 on row_to_col_28s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on inv_int_trans_eq_m2_12s .......
Finished optimization stage 1 on inv_int_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on inv_int_trans_4x4_12s .......
Finished optimization stage 1 on inv_int_trans_4x4_12s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on dc_corr_12s_8s .......
Finished optimization stage 1 on dc_corr_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on dualPort_usram_10s_5s_32s .......
Finished optimization stage 1 on dualPort_usram_10s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on dualPort_lsram_10s_11s_2048s .......
Finished optimization stage 1 on dualPort_lsram_10s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 164MB)
Running optimization stage 1 on dualPort_lsram_12s_7s_128s .......
Finished optimization stage 1 on dualPort_lsram_12s_7s_128s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 164MB)
Running optimization stage 1 on dc_pred_calc_luma_8s .......
Finished optimization stage 1 on dc_pred_calc_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 164MB)
Running optimization stage 1 on dualPort_usram_32s_2s_4s .......
Finished optimization stage 1 on dualPort_usram_32s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 164MB)
Running optimization stage 1 on luma_recon_8s_12s_0_1 .......
Finished optimization stage 1 on luma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
Running optimization stage 1 on dc2x2_inv_quant_12s .......
Finished optimization stage 1 on dc2x2_inv_quant_12s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
Running optimization stage 1 on dc2x2_inv_transform_12s .......
Finished optimization stage 1 on dc2x2_inv_transform_12s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
Running optimization stage 1 on dualPort_usram_26s_4s_16s .......
Finished optimization stage 1 on dualPort_usram_26s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
Running optimization stage 1 on chroma_dcTrans_acQuant_adj_12s .......
Finished optimization stage 1 on chroma_dcTrans_acQuant_adj_12s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
Running optimization stage 1 on dualPort_usram_10s_3s_8s .......
Finished optimization stage 1 on dualPort_usram_10s_3s_8s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
Running optimization stage 1 on dualPort_lsram_10s_9s_512s .......
Finished optimization stage 1 on dualPort_lsram_10s_9s_512s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
Running optimization stage 1 on dc_pred_calc_chroma_8s_3s_9s .......
Finished optimization stage 1 on dc_pred_calc_chroma_8s_3s_9s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 164MB)
Running optimization stage 1 on dualPort_usram_9s_4s_16s .......
Finished optimization stage 1 on dualPort_usram_9s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 164MB)
Running optimization stage 1 on chroma_recon_8s_12s_0_1 .......
Finished optimization stage 1 on chroma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 164MB)
Running optimization stage 1 on sfifo_48s_10s_8s .......
Finished optimization stage 1 on sfifo_48s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 164MB)
Running optimization stage 1 on sfifo_48s_9s_8s .......
Finished optimization stage 1 on sfifo_48s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 164MB)
Running optimization stage 1 on sfifo_12s_6s_8s .......
Finished optimization stage 1 on sfifo_12s_6s_8s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 164MB)
Running optimization stage 1 on quant_p2s_1s .......
Finished optimization stage 1 on quant_p2s_1s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 164MB)
Running optimization stage 1 on H264_Intra420_8s_1s .......
Finished optimization stage 1 on H264_Intra420_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 164MB)
Running optimization stage 1 on nz_coeff_12s .......
Finished optimization stage 1 on nz_coeff_12s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 164MB)
Running optimization stage 1 on CAVLC_H264 .......
Finished optimization stage 1 on CAVLC_H264 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
Running optimization stage 1 on sfifo_34s_12s_8s .......
Finished optimization stage 1 on sfifo_34s_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 175MB)
Running optimization stage 1 on blk_packer16_12s_34s_28s .......
Finished optimization stage 1 on blk_packer16_12s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 1 on sfifo_6s_7s_8s .......
Finished optimization stage 1 on sfifo_6s_7s_8s (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 1 on sfifo_23s_10s_8s .......
Finished optimization stage 1 on sfifo_23s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 176MB)
Running optimization stage 1 on cavlc_cbp_y_12s_23s .......
Finished optimization stage 1 on cavlc_cbp_y_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 176MB)
Running optimization stage 1 on sfifo_22s_10s_8s .......
Finished optimization stage 1 on sfifo_22s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 176MB)
Running optimization stage 1 on nz_coeff_c_12s .......
Finished optimization stage 1 on nz_coeff_c_12s (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 176MB)
Running optimization stage 1 on sfifo_34s_10s_8s .......
Finished optimization stage 1 on sfifo_34s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 1 on blk_packer16_10s_34s_28s .......
Finished optimization stage 1 on blk_packer16_10s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 1 on sfifo_23s_9s_8s .......
Finished optimization stage 1 on sfifo_23s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 176MB)
Running optimization stage 1 on cavlc_cbp_c_12s_23s .......
Finished optimization stage 1 on cavlc_cbp_c_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 176MB peak: 176MB)
Running optimization stage 1 on sfifo_16s_10s_8s .......
Finished optimization stage 1 on sfifo_16s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 177MB)
Running optimization stage 1 on bit_packer16 .......
Finished optimization stage 1 on bit_packer16 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on H264_Iframe_Encoder_8s_1s_1s_22s .......
Finished optimization stage 1 on H264_Iframe_Encoder_8s_1s_1s_22s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on H264_Iframe_Encoder_C0 .......
Finished optimization stage 1 on H264_Iframe_Encoder_C0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on h264_top .......
Finished optimization stage 1 on h264_top (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on CORERESET_PF_C1 .......
Finished optimization stage 1 on CORERESET_PF_C1 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)
Running optimization stage 1 on CORERESET_PF_C2 .......
Finished optimization stage 1 on CORERESET_PF_C2 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 180MB)

	g_DATAWIDTH=32'b00000000000000000000000000001010
	g_LANE_WIDTH=32'b00000000000000000000000000000100
	g_NUM_OF_PIXELS=32'b00000000000000000000000000000001
	g_INPUT_DATA_INVERT=32'b00000000000000000000000000000000
	g_FIFO_SIZE=32'b00000000000000000000000000001100
	g_NO_OF_VC=32'b00000000000000000000000000000001
	g_FORMAT=32'b00000000000000000000000000000000
   Generated name = mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s
Running optimization stage 1 on mipi_csi2_rx_cdcfiforam_8_8 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfiforam_8_8 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on mipi_csi2_rx_embsync_detect_Z12_layer0 .......
Finished optimization stage 1 on mipi_csi2_rx_embsync_detect_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 180MB)
Running optimization stage 1 on mipi_csi2_rx_crc_calc .......
Finished optimization stage 1 on mipi_csi2_rx_crc_calc (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 182MB)
Running optimization stage 1 on mipi_csi2_rx_cdcfiforam_12_40 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfiforam_12_40 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
Running optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 .......
Finished optimization stage 1 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 1 on mipi_csi2_rx_byte2pixel_conversion_Z14_layer0 .......
Finished optimization stage 1 on mipi_csi2_rx_byte2pixel_conversion_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 1 on mipi_csi2_rxdecoder_Z13_layer0 .......
Finished optimization stage 1 on mipi_csi2_rxdecoder_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 1 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s .......
Finished optimization stage 1 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:112:5:112:31:@W:CG781:@XP_MSG">mipicsi2rxdecoderPF.v(112)</a><!@TM:1723491135> | Input L1_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:112:5:112:31:@W:CG781:@XP_MSG">mipicsi2rxdecoderPF.v(112)</a><!@TM:1723491135> | Input L2_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:112:5:112:31:@W:CG781:@XP_MSG">mipicsi2rxdecoderPF.v(112)</a><!@TM:1723491135> | Input L3_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:112:5:112:31:@W:CG781:@XP_MSG">mipicsi2rxdecoderPF.v(112)</a><!@TM:1723491135> | Input L4_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:112:5:112:31:@W:CG781:@XP_MSG">mipicsi2rxdecoderPF.v(112)</a><!@TM:1723491135> | Input L5_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:112:5:112:31:@W:CG781:@XP_MSG">mipicsi2rxdecoderPF.v(112)</a><!@TM:1723491135> | Input L6_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:112:5:112:31:@W:CG781:@XP_MSG">mipicsi2rxdecoderPF.v(112)</a><!@TM:1723491135> | Input L7_LP_DATA_I on instance mipicsi2rxdecoderPF_native is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:83:47:83:54:@W:CL318:@XP_MSG">mipicsi2rxdecoderPF.v(83)</a><!@TM:1723491135> | *Output TDATA_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:84:46:84:53:@W:CL318:@XP_MSG">mipicsi2rxdecoderPF.v(84)</a><!@TM:1723491135> | *Output TSTRB_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:85:46:85:53:@W:CL318:@XP_MSG">mipicsi2rxdecoderPF.v(85)</a><!@TM:1723491135> | *Output TKEEP_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:86:38:86:46:@W:CL318:@XP_MSG">mipicsi2rxdecoderPF.v(86)</a><!@TM:1723491135> | *Output TVALID_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:87:38:87:45:@W:CL318:@XP_MSG">mipicsi2rxdecoderPF.v(87)</a><!@TM:1723491135> | *Output TLAST_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:88:40:88:47:@W:CL318:@XP_MSG">mipicsi2rxdecoderPF.v(88)</a><!@TM:1723491135> | *Output TUSER_O has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 1 on mipicsi2rxdecoderPF_C0 .......
Finished optimization stage 1 on mipicsi2rxdecoderPF_C0 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_CCC_C2\PF_CCC_C2_0\PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v:37:12:37:22:@W:CG168:@XP_MSG">PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v(37)</a><!@TM:1723491135> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
Running optimization stage 1 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 1 on PF_CCC_C2 .......
Finished optimization stage 1 on PF_CCC_C2 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
Running optimization stage 1 on AND4 .......
Finished optimization stage 1 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign_top.v:2:7:2:68:@N:CG775:@XP_MSG">CoreRxIODBitAlign_top.v(2)</a><!@TM:1723491135> | Component CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN not found in library "work" or "__hyper__lib__", but found in library CORERXIODBITALIGN_LIB

	MIPI_TRNG=32'b00000000000000000000000000000001
	SKIP_TRNG=32'b00000000000000000000000000000000
	HOLD_TRNG=32'b00000000000000000000000000000000
	MIN_WINDOW_VALUE=32'b00000000000000000000000000001010
	RST_CNT_WIDTH=32'b00000000000000000000000000001010
	LP_PULSE_WD=32'b00000000000000000000000000010000
	DEM_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	DEM_TAP_CNT=32'b00000000000000000000000100000000
	DEM_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
	LP_P_WD=32'b00000000000000000000000000001001
	BITALIGN_IDLE_ST=5'b00000
	BITALIGN_LOAD_ST=5'b00001
	BITALIGN_CLRFLAGS_ST=5'b00010
	BITALIGN_EM_ST=5'b00011
	BITALIGN_TAPSTORE_ST=5'b00100
	BITALIGN_TAPCALC_ST=5'b00101
	BITALIGN_TAPCALC_STRT_DLY_ST=5'b00110
	BITALIGN_TAPCALC_STRT_DLY1_ST=5'b00111
	BITALIGN_TAPCALC_STRT_DLY2_ST=5'b01000
	BITALIGN_TAPCALC_STRT_ST=5'b01001
	BITALIGN_ELY_DLY_ST=5'b01010
	BITALIGN_ELY_DLY1_ST=5'b01011
	BITALIGN_ELY_DLY2_ST=5'b01100
	BITALIGN_ELY_ST=5'b01101
	BITALIGN_LTE_DLY_ST=5'b01110
	BITALIGN_LTE_DLY1_ST=5'b01111
	BITALIGN_LTE_DLY2_ST=5'b10000
	BITALIGN_LTE_ST=5'b10001
	BITALIGN_NOELY_NOLTE_DLY_ST=5'b10010
	BITALIGN_NOELY_NOLTE_DLY1_ST=5'b10011
	BITALIGN_NOELY_NOLTE_DLY2_ST=5'b10100
	BITALIGN_NOELY_NOLTE_ST=5'b10101
	BITALIGN_VALID_TAP_CHK_DLY_ST=5'b10110
	BITALIGN_VALID_TAP_CHK_ST=5'b10111
	BITALIGN_TAPCMP_ST=5'b11000
	BITALIGN_TAPCMP2_ST=5'b11001
	BITALIGN_VALID_TAP_WAIT_ST1=5'b11010
	BITALIGN_VALID_TAP_WAIT_ST2=5'b11011
	BITALIGN_DONE_ST=5'b11100
	BITALIGN_HOLD_ST=5'b11101
	BITALIGN_LP_WAIT_ST=5'b11110
   Generated name = CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:631:36:631:48:@N:CG179:@XP_MSG">CoreRxIODBitAlign.v(631)</a><!@TM:1723491135> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:245:34:245:48:@W:CG1340:@XP_MSG">CoreRxIODBitAlign.v(245)</a><!@TM:1723491135> | Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:245:34:245:48:@W:CG1340:@XP_MSG">CoreRxIODBitAlign.v(245)</a><!@TM:1723491135> | Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:245:34:245:48:@W:CG1340:@XP_MSG">CoreRxIODBitAlign.v(245)</a><!@TM:1723491135> | Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:245:34:245:48:@W:CG1340:@XP_MSG">CoreRxIODBitAlign.v(245)</a><!@TM:1723491135> | Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.</font>
Running optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:982:3:982:9:@W:CL271:@XP_MSG">CoreRxIODBitAlign.v(982)</a><!@TM:1723491135> | Pruning unused bits 1 to 0 of skip_trng_reg[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@W:CL265:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Removing unused bit 8 of tapcnt_final_upd[8:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@W:CL265:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:1031:3:1031:9:@W:CL208:@XP_MSG">CoreRxIODBitAlign.v(1031)</a><!@TM:1723491135> | All reachable assignments to bit 0 of retrain_reg[2:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:982:3:982:9:@W:CL113:@XP_MSG">CoreRxIODBitAlign.v(982)</a><!@TM:1723491135> | Feedback mux created for signal skip_trng_reg[2:2]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:982:3:982:9:@W:CL250:@XP_MSG">CoreRxIODBitAlign.v(982)</a><!@TM:1723491135> | All reachable assignments to skip_trng_reg[2] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@W:CL190:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Optimizing register bit bitalign_hold_state[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@W:CL190:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Optimizing register bit bitalign_hold_state[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@W:CL190:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Optimizing register bit bitalign_hold_state[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@W:CL190:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Optimizing register bit bitalign_hold_state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@W:CL190:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Optimizing register bit bitalign_hold_state[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:1107:3:1107:9:@W:CL190:@XP_MSG">CoreRxIODBitAlign.v(1107)</a><!@TM:1723491135> | Optimizing register bit internal_rst_en_2 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 206MB)

	MIPI_TRNG=32'b00000000000000000000000000000001
	SKIP_TRNG=32'b00000000000000000000000000000000
	HOLD_TRNG=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	DEM_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	DEM_TRNG_MODE=32'b00000000000000000000000000000001
	MIN_WINDOW_VALUE=32'b00000000000000000000000000001010
	RST_CNT_WIDTH=32'b00000000000000000000000000001010
	DEM_TAP_CNT=32'b00000000000000000000000100000000
	DEM_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
   Generated name = CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8
Running optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 .......
Finished optimization stage 1 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 206MB)
Running optimization stage 1 on CORERXIODBITALIGN_C1 .......
Finished optimization stage 1 on CORERXIODBITALIGN_C1 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 206MB)

	IOG_FABRIC_RATIO=32'b00000000000000000000000000000100
	BCLKSCLK_TRN_MODE=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011010
	CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000001
	CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000001
	BCLKSCLK_ICB_MODE=32'b00000000000000000000000000000001
	BCLKSCLK_ICB_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	ICB_CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000001
	ICB_CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000001
	PLL_CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000000
	PLL_CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000000
	BCLKSCLK_ICB_TAP_CNT=32'b00000000000000000000000100000000
	BCLKSCLK_ICB_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
   Generated name = PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0

	BCLKSCLK_TRN_MODE=32'b00000000000000000000000000000001
	ICB_CLK_ALGN_SKIP_TRNG=32'b00000000000000000000000000000001
	ICB_CLK_ALGN_HOLD_TRNG=32'b00000000000000000000000000000001
	BCLKSCLK_ICB_TAP_WAIT_CNT_WIDTH=32'b00000000000000000000000000000011
	BCLKSCLK_ICB_TAP_CNT=32'b00000000000000000000000100000000
	BCLKSCLK_ICB_TAP_CNT_WIDTH=32'b00000000000000000000000000001000
	RST_CNT_WIDTH=32'b00000000000000000000000000001010
	CLKALIGN_HOLD_ST=6'b000000
	CLKALIGN_INIT_ST=6'b000001
	CLKALIGN_RESE_ST=6'b000010
	CLKALIGN_RESW_ST=6'b000011
	CLKALIGN_START_ST=6'b000100
	CLKALIGN_LOAD_ST=6'b000101
	CLKALIGN_CLRFLAGS_ST=6'b000110
	CLKALIGN_EM_ST=6'b000111
	CLKALIGN_TAPSTORE_ST=6'b001000
	CLKALIGN_TAPCALC_ST=6'b001001
	CLKALIGN_TAPCALC_STRT_DLY_ST=6'b001010
	CLKALIGN_TAPCALC_STRT_DLY1_ST=6'b001011
	CLKALIGN_TAPCALC_STRT_DLY2_ST=6'b001100
	CLKALIGN_TAPCALC_STRT_ST=6'b001101
	CLKALIGN_INIT_ELY_LTE_DLY_ST=6'b001110
	CLKALIGN_INIT_ELY_LTE_DLY1_ST=6'b001111
	CLKALIGN_INIT_ELY_LTE_DLY2_ST=6'b010000
	CLKALIGN_INIT_ELY_LTE_ST=6'b010001
	CLKALIGN_INIT_NO_ELY_LTE_DLY_ST=6'b010010
	CLKALIGN_INIT_NO_ELY_LTE_DLY1_ST=6'b010011
	CLKALIGN_INIT_NO_ELY_LTE_DLY2_ST=6'b010100
	CLKALIGN_INIT_NO_ELY_LTE_ST=6'b010101
	CLKALIGN_NXT_ELY_LTE_DLY_ST=6'b010110
	CLKALIGN_NXT_ELY_LTE_DLY1_ST=6'b010111
	CLKALIGN_NXT_ELY_LTE_DLY2_ST=6'b011000
	CLKALIGN_NXT_ELY_LTE_ST=6'b011001
	CLKALIGN_VALID_TAP_CHK_DLY_ST=6'b011010
	CLKALIGN_VALID_TAP_CHK_ST=6'b011011
	CLKALIGN_TAPCMP_ST=6'b011100
	CLKALIGN_TAPCMP2_ST=6'b011101
	CLKALIGN_VALID_TAP_WAIT_ST1=6'b011110
	CLKALIGN_VALID_TAP_WAIT_ST2=6'b011111
	CLKALIGN_DONE_ST=6'b100000
	CLKALIGN_TAPCMP_OFFSET_ST=6'b100001
	CLKALIGN_TAPCMP2_OFFSET_ST=6'b100010
	CLKALIGN_VALID_TAP_WAIT_OFFSET_ST1=6'b100011
	CLKALIGN_VALID_TAP_WAIT_OFFSET_ST2=6'b100100
	CLKALIGN_PAUSE_ST=6'b100101
	CLKALIGN_RESE1_ST=6'b100110
	CLKALIGN_DONE1_ST=6'b100111
   Generated name = ICB_BCLKSCLKALIGN_Z17_layer0
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:180:44:180:58:@W:CG1340:@XP_MSG">ICB_BclkSclkAlign.v(180)</a><!@TM:1723491135> | Index into variable early_flags_lsb could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:180:44:180:58:@W:CG1340:@XP_MSG">ICB_BclkSclkAlign.v(180)</a><!@TM:1723491135> | Index into variable late_flags_lsb could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:180:44:180:58:@W:CG1340:@XP_MSG">ICB_BclkSclkAlign.v(180)</a><!@TM:1723491135> | Index into variable early_flags_msb could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:180:44:180:58:@W:CG1340:@XP_MSG">ICB_BclkSclkAlign.v(180)</a><!@TM:1723491135> | Index into variable late_flags_msb could be out of range ; a simulation mismatch is possible.</font>
Running optimization stage 1 on ICB_BCLKSCLKALIGN_Z17_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:959:3:959:9:@W:CL265:@XP_MSG">ICB_BclkSclkAlign.v(959)</a><!@TM:1723491135> | Removing unused bit 8 of tapcnt_final[8:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:761:3:761:9:@W:CL265:@XP_MSG">ICB_BclkSclkAlign.v(761)</a><!@TM:1723491135> | Removing unused bit 8 of sig_tapcnt_final_2[8:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:737:3:737:9:@W:CL265:@XP_MSG">ICB_BclkSclkAlign.v(737)</a><!@TM:1723491135> | Removing unused bit 8 of sig_tapcnt_final_1[8:0]. Either assign all bits or reduce the width of the signal.</font>
Finished optimization stage 1 on ICB_BCLKSCLKALIGN_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:82:11:82:32:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(82)</a><!@TM:1723491135> | *Output PLL_VCOPHSEL_SCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:83:11:83:32:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(83)</a><!@TM:1723491135> | *Output PLL_VCOPHSEL_BCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:84:11:84:34:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(84)</a><!@TM:1723491135> | *Output PLL_VCOPHSEL_BCLK90_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:85:11:85:32:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(85)</a><!@TM:1723491135> | *Output PLL_VCOPHSEL_MCLK_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:86:11:86:22:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(86)</a><!@TM:1723491135> | *Output PLL_LOADPHS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:87:11:87:25:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(87)</a><!@TM:1723491135> | *Output PLL_PHS_ROTATE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:88:11:88:28:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(88)</a><!@TM:1723491135> | *Output PLL_PHS_DIRECTION has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:99:17:99:39:@W:CL318:@XP_MSG">CoreBclkSclkAlign.v(99)</a><!@TM:1723491135> | *Output BCLKSCLK_BCLK_VCOPHSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_TR (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on HS_IO_CLK .......
Finished optimization stage 1 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on MX2 .......
Finished optimization stage 1 on MX2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on ICB_CLKDIVDELAY .......
Finished optimization stage 1 on ICB_CLKDIVDELAY (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on IOD .......
Finished optimization stage 1 on IOD (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v:60:23:60:24:@W:CG781:@XP_MSG">PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60)</a><!@TM:1723491135> | Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_CLK_TRAINING\PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v:60:32:60:33:@W:CG781:@XP_MSG">PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v(60)</a><!@TM:1723491135> | Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on INBUF_DIFF_MIPI .......
Finished optimization stage 1 on INBUF_DIFF_MIPI (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v:152:41:152:42:@W:CG781:@XP_MSG">PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(152)</a><!@TM:1723491135> | Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v:196:41:196:42:@W:CG781:@XP_MSG">PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(196)</a><!@TM:1723491135> | Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v:240:41:240:42:@W:CG781:@XP_MSG">PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(240)</a><!@TM:1723491135> | Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0\PF_IOD_RX\PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v:295:41:295:42:@W:CG781:@XP_MSG">PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD.v(295)</a><!@TM:1723491135> | Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on LANECTRL .......
Finished optimization stage 1 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)

	ENABLE_PAUSE_EXTENSION=3'b011
   Generated name = PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3
Running optimization stage 1 on SLE .......
Finished optimization stage 1 on SLE (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on PF_IOD_GENERIC_RX_C0 .......
Finished optimization stage 1 on PF_IOD_GENERIC_RX_C0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on CAM_IOD_TIP_TOP .......
Finished optimization stage 1 on CAM_IOD_TIP_TOP (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on IMX334_IF_TOP .......
Finished optimization stage 1 on IMX334_IF_TOP (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on CH_ROM .......
Finished optimization stage 1 on CH_ROM (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on HV_COUNTER .......
Finished optimization stage 1 on HV_COUNTER (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on NUM_ROM .......
Finished optimization stage 1 on NUM_ROM (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 206MB)
Running optimization stage 1 on obj_generator .......
Finished optimization stage 1 on obj_generator (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 206MB)
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:384:28:384:52:@W:CG1340:@XP_MSG">CR_OSD.v(384)</a><!@TM:1723491135> | Index into variable ram_data_i could be out of range ; a simulation mismatch is possible.</font>
Running optimization stage 1 on obj_generator_num .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num1_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num1_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num1_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num1_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num2_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num2_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num2_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num2_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num3_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num3_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num3_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL190:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Optimizing register bit s_num3_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL260:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Pruning register bit 7 of s_num1_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL279:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Pruning register bits 2 to 0 of s_num1_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL260:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Pruning register bit 7 of s_num2_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL279:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Pruning register bits 2 to 0 of s_num2_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL260:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Pruning register bit 7 of s_num3_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:448:0:448:6:@W:CL279:@XP_MSG">CR_OSD.v(448)</a><!@TM:1723491135> | Pruning register bits 2 to 0 of s_num3_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on obj_generator_num (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 1 on text_out .......
Finished optimization stage 1 on text_out (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 1 on CR_OSD .......
Finished optimization stage 1 on CR_OSD (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 1 on frame_controls_gen .......
Finished optimization stage 1 on frame_controls_gen (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v:189:23:189:47:@N:CG794:@XP_MSG">video_processing.v(189)</a><!@TM:1723491135> | Using module Bayer_Interpolation_C0 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v:255:20:255:41:@N:CG794:@XP_MSG">video_processing.v(255)</a><!@TM:1723491135> | Using module Gamma_Correction_C0 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v:271:21:271:43:@N:CG794:@XP_MSG">video_processing.v(271)</a><!@TM:1723491135> | Using module Image_Enhancement_C0 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v:292:16:292:33:@N:CG794:@XP_MSG">video_processing.v(292)</a><!@TM:1723491135> | Using module IMAGE_SCALER_C0 from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\video_processing\video_processing.v:315:18:315:37:@N:CG794:@XP_MSG">video_processing.v(315)</a><!@TM:1723491135> | Using module intensity_average from library work
Running optimization stage 1 on video_processing .......
Finished optimization stage 1 on video_processing (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Video_Pipeline\Video_Pipeline.v:341:0:341:9:@N:CG794:@XP_MSG">Video_Pipeline.v(341)</a><!@TM:1723491135> | Using module apb3_if from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Video_Pipeline\Video_Pipeline.v:466:14:466:29:@N:CG794:@XP_MSG">Video_Pipeline.v(466)</a><!@TM:1723491135> | Using module RGBtoYCbCr_C0 from library work
Running optimization stage 1 on Video_Pipeline .......
Finished optimization stage 1 on Video_Pipeline (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 1 on VKPFSOC_TOP .......
Finished optimization stage 1 on VKPFSOC_TOP (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 2 on VKPFSOC_TOP .......
Finished optimization stage 2 on VKPFSOC_TOP (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 2 on Video_Pipeline .......
Finished optimization stage 2 on Video_Pipeline (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 2 on video_processing .......
Finished optimization stage 2 on video_processing (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 206MB)
Running optimization stage 2 on frame_controls_gen .......
Finished optimization stage 2 on frame_controls_gen (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on CR_OSD .......
Finished optimization stage 2 on CR_OSD (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on text_out .......
Finished optimization stage 2 on text_out (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on obj_generator_num .......
Finished optimization stage 2 on obj_generator_num (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on obj_generator .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:316:0:316:6:@W:CL190:@XP_MSG">CR_OSD.v(316)</a><!@TM:1723491135> | Optimizing register bit s_addr_offset[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:316:0:316:6:@W:CL260:@XP_MSG">CR_OSD.v(316)</a><!@TM:1723491135> | Pruning register bit 0 of s_addr_offset[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on obj_generator (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on NUM_ROM .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:560:12:560:16:@W:CL246:@XP_MSG">CR_OSD.v(560)</a><!@TM:1723491135> | Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on NUM_ROM (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on HV_COUNTER .......
Finished optimization stage 2 on HV_COUNTER (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on CH_ROM .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\CR_OSD.v:465:12:465:16:@W:CL246:@XP_MSG">CR_OSD.v(465)</a><!@TM:1723491135> | Input port bits 9 to 7 of addr[9:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CH_ROM (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on IMX334_IF_TOP .......
Finished optimization stage 2 on IMX334_IF_TOP (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on CAM_IOD_TIP_TOP .......
Finished optimization stage 2 on CAM_IOD_TIP_TOP (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0 .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on SLE .......
Finished optimization stage 2 on SLE (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_LANECTRL_0_PF_LANECTRL_PAUSE_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on LANECTRL .......
Finished optimization stage 2 on LANECTRL (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on INBUF_DIFF_MIPI .......
Finished optimization stage 2 on INBUF_DIFF_MIPI (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on IOD .......
Finished optimization stage 2 on IOD (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on ICB_CLKDIVDELAY .......
Finished optimization stage 2 on ICB_CLKDIVDELAY (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on MX2 .......
Finished optimization stage 2 on MX2 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on HS_IO_CLK .......
Finished optimization stage 2 on HS_IO_CLK (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR .......
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 206MB)
Running optimization stage 2 on ICB_BCLKSCLKALIGN_Z17_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Actel\DirectCore\COREBCLKSCLKALIGN\2.0.111\rtl\vlog\core\ICB_BclkSclkAlign.v:214:3:214:9:@N:CL201:@XP_MSG">ICB_BclkSclkAlign.v(214)</a><!@TM:1723491135> | Trying to extract state machine for register clkalign_curr_state.
Extracted state machine for register clkalign_curr_state
State machine has 64 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
   010111
   011000
   011001
   011010
   011011
   011100
   011101
   011110
   011111
   100000
   100001
   100010
   100011
   100100
   100101
   100110
   100111
   101000
   101001
   101010
   101011
   101100
   101101
   101110
   101111
   110000
   110001
   110010
   110011
   110100
   110101
   110110
   110111
   111000
   111001
   111010
   111011
   111100
   111101
   111110
   111111
Finished optimization stage 2 on ICB_BCLKSCLKALIGN_Z17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 210MB)
Running optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:89:17:89:35:@N:CL159:@XP_MSG">CoreBclkSclkAlign.v(89)</a><!@TM:1723491135> | Input PLL_BCLKPHS_OFFSET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\PF_IOD_GENERIC_RX_C0_TR\PF_IOD_GENERIC_RX_C0_TR_0\rtl\vlog\core\CoreBclkSclkAlign.v:103:33:103:46:@N:CL159:@XP_MSG">CoreBclkSclkAlign.v(103)</a><!@TM:1723491135> | Input BCLK_IGEAR_RX is unused.
Finished optimization stage 2 on PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 210MB)
Running optimization stage 2 on CORERXIODBITALIGN_C1 .......
Finished optimization stage 2 on CORERXIODBITALIGN_C1 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 210MB)
Running optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 .......
Finished optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_1s_0s_0s_26s_3s_1s_10s_10s_256_8 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 210MB)
Running optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:269:3:269:9:@N:CL201:@XP_MSG">CoreRxIODBitAlign.v(269)</a><!@TM:1723491135> | Trying to extract state machine for register bitalign_curr_state.
Extracted state machine for register bitalign_curr_state
State machine has 30 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
   11110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERXIODBITALIGN_C1\CORERXIODBITALIGN_C1_0\rtl\vlog\core\CoreRxIODBitAlign.v:94:10:94:26:@N:CL159:@XP_MSG">CoreRxIODBitAlign.v(94)</a><!@TM:1723491135> | Input rx_BIT_ALGN_SKIP is unused.
Finished optimization stage 2 on CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0 (CPU Time 0h:00m:01s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on AND4 .......
Finished optimization stage 2 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on PF_CCC_C2 .......
Finished optimization stage 2 on PF_CCC_C2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C2_PF_CCC_C2_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on mipicsi2rxdecoderPF_C0 .......
Finished optimization stage 2 on mipicsi2rxdecoderPF_C0 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s .......
Finished optimization stage 2 on mipicsi2rxdecoderPF_native_10s_4s_1s_0s_12s_1s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rx_byte2pixel_conversion_Z14_layer0 .......
Extracted state machine for register genblk7.pix_distribute_4lane
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on mipi_csi2_rx_byte2pixel_conversion_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967292s_40s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfiforam_12_40 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfiforam_12_40 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rxdecoder_Z13_layer0 .......
Extracted state machine for register genblk2.state_FS
State machine has 6 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
Finished optimization stage 2 on mipi_csi2_rxdecoder_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rx_crc_calc .......
Finished optimization stage 2 on mipi_csi2_rx_crc_calc (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfifo_4294967288s_8s_1_3 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rx_cdcfiforam_8_8 .......
Finished optimization stage 2 on mipi_csi2_rx_cdcfiforam_8_8 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on mipi_csi2_rx_embsync_detect_Z12_layer0 .......
Extracted state machine for register genblk4.state_3
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register genblk3.state_2
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register genblk2.state_1
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register genblk1.state_0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register state_enb
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   100
Finished optimization stage 2 on mipi_csi2_rx_embsync_detect_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:58:47:58:59:@N:CL159:@XP_MSG">mipicsi2rxdecoderPF.v(58)</a><!@TM:1723491135> | Input L1_LP_DATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:59:47:59:59:@N:CL159:@XP_MSG">mipicsi2rxdecoderPF.v(59)</a><!@TM:1723491135> | Input L2_LP_DATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:60:47:60:59:@N:CL159:@XP_MSG">mipicsi2rxdecoderPF.v(60)</a><!@TM:1723491135> | Input L3_LP_DATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:61:47:61:59:@N:CL159:@XP_MSG">mipicsi2rxdecoderPF.v(61)</a><!@TM:1723491135> | Input L4_LP_DATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:62:47:62:59:@N:CL159:@XP_MSG">mipicsi2rxdecoderPF.v(62)</a><!@TM:1723491135> | Input L5_LP_DATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:63:47:63:59:@N:CL159:@XP_MSG">mipicsi2rxdecoderPF.v(63)</a><!@TM:1723491135> | Input L6_LP_DATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microchip\SolutionCore\mipicsi2rxdecoderPF\4.7.0\Encrypted\mipicsi2rxdecoderPF.v:64:47:64:59:@N:CL159:@XP_MSG">mipicsi2rxdecoderPF.v(64)</a><!@TM:1723491135> | Input L7_LP_DATA_I is unused.
Finished optimization stage 2 on mipicsi2rxdecoderPF_10s_4s_1s_0s_12s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on CORERESET_PF_C2 .......
Finished optimization stage 2 on CORERESET_PF_C2 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C2\CORERESET_PF_C2_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491135> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on CORERESET_PF_C1 .......
Finished optimization stage 2 on CORERESET_PF_C1 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C1\CORERESET_PF_C1_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491135> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C1_CORERESET_PF_C1_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on h264_top .......
Finished optimization stage 2 on h264_top (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on H264_Iframe_Encoder_C0 .......
Finished optimization stage 2 on H264_Iframe_Encoder_C0 (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on H264_Iframe_Encoder_8s_1s_1s_22s .......
Finished optimization stage 2 on H264_Iframe_Encoder_8s_1s_1s_22s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 236MB)
Running optimization stage 2 on bit_packer16 .......
Extracted state machine for register pattern_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on bit_packer16 (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 236MB)
Running optimization stage 2 on sfifo_16s_10s_8s .......
Finished optimization stage 2 on sfifo_16s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on cavlc_cbp_c_12s_23s .......
Finished optimization stage 2 on cavlc_cbp_c_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on sfifo_23s_9s_8s .......
Finished optimization stage 2 on sfifo_23s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 236MB)
Running optimization stage 2 on blk_packer16_10s_34s_28s .......
Finished optimization stage 2 on blk_packer16_10s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 236MB)
Running optimization stage 2 on sfifo_34s_10s_8s .......
Finished optimization stage 2 on sfifo_34s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 236MB)
Running optimization stage 2 on nz_coeff_c_12s .......
Finished optimization stage 2 on nz_coeff_c_12s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 236MB)
Running optimization stage 2 on sfifo_22s_10s_8s .......
Finished optimization stage 2 on sfifo_22s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 236MB)
Running optimization stage 2 on cavlc_cbp_y_12s_23s .......
Finished optimization stage 2 on cavlc_cbp_y_12s_23s (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 236MB)
Running optimization stage 2 on sfifo_23s_10s_8s .......
Finished optimization stage 2 on sfifo_23s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 236MB)
Running optimization stage 2 on sfifo_6s_7s_8s .......
Finished optimization stage 2 on sfifo_6s_7s_8s (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 236MB)
Running optimization stage 2 on blk_packer16_12s_34s_28s .......
Finished optimization stage 2 on blk_packer16_12s_34s_28s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 236MB)
Running optimization stage 2 on sfifo_34s_12s_8s .......
Finished optimization stage 2 on sfifo_34s_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 236MB)
Running optimization stage 2 on CAVLC_H264 .......

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on CAVLC_H264 (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on nz_coeff_12s .......
Finished optimization stage 2 on nz_coeff_12s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on H264_Intra420_8s_1s .......
Finished optimization stage 2 on H264_Intra420_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on sfifo_12s_6s_8s .......
Finished optimization stage 2 on sfifo_12s_6s_8s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on quant_p2s_1s .......
Finished optimization stage 2 on quant_p2s_1s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on sfifo_48s_9s_8s .......
Finished optimization stage 2 on sfifo_48s_9s_8s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on sfifo_48s_10s_8s .......
Finished optimization stage 2 on sfifo_48s_10s_8s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on chroma_recon_8s_12s_0_1 .......
Finished optimization stage 2 on chroma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dualPort_usram_9s_4s_16s .......
Finished optimization stage 2 on dualPort_usram_9s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dc_pred_calc_chroma_8s_3s_9s .......
Finished optimization stage 2 on dc_pred_calc_chroma_8s_3s_9s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dualPort_lsram_10s_9s_512s .......
Finished optimization stage 2 on dualPort_lsram_10s_9s_512s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dualPort_usram_10s_3s_8s .......
Finished optimization stage 2 on dualPort_usram_10s_3s_8s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on chroma_dcTrans_acQuant_adj_12s .......
Finished optimization stage 2 on chroma_dcTrans_acQuant_adj_12s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dualPort_usram_26s_4s_16s .......
Finished optimization stage 2 on dualPort_usram_26s_4s_16s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dc2x2_inv_transform_12s .......
Finished optimization stage 2 on dc2x2_inv_transform_12s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dc2x2_inv_quant_12s .......
Finished optimization stage 2 on dc2x2_inv_quant_12s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on luma_recon_8s_12s_0_1 .......
Finished optimization stage 2 on luma_recon_8s_12s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dualPort_usram_32s_2s_4s .......
Finished optimization stage 2 on dualPort_usram_32s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 236MB)
Running optimization stage 2 on dc_pred_calc_luma_8s .......
Finished optimization stage 2 on dc_pred_calc_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dualPort_lsram_12s_7s_128s .......
Finished optimization stage 2 on dualPort_lsram_12s_7s_128s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dualPort_lsram_10s_11s_2048s .......
Finished optimization stage 2 on dualPort_lsram_10s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dualPort_usram_10s_5s_32s .......
Finished optimization stage 2 on dualPort_usram_10s_5s_32s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dc_corr_12s_8s .......
Finished optimization stage 2 on dc_corr_12s_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on inv_int_trans_4x4_12s .......
Finished optimization stage 2 on inv_int_trans_4x4_12s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on inv_int_trans_eq_m2_12s .......
Finished optimization stage 2 on inv_int_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on row_to_col_28s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on row_to_col_28s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on inv_int_trans_eq_m1_12s .......
Finished optimization stage 2 on inv_int_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on inv_quant_row_12s .......
Finished optimization stage 2 on inv_quant_row_12s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on Intra420_chroma_8s .......
Finished optimization stage 2 on Intra420_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dc_trans_quant_8s .......
Finished optimization stage 2 on dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dc_quant_8s .......
Finished optimization stage 2 on dc_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dc_trans_8s .......
Finished optimization stage 2 on dc_trans_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on quant_row_chroma_8s .......
Finished optimization stage 2 on quant_row_chroma_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on dc_pred_8s .......
Finished optimization stage 2 on dc_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on mb8_to_4_8s_0_1_2_3_4 .......
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on mb8_to_4_8s_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on mb8x16_to_8x8_Z11_layer0 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on mb8x16_to_8x8_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 233MB peak: 238MB)
Running optimization stage 2 on ram_controller_16x16_chroma_8s_16s_11s_2048s .......
Finished optimization stage 2 on ram_controller_16x16_chroma_8s_16s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 240MB)
Running optimization stage 2 on read_lsram16_chroma_8s_16s_16s_11s_0_1 .......
Finished optimization stage 2 on read_lsram16_chroma_8s_16s_16s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on write_lsram_chroma_8s_11s_16s .......
Finished optimization stage 2 on write_lsram_chroma_8s_11s_16s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on luma_dc_trans_quant_8s .......
Finished optimization stage 2 on luma_dc_trans_quant_8s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on dc_quant_row_luma_8s .......
Finished optimization stage 2 on dc_quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on luma_dc4x4_pred_8s .......
Finished optimization stage 2 on luma_dc4x4_pred_8s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on dc4x4_trans_eq_m1_12s .......
Finished optimization stage 2 on dc4x4_trans_eq_m1_12s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on col_to_row_15s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on col_to_row_15s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on dc4x4_trans_eq_m2_12s .......
Finished optimization stage 2 on dc4x4_trans_eq_m2_12s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on Intra420_luma_8s_1s .......
Finished optimization stage 2 on Intra420_luma_8s_1s (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 240MB)
Running optimization stage 2 on mb16_to_4_Z10_layer0 .......
Extracted state machine for register state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
Finished optimization stage 2 on mb16_to_4_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 240MB)
Running optimization stage 2 on quant_row_luma_8s .......
Finished optimization stage 2 on quant_row_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 240MB)
Running optimization stage 2 on dc_pred_luma_8s .......
Finished optimization stage 2 on dc_pred_luma_8s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 240MB)
Running optimization stage 2 on int_trans_4x4_8s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on int_trans_4x4_8s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 240MB)
Running optimization stage 2 on int_trans_eq_m1_8s .......
Finished optimization stage 2 on int_trans_eq_m1_8s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 240MB)
Running optimization stage 2 on col_to_row_12s_0_1_2_3 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on col_to_row_12s_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 242MB)
Running optimization stage 2 on int_trans_eq_m2_8s .......
Finished optimization stage 2 on int_trans_eq_m2_8s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 242MB)
Running optimization stage 2 on dualPort_lsram_8s_11s_2048s .......
Finished optimization stage 2 on dualPort_lsram_8s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 242MB)
Running optimization stage 2 on ram_controller_16x16_8s_32s_11s_2048s .......
Finished optimization stage 2 on ram_controller_16x16_8s_32s_11s_2048s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on read_lsram_16_8s_16s_32s_11s_0_1 .......
Finished optimization stage 2 on read_lsram_16_8s_16s_32s_11s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on write_lsram_luma_8s_11s_32s .......
Finished optimization stage 2 on write_lsram_luma_8s_11s_32s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on read_generation_16s_1s_0_1_2 .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on read_generation_16s_1s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on resol_update .......
Finished optimization stage 2 on resol_update (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on Qtable_calc .......
Finished optimization stage 2 on Qtable_calc (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on header_1s .......
Finished optimization stage 2 on header_1s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s .......
Extracted state machine for register clk_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on intra_mb_header_1s_0s_1s_2s_3s_4294967292s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on sfifo_6s_11s_8s .......
Finished optimization stage 2 on sfifo_6s_11s_8s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on cbp_code .......
Finished optimization stage 2 on cbp_code (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on golomb .......
Finished optimization stage 2 on golomb (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on I_header .......
Extracted state machine for register clk_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on I_header (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on pps_header .......
Extracted state machine for register clk_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Finished optimization stage 2 on pps_header (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on sps_header_Z9_layer0 .......
Extracted state machine for register clk_state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on sps_header_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on H264_SELFDESTRUCT .......
Finished optimization stage 2 on H264_SELFDESTRUCT (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on H264_DDR_WRITE .......
Finished optimization stage 2 on H264_DDR_WRITE (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on ddr_write_controller_enc .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v:168:2:168:8:@W:CL279:@XP_MSG">ddr_write_controller_enc.v(168)</a><!@TM:1723491135> | Pruning register bits 2 to 0 of s_frame_size[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v:168:2:168:8:@W:CL279:@XP_MSG">ddr_write_controller_enc.v(168)</a><!@TM:1723491135> | Pruning register bits 2 to 0 of s_line_counter[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v:168:2:168:8:@W:CL279:@XP_MSG">ddr_write_controller_enc.v(168)</a><!@TM:1723491135> | Pruning register bits 2 to 0 of s_frame_size_out[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v:269:2:269:8:@W:CL279:@XP_MSG">ddr_write_controller_enc.v(269)</a><!@TM:1723491135> | Pruning register bits 2 to 0 of frame_size_o[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ddr_write_controller_enc.v:168:2:168:8:@N:CL201:@XP_MSG">ddr_write_controller_enc.v(168)</a><!@TM:1723491135> | Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on ddr_write_controller_enc (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on DDR_AXI4_ARBITER_PF_C0 .......
Finished optimization stage 2 on DDR_AXI4_ARBITER_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s .......
Finished optimization stage 2 on DDR_AXI4_ARBITER_PF_Native_4s_32s_64s_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on write_top_32s_64s .......
Finished optimization stage 2 on write_top_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on read_top_32s .......
Finished optimization stage 2 on read_top_32s (CPU Time 0h:00m:00s, Memory Used current: 245MB peak: 248MB)
Running optimization stage 2 on ddr_rw_arbiter_Z8_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:449:1:449:7:@N:CL201:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491135> | Trying to extract state machine for register video_bus_state.
Extracted state machine for register video_bus_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   101
   110
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:356:1:356:7:@N:CL201:@XP_MSG">ddr_rw_arbiter.v(356)</a><!@TM:1723491135> | Trying to extract state machine for register local_wbus_state.
Extracted state machine for register local_wbus_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:65:37:65:40:@N:CL159:@XP_MSG">ddr_rw_arbiter.v(65)</a><!@TM:1723491135> | Input bid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:66:39:66:44:@N:CL159:@XP_MSG">ddr_rw_arbiter.v(66)</a><!@TM:1723491135> | Input bresp is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:87:39:87:42:@N:CL159:@XP_MSG">ddr_rw_arbiter.v(87)</a><!@TM:1723491135> | Input rid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\ddr_rw_arbiter.v:89:39:89:44:@N:CL159:@XP_MSG">ddr_rw_arbiter.v(89)</a><!@TM:1723491135> | Input rresp is unused.
Finished optimization stage 2 on ddr_rw_arbiter_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:54:25:54:32:@N:CL159:@XP_MSG">axi_lbus_ram_wrapper.v(54)</a><!@TM:1723491135> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:55:25:55:31:@N:CL159:@XP_MSG">axi_lbus_ram_wrapper.v(55)</a><!@TM:1723491135> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:56:25:56:31:@N:CL159:@XP_MSG">axi_lbus_ram_wrapper.v(56)</a><!@TM:1723491135> | Input RCLOCK is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_8s_8s_3_3_8s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:61:26:61:32:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(61)</a><!@TM:1723491135> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:62:26:62:32:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(62)</a><!@TM:1723491135> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:65:26:65:40:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(65)</a><!@TM:1723491135> | Input reset_wclk_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:66:26:66:31:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(66)</a><!@TM:1723491135> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:72:26:72:29:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(72)</a><!@TM:1723491135> | Input din is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0 .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z5_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:148:36:148:41:@N:CL159:@XP_MSG">video_axi_fifo.v(148)</a><!@TM:1723491135> | Input MEMRD is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:54:25:54:32:@N:CL159:@XP_MSG">axi_lbus_ram_wrapper.v(54)</a><!@TM:1723491135> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:55:25:55:31:@N:CL159:@XP_MSG">axi_lbus_ram_wrapper.v(55)</a><!@TM:1723491135> | Input WCLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_ram_wrapper.v:56:25:56:31:@N:CL159:@XP_MSG">axi_lbus_ram_wrapper.v(56)</a><!@TM:1723491135> | Input RCLOCK is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_LSRAM_top_64s_64s_9_9_512s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:61:26:61:32:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(61)</a><!@TM:1723491135> | Input wr_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:62:26:62:32:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(62)</a><!@TM:1723491135> | Input rd_clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:65:26:65:40:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(65)</a><!@TM:1723491135> | Input reset_wclk_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:66:26:66:31:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(66)</a><!@TM:1723491135> | Input wr_en is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\axi_lbus_corefifo_fwft.v:72:26:72:29:@N:CL159:@XP_MSG">axi_lbus_corefifo_fwft.v(72)</a><!@TM:1723491135> | Input din is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0 .......
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\video_axi_fifo.v:148:36:148:41:@N:CL159:@XP_MSG">video_axi_fifo.v(148)</a><!@TM:1723491135> | Input MEMRD is unused.
Finished optimization stage 2 on ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:93:29:93:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(93)</a><!@TM:1723491135> | Input WDATA_I_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:94:15:94:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(94)</a><!@TM:1723491135> | Input WVALID_I_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:95:29:95:39:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(95)</a><!@TM:1723491135> | Input AWADDR_I_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:96:15:96:26:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(96)</a><!@TM:1723491135> | Input AWVALID_I_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:97:15:97:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(97)</a><!@TM:1723491135> | Input AWSIZE_I_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:98:29:98:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(98)</a><!@TM:1723491135> | Input WDATA_I_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:99:15:99:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(99)</a><!@TM:1723491135> | Input WVALID_I_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:100:29:100:39:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(100)</a><!@TM:1723491135> | Input AWADDR_I_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:101:15:101:26:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(101)</a><!@TM:1723491135> | Input AWVALID_I_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:102:15:102:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(102)</a><!@TM:1723491135> | Input AWSIZE_I_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:103:29:103:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(103)</a><!@TM:1723491135> | Input WDATA_I_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:104:15:104:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(104)</a><!@TM:1723491135> | Input WVALID_I_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:105:29:105:39:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(105)</a><!@TM:1723491135> | Input AWADDR_I_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:106:15:106:26:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(106)</a><!@TM:1723491135> | Input AWVALID_I_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:107:15:107:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(107)</a><!@TM:1723491135> | Input AWSIZE_I_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:108:29:108:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(108)</a><!@TM:1723491135> | Input WDATA_I_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:109:15:109:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(109)</a><!@TM:1723491135> | Input WVALID_I_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:110:29:110:39:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(110)</a><!@TM:1723491135> | Input AWADDR_I_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:111:15:111:26:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(111)</a><!@TM:1723491135> | Input AWVALID_I_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:112:15:112:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(112)</a><!@TM:1723491135> | Input AWSIZE_I_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:113:29:113:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(113)</a><!@TM:1723491135> | Input WDATA_I_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:114:15:114:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(114)</a><!@TM:1723491135> | Input WVALID_I_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:115:29:115:39:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(115)</a><!@TM:1723491135> | Input AWADDR_I_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:116:15:116:26:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(116)</a><!@TM:1723491135> | Input AWVALID_I_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:117:15:117:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(117)</a><!@TM:1723491135> | Input AWSIZE_I_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:118:29:118:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(118)</a><!@TM:1723491135> | Input WDATA_I_5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:119:15:119:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(119)</a><!@TM:1723491135> | Input WVALID_I_5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:120:29:120:39:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(120)</a><!@TM:1723491135> | Input AWADDR_I_5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:121:15:121:26:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(121)</a><!@TM:1723491135> | Input AWVALID_I_5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:122:15:122:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(122)</a><!@TM:1723491135> | Input AWSIZE_I_5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:123:29:123:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(123)</a><!@TM:1723491135> | Input WDATA_I_6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:124:15:124:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(124)</a><!@TM:1723491135> | Input WVALID_I_6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:125:29:125:39:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(125)</a><!@TM:1723491135> | Input AWADDR_I_6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:126:15:126:26:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(126)</a><!@TM:1723491135> | Input AWVALID_I_6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:127:15:127:25:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(127)</a><!@TM:1723491135> | Input AWSIZE_I_6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\DDR_AXI4_ARBITER_PF.v:128:29:128:38:@N:CL159:@XP_MSG">DDR_AXI4_ARBITER_PF.v(128)</a><!@TM:1723491135> | Input WDATA_I_7 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on DDR_AXI4_ARBITER_PF_4s_32s_64s_1s_1s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on MSS_VIDEO_KIT_H264 .......
Finished optimization stage 2 on MSS_VIDEO_KIT_H264 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on MSS .......
Finished optimization stage 2 on MSS (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on FIC_CONVERTER .......
Finished optimization stage 2 on FIC_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CoreAPB3_C0 .......
Finished optimization stage 2 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CLOCKS_AND_RESETS .......
Finished optimization stage 2 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_XCVR_REF_CLK_C0 .......
Finished optimization stage 2 on PF_XCVR_REF_CLK_C0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK .......
Finished optimization stage 2 on PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on XCVR_REF_CLK .......
Finished optimization stage 2 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on OSC_RC2MHZ .......
Finished optimization stage 2 on OSC_RC2MHZ (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_CLK_DIV_C0 .......
Finished optimization stage 2 on PF_CLK_DIV_C0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV .......
Finished optimization stage 2 on PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on ICB_CLKDIV .......
Finished optimization stage 2 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on BANKCTRL_HSIO .......
Finished optimization stage 2 on BANKCTRL_HSIO (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on BANKCTRL_GPIO .......
Finished optimization stage 2 on BANKCTRL_GPIO (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CORERESET .......
Finished optimization stage 2 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET\CORERESET_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491135> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CORERESET_PF_C5 .......
Finished optimization stage 2 on CORERESET_PF_C5 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\CORERESET_PF_C5\CORERESET_PF_C5_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491135> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C5_CORERESET_PF_C5_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 246MB peak: 251MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:47s; Memory used current: 247MB peak: 251MB)


Process completed successfully.
# Mon Aug 12 21:31:56 2024

###########################################################]
###########################################################[
@N: : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd:26:7:26:17:@N::@XP_MSG">read_demux.vhd(26)</a><!@TM:1723491135> | Top entity is set to read_demux.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\RGBtoYCbCr\4.4.0\Encrypted\RGBtoYCbCr.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ram2port.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1723491135> | Using the VHDL 2008 Standard for file 'C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1723491135> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\RGBtoYCbCr_C0\RGBtoYCbCr_C0.vhd:31:7:31:20:@N:CD630:@XP_MSG">RGBtoYCbCr_C0.vhd(31)</a><!@TM:1723491135> | Synthesizing work.rgbtoycbcr_c0.rtl.
Post processing for work.ycbcr_444to422.rtl
Running optimization stage 1 on YCbCr_444to422 .......
Finished optimization stage 1 on YCbCr_444to422 (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
Post processing for work.rgb2ycbcr.rtl
Running optimization stage 1 on RGB2YCbCr .......
Finished optimization stage 1 on RGB2YCbCr (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
Post processing for work.rgbtoycbcr.rtl
Running optimization stage 1 on RGBtoYCbCr .......
Finished optimization stage 1 on RGBtoYCbCr (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
Post processing for work.rgbtoycbcr_c0.rtl
Running optimization stage 1 on RGBtoYCbCr_C0 .......
Finished optimization stage 1 on RGBtoYCbCr_C0 (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
@N: : <!@TM:1723491135> | Setting default value for generic g_apb3_if_data_width to 32; 
@N: : <!@TM:1723491135> | Setting default value for generic g_const_width to 12; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:53:7:53:14:@N:CD630:@XP_MSG">apb_wrapper.vhd(53)</a><!@TM:1723491135> | Synthesizing work.apb3_if.apb3_if.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:198:2:198:9:@W:CG296:@XP_MSG">apb_wrapper.vhd(198)</a><!@TM:1723491135> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:271:64:271:75:@W:CG290:@XP_MSG">apb_wrapper.vhd(271)</a><!@TM:1723491135> | Referenced variable s_vert_resl is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:265:64:265:76:@W:CG290:@XP_MSG">apb_wrapper.vhd(265)</a><!@TM:1723491135> | Referenced variable s_horiz_resl is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:277:75:277:83:@W:CG290:@XP_MSG">apb_wrapper.vhd(277)</a><!@TM:1723491135> | Referenced variable osd_en_o is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:205:33:205:41:@W:CG290:@XP_MSG">apb_wrapper.vhd(205)</a><!@TM:1723491135> | Referenced variable rconst_o is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:283:73:283:86:@W:CG290:@XP_MSG">apb_wrapper.vhd(283)</a><!@TM:1723491135> | Referenced variable frame_bytes_i is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:283:59:283:72:@W:CG290:@XP_MSG">apb_wrapper.vhd(283)</a><!@TM:1723491135> | Referenced variable frame_index_i is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:289:54:289:65:@W:CG290:@XP_MSG">apb_wrapper.vhd(289)</a><!@TM:1723491135> | Referenced variable s_signature is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:171:9:171:20:@W:CD638:@XP_MSG">apb_wrapper.vhd(171)</a><!@TM:1723491135> | Signal s_signature is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.apb3_if.apb3_if
Running optimization stage 1 on work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:336:4:336:6:@A:CL282:@XP_MSG">apb_wrapper.vhd(336)</a><!@TM:1723491135> | Feedback mux created for signal frame_tcount_o[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd:53:7:53:24:@N:CD630:@XP_MSG">intensity_average.vhd(53)</a><!@TM:1723491135> | Synthesizing work.intensity_average.architecture_intensity_average.
Post processing for work.intensity_average.architecture_intensity_average
Running optimization stage 1 on intensity_average .......
Finished optimization stage 1 on intensity_average (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd:32:7:32:22:@N:CD630:@XP_MSG">IMAGE_SCALER_C0.vhd(32)</a><!@TM:1723491135> | Synthesizing work.image_scaler_c0.rtl.
<font color=#A52A2A>@W:<a href="@W:CD729:@XP_HELP">CD729</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\IMAGE_SCALER_C0\IMAGE_SCALER_C0.vhd:236:0:236:17:@W:CD729:@XP_MSG">IMAGE_SCALER_C0.vhd(236)</a><!@TM:1723491135> | Component declaration has 6 generics but entity declares only 5 generics</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:21:7:21:19:@N:CD630:@XP_MSG">Image_Scaler.vhd(21)</a><!@TM:1723491135> | Synthesizing work.image_scaler.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:326:7:326:19:@W:CD638:@XP_MSG">Image_Scaler.vhd(326)</a><!@TM:1723491135> | Signal s_dvalid_tar is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:327:7:327:20:@W:CD638:@XP_MSG">Image_Scaler.vhd(327)</a><!@TM:1723491135> | Signal s_dvalid_init is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:328:7:328:12:@W:CD638:@XP_MSG">Image_Scaler.vhd(328)</a><!@TM:1723491135> | Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CD638:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Signal s_data_o is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:331:7:331:20:@W:CD638:@XP_MSG">Image_Scaler.vhd(331)</a><!@TM:1723491135> | Signal s_horz_res_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:332:7:332:20:@W:CD638:@XP_MSG">Image_Scaler.vhd(332)</a><!@TM:1723491135> | Signal s_vert_res_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:333:7:333:21:@W:CD638:@XP_MSG">Image_Scaler.vhd(333)</a><!@TM:1723491135> | Signal s_horz_res_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:334:7:334:21:@W:CD638:@XP_MSG">Image_Scaler.vhd(334)</a><!@TM:1723491135> | Signal s_vert_res_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:335:7:335:26:@W:CD638:@XP_MSG">Image_Scaler.vhd(335)</a><!@TM:1723491135> | Signal s_scale_factor_horz is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:336:7:336:26:@W:CD638:@XP_MSG">Image_Scaler.vhd(336)</a><!@TM:1723491135> | Signal s_scale_factor_vert is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CD638:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CD638:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CD638:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.ram2port_scaler.ram2port_scaler
Running optimization stage 1 on ram2port_scaler .......
Finished optimization stage 1 on ram2port_scaler (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 109MB)
Post processing for work.bilinear_interp.bilinear_interp
Running optimization stage 1 on BILINEAR_INTERP .......
Finished optimization stage 1 on BILINEAR_INTERP (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 111MB)
Post processing for work.scale_factor_gen.scale_factor_gen
Running optimization stage 1 on SCALE_FACTOR_GEN .......
Finished optimization stage 1 on SCALE_FACTOR_GEN (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 111MB)
Post processing for work.pixel_router.pixel_router
Running optimization stage 1 on PIXEL_ROUTER .......
Finished optimization stage 1 on PIXEL_ROUTER (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
Post processing for work.ram2port_scaler.ram2port_scaler
Running optimization stage 1 on ram2port_scaler .......
Finished optimization stage 1 on ram2port_scaler (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
Post processing for work.video_fifo_scaler.video_fifo_scaler
Running optimization stage 1 on video_fifo_scaler .......
Finished optimization stage 1 on video_fifo_scaler (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 111MB)
Post processing for work.image_scaler_native.image_scaler_native
Running optimization stage 1 on IMAGE_SCALER_Native .......
Finished optimization stage 1 on IMAGE_SCALER_Native (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Post processing for work.image_scaler.rtl
Running optimization stage 1 on Image_Scaler .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 0 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 1 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 2 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 3 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 4 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 5 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 6 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:343:7:343:17:@W:CL252:@XP_MSG">Image_Scaler.vhd(343)</a><!@TM:1723491135> | Bit 7 of signal s_blue_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 0 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 1 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 2 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 3 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 4 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 5 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 6 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:342:7:342:18:@W:CL252:@XP_MSG">Image_Scaler.vhd(342)</a><!@TM:1723491135> | Bit 7 of signal s_green_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 0 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 1 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 2 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 3 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 4 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 5 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 6 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:341:7:341:16:@W:CL252:@XP_MSG">Image_Scaler.vhd(341)</a><!@TM:1723491135> | Bit 7 of signal s_red_axi is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 0 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 1 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 2 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 3 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 4 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 5 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 6 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 7 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 8 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 9 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 10 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 11 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 12 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 13 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 14 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 15 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 16 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 17 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 18 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 19 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 20 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 21 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 22 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:329:7:329:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(329)</a><!@TM:1723491135> | Bit 23 of signal s_data_o is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:186:4:186:12:@W:CL240:@XP_MSG">Image_Scaler.vhd(186)</a><!@TM:1723491135> | Signal TVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:183:1:183:8:@W:CL240:@XP_MSG">Image_Scaler.vhd(183)</a><!@TM:1723491135> | Signal TLAST_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:181:1:181:8:@W:CL252:@XP_MSG">Image_Scaler.vhd(181)</a><!@TM:1723491135> | Bit 0 of signal TUSER_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:181:1:181:8:@W:CL252:@XP_MSG">Image_Scaler.vhd(181)</a><!@TM:1723491135> | Bit 1 of signal TUSER_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:181:1:181:8:@W:CL252:@XP_MSG">Image_Scaler.vhd(181)</a><!@TM:1723491135> | Bit 2 of signal TUSER_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:181:1:181:8:@W:CL252:@XP_MSG">Image_Scaler.vhd(181)</a><!@TM:1723491135> | Bit 3 of signal TUSER_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:179:1:179:8:@W:CL240:@XP_MSG">Image_Scaler.vhd(179)</a><!@TM:1723491135> | Signal TKEEP_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:177:1:177:8:@W:CL240:@XP_MSG">Image_Scaler.vhd(177)</a><!@TM:1723491135> | Signal TSTRB_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 0 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 1 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 2 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 3 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 4 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 5 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 6 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 7 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 8 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 9 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 10 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 11 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 12 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 13 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 14 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 15 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 16 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 17 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 18 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 19 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 20 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 21 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 22 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:175:4:175:11:@W:CL252:@XP_MSG">Image_Scaler.vhd(175)</a><!@TM:1723491135> | Bit 23 of signal TDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:150:4:150:13:@W:CL252:@XP_MSG">Image_Scaler.vhd(150)</a><!@TM:1723491135> | Bit 0 of signal AXI_BID_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:150:4:150:13:@W:CL252:@XP_MSG">Image_Scaler.vhd(150)</a><!@TM:1723491135> | Bit 1 of signal AXI_BID_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:148:1:148:12:@W:CL240:@XP_MSG">Image_Scaler.vhd(148)</a><!@TM:1723491135> | Signal AXI_RLAST_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:146:1:146:10:@W:CL252:@XP_MSG">Image_Scaler.vhd(146)</a><!@TM:1723491135> | Bit 0 of signal AXI_RID_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:146:1:146:10:@W:CL252:@XP_MSG">Image_Scaler.vhd(146)</a><!@TM:1723491135> | Bit 1 of signal AXI_RID_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:144:4:144:15:@W:CL240:@XP_MSG">Image_Scaler.vhd(144)</a><!@TM:1723491135> | Signal AXI_RUSER_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:140:4:140:15:@W:CL240:@XP_MSG">Image_Scaler.vhd(140)</a><!@TM:1723491135> | Signal AXI_BUSER_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:118:1:118:12:@W:CL252:@XP_MSG">Image_Scaler.vhd(118)</a><!@TM:1723491135> | Bit 0 of signal AXI_RRESP_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:118:1:118:12:@W:CL252:@XP_MSG">Image_Scaler.vhd(118)</a><!@TM:1723491135> | Bit 1 of signal AXI_RRESP_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:114:1:114:13:@W:CL240:@XP_MSG">Image_Scaler.vhd(114)</a><!@TM:1723491135> | Signal AXI_RVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 0 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 1 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 2 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 3 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 4 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 5 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 6 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 7 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 8 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 9 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 10 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 11 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 12 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 13 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 14 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 15 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 16 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:112:4:112:15:@W:CL252:@XP_MSG">Image_Scaler.vhd(112)</a><!@TM:1723491135> | Bit 17 of signal AXI_RDATA_O is floating -- simulation mismatch possible.</font>

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:104:1:104:14:@W:CL240:@XP_MSG">Image_Scaler.vhd(104)</a><!@TM:1723491135> | Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:96:4:96:16:@W:CL240:@XP_MSG">Image_Scaler.vhd(96)</a><!@TM:1723491135> | Signal AXI_BVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:92:1:92:13:@W:CL240:@XP_MSG">Image_Scaler.vhd(92)</a><!@TM:1723491135> | Signal AXI_WREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:80:1:80:14:@W:CL240:@XP_MSG">Image_Scaler.vhd(80)</a><!@TM:1723491135> | Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:56:1:56:9:@W:CL240:@XP_MSG">Image_Scaler.vhd(56)</a><!@TM:1723491135> | Signal TREADY_O is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Image_Scaler (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Post processing for work.image_scaler_c0.rtl
Running optimization stage 1 on IMAGE_SCALER_C0 .......
Finished optimization stage 1 on IMAGE_SCALER_C0 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd:31:7:31:27:@N:CD630:@XP_MSG">Image_Enhancement_C0.vhd(31)</a><!@TM:1723491135> | Synthesizing work.image_enhancement_c0.rtl.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:180:4:180:10:@W:CD276:@XP_MSG">Image_Enhancement.vhd(180)</a><!@TM:1723491135> | Map for port data_o of component image_enhancement not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd:229:0:229:22:@W:CD730:@XP_MSG">Image_Enhancement_C0.vhd(229)</a><!@TM:1723491135> | Component declaration has 71 ports but entity declares 72 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Image_Enhancement_C0\Image_Enhancement_C0.vhd:229:0:229:22:@W:CD326:@XP_MSG">Image_Enhancement_C0.vhd(229)</a><!@TM:1723491135> | Port data_o of entity work.image_enhancement is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:24:7:24:24:@N:CD630:@XP_MSG">Image_Enhancement.vhd(24)</a><!@TM:1723491135> | Synthesizing work.image_enhancement.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:351:7:351:12:@W:CD638:@XP_MSG">Image_Enhancement.vhd(351)</a><!@TM:1723491135> | Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:352:7:352:19:@W:CD638:@XP_MSG">Image_Enhancement.vhd(352)</a><!@TM:1723491135> | Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:353:7:353:20:@W:CD638:@XP_MSG">Image_Enhancement.vhd(353)</a><!@TM:1723491135> | Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:354:7:354:16:@W:CD638:@XP_MSG">Image_Enhancement.vhd(354)</a><!@TM:1723491135> | Signal s_data_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:355:7:355:18:@W:CD638:@XP_MSG">Image_Enhancement.vhd(355)</a><!@TM:1723491135> | Signal s_data_i_4k is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:356:7:356:17:@W:CD638:@XP_MSG">Image_Enhancement.vhd(356)</a><!@TM:1723491135> | Signal s_data_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:357:7:357:20:@W:CD638:@XP_MSG">Image_Enhancement.vhd(357)</a><!@TM:1723491135> | Signal s_data_4k_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:358:7:358:25:@W:CD638:@XP_MSG">Image_Enhancement.vhd(358)</a><!@TM:1723491135> | Signal s_r_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:359:7:359:25:@W:CD638:@XP_MSG">Image_Enhancement.vhd(359)</a><!@TM:1723491135> | Signal s_g_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:360:7:360:25:@W:CD638:@XP_MSG">Image_Enhancement.vhd(360)</a><!@TM:1723491135> | Signal s_b_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:361:7:361:25:@W:CD638:@XP_MSG">Image_Enhancement.vhd(361)</a><!@TM:1723491135> | Signal s_c_constant_axi4l is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.image_enhancement_native.image_enhancement_native
Running optimization stage 1 on Image_Enhancement_Native .......
Finished optimization stage 1 on Image_Enhancement_Native (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Post processing for work.image_enhancement.rtl
Running optimization stage 1 on Image_Enhancement .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:200:1:200:8:@W:CL240:@XP_MSG">Image_Enhancement.vhd(200)</a><!@TM:1723491135> | Signal TKEEP_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:198:1:198:8:@W:CL240:@XP_MSG">Image_Enhancement.vhd(198)</a><!@TM:1723491135> | Signal TSTRB_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:196:4:196:12:@W:CL240:@XP_MSG">Image_Enhancement.vhd(196)</a><!@TM:1723491135> | Signal TVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:191:1:191:8:@W:CL240:@XP_MSG">Image_Enhancement.vhd(191)</a><!@TM:1723491135> | Signal TLAST_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:180:4:180:10:@W:CL240:@XP_MSG">Image_Enhancement.vhd(180)</a><!@TM:1723491135> | Signal DATA_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:146:1:146:12:@W:CL240:@XP_MSG">Image_Enhancement.vhd(146)</a><!@TM:1723491135> | Signal AXI_RLAST_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:142:1:142:12:@W:CL240:@XP_MSG">Image_Enhancement.vhd(142)</a><!@TM:1723491135> | Signal AXI_RUSER_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:138:1:138:12:@W:CL240:@XP_MSG">Image_Enhancement.vhd(138)</a><!@TM:1723491135> | Signal AXI_BUSER_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:112:1:112:13:@W:CL240:@XP_MSG">Image_Enhancement.vhd(112)</a><!@TM:1723491135> | Signal AXI_RVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:102:1:102:14:@W:CL240:@XP_MSG">Image_Enhancement.vhd(102)</a><!@TM:1723491135> | Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:94:1:94:13:@W:CL240:@XP_MSG">Image_Enhancement.vhd(94)</a><!@TM:1723491135> | Signal AXI_BVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:90:1:90:13:@W:CL240:@XP_MSG">Image_Enhancement.vhd(90)</a><!@TM:1723491135> | Signal AXI_WREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:78:1:78:14:@W:CL240:@XP_MSG">Image_Enhancement.vhd(78)</a><!@TM:1723491135> | Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:56:1:56:9:@W:CL240:@XP_MSG">Image_Enhancement.vhd(56)</a><!@TM:1723491135> | Signal TREADY_O is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Image_Enhancement (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
Post processing for work.image_enhancement_c0.rtl
Running optimization stage 1 on Image_Enhancement_C0 .......
Finished optimization stage 1 on Image_Enhancement_C0 (CPU Time 0h:00m:00s, Memory Used current: 111MB peak: 112MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Gamma_Correction_C0\Gamma_Correction_C0.vhd:30:7:30:26:@N:CD630:@XP_MSG">Gamma_Correction_C0.vhd(30)</a><!@TM:1723491135> | Synthesizing work.gamma_correction_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:24:7:24:23:@N:CD630:@XP_MSG">Gamma_Correction.vhd(24)</a><!@TM:1723491135> | Synthesizing work.gamma_correction.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:182:7:182:19:@W:CD638:@XP_MSG">Gamma_Correction.vhd(182)</a><!@TM:1723491135> | Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:183:7:183:20:@W:CD638:@XP_MSG">Gamma_Correction.vhd(183)</a><!@TM:1723491135> | Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:184:7:184:12:@W:CD638:@XP_MSG">Gamma_Correction.vhd(184)</a><!@TM:1723491135> | Signal s_eof is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:185:7:185:15:@W:CD638:@XP_MSG">Gamma_Correction.vhd(185)</a><!@TM:1723491135> | Signal s_data_o is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:186:7:186:15:@W:CD638:@XP_MSG">Gamma_Correction.vhd(186)</a><!@TM:1723491135> | Signal s_red_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:187:7:187:17:@W:CD638:@XP_MSG">Gamma_Correction.vhd(187)</a><!@TM:1723491135> | Signal s_green_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:188:7:188:16:@W:CD638:@XP_MSG">Gamma_Correction.vhd(188)</a><!@TM:1723491135> | Signal s_blue_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:189:7:189:16:@W:CD638:@XP_MSG">Gamma_Correction.vhd(189)</a><!@TM:1723491135> | Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:190:7:190:18:@W:CD638:@XP_MSG">Gamma_Correction.vhd(190)</a><!@TM:1723491135> | Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:191:7:191:17:@W:CD638:@XP_MSG">Gamma_Correction.vhd(191)</a><!@TM:1723491135> | Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:193:7:193:18:@W:CD638:@XP_MSG">Gamma_Correction.vhd(193)</a><!@TM:1723491135> | Signal s_data_4p_o is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:194:7:194:18:@W:CD638:@XP_MSG">Gamma_Correction.vhd(194)</a><!@TM:1723491135> | Signal s_red_4p_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:195:7:195:20:@W:CD638:@XP_MSG">Gamma_Correction.vhd(195)</a><!@TM:1723491135> | Signal s_green_4p_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:196:7:196:19:@W:CD638:@XP_MSG">Gamma_Correction.vhd(196)</a><!@TM:1723491135> | Signal s_blue_4p_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:197:7:197:19:@W:CD638:@XP_MSG">Gamma_Correction.vhd(197)</a><!@TM:1723491135> | Signal s_red_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:198:7:198:21:@W:CD638:@XP_MSG">Gamma_Correction.vhd(198)</a><!@TM:1723491135> | Signal s_green_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:199:7:199:20:@W:CD638:@XP_MSG">Gamma_Correction.vhd(199)</a><!@TM:1723491135> | Signal s_blue_4p_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.gamma_correction_native.gamma_correction_native
Running optimization stage 1 on Gamma_Correction_Native .......
Finished optimization stage 1 on Gamma_Correction_Native (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.gamma_correction.rtl
Running optimization stage 1 on Gamma_Correction .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:88:4:88:12:@W:CL240:@XP_MSG">Gamma_Correction.vhd(88)</a><!@TM:1723491135> | Signal TVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:85:4:85:11:@W:CL240:@XP_MSG">Gamma_Correction.vhd(85)</a><!@TM:1723491135> | Signal TLAST_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:83:4:83:11:@W:CL240:@XP_MSG">Gamma_Correction.vhd(83)</a><!@TM:1723491135> | Signal TKEEP_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:81:1:81:8:@W:CL240:@XP_MSG">Gamma_Correction.vhd(81)</a><!@TM:1723491135> | Signal TSTRB_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:53:1:53:9:@W:CL240:@XP_MSG">Gamma_Correction.vhd(53)</a><!@TM:1723491135> | Signal TREADY_O is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Gamma_Correction (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
Post processing for work.gamma_correction_c0.rtl
Running optimization stage 1 on Gamma_Correction_C0 .......
Finished optimization stage 1 on Gamma_Correction_C0 (CPU Time 0h:00m:00s, Memory Used current: 125MB peak: 126MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd:32:7:32:29:@N:CD630:@XP_MSG">Bayer_Interpolation_C0.vhd(32)</a><!@TM:1723491135> | Synthesizing work.bayer_interpolation_c0.rtl.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:176:4:176:10:@W:CD276:@XP_MSG">Bayer_Interpolation.vhd(176)</a><!@TM:1723491135> | Map for port data_o of component bayer_interpolation not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd:227:0:227:24:@W:CD730:@XP_MSG">Bayer_Interpolation_C0.vhd(227)</a><!@TM:1723491135> | Component declaration has 67 ports but entity declares 68 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd:227:0:227:24:@W:CD326:@XP_MSG">Bayer_Interpolation_C0.vhd(227)</a><!@TM:1723491135> | Port tdata_o of entity work.bayer_interpolation is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\work\Bayer_Interpolation_C0\Bayer_Interpolation_C0.vhd:227:0:227:24:@W:CD326:@XP_MSG">Bayer_Interpolation_C0.vhd(227)</a><!@TM:1723491135> | Port data_o of entity work.bayer_interpolation is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:24:7:24:26:@N:CD630:@XP_MSG">Bayer_Interpolation.vhd(24)</a><!@TM:1723491135> | Synthesizing work.bayer_interpolation.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:321:9:321:18:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(321)</a><!@TM:1723491135> | Signal s_eof_slv is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:322:9:322:19:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(322)</a><!@TM:1723491135> | Signal s_eof_mstr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:323:9:323:29:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(323)</a><!@TM:1723491135> | Signal s_bayer_format_axi4l is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:324:9:324:19:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(324)</a><!@TM:1723491135> | Signal s_data_slv is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:325:9:325:21:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(325)</a><!@TM:1723491135> | Signal s_dvalid_slv is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:326:9:326:22:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(326)</a><!@TM:1723491135> | Signal s_dvalid_mstr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:327:9:327:22:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(327)</a><!@TM:1723491135> | Signal s_bayer_red_o is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:328:9:328:24:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(328)</a><!@TM:1723491135> | Signal s_bayer_green_o is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:329:9:329:23:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(329)</a><!@TM:1723491135> | Signal s_bayer_blue_o is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:333:9:333:18:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(333)</a><!@TM:1723491135> | Signal s_red_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:334:9:334:20:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(334)</a><!@TM:1723491135> | Signal s_green_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:335:9:335:19:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(335)</a><!@TM:1723491135> | Signal s_blue_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:337:9:337:21:@W:CD638:@XP_MSG">Bayer_Interpolation.vhd(337)</a><!@TM:1723491135> | Signal s_data_o_axi is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.ramdualport_bayer.rtl
Running optimization stage 1 on ramDualPort_bayer .......
Finished optimization stage 1 on ramDualPort_bayer (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Post processing for work.bayer_filter.bayer_filter
Running optimization stage 1 on BAYER_FILTER .......
Finished optimization stage 1 on BAYER_FILTER (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 141MB)
Post processing for work.read_lsram.read_lsram
Running optimization stage 1 on READ_LSRAM .......
Finished optimization stage 1 on READ_LSRAM (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 141MB)
Post processing for work.write_lsram.write_lsram
Running optimization stage 1 on WRITE_LSRAM .......
Finished optimization stage 1 on WRITE_LSRAM (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 141MB)
Post processing for work.bayer_interpolation_1p.bayer_interpolation_1p
Running optimization stage 1 on Bayer_Interpolation_1p .......
Finished optimization stage 1 on Bayer_Interpolation_1p (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 141MB)
Post processing for work.bayer_native.bayer_native_arch
Running optimization stage 1 on Bayer_Native .......
Finished optimization stage 1 on Bayer_Native (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 141MB)
Post processing for work.bayer_interpolation.rtl
Running optimization stage 1 on Bayer_Interpolation .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:191:4:191:12:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(191)</a><!@TM:1723491135> | Signal TVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:189:4:189:11:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(189)</a><!@TM:1723491135> | Signal TLAST_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:187:4:187:11:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(187)</a><!@TM:1723491135> | Signal TKEEP_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:185:4:185:11:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(185)</a><!@TM:1723491135> | Signal TSTRB_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:176:4:176:10:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(176)</a><!@TM:1723491135> | Signal DATA_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:146:4:146:15:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(146)</a><!@TM:1723491135> | Signal AXI_RLAST_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:142:4:142:15:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(142)</a><!@TM:1723491135> | Signal AXI_RUSER_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:138:4:138:15:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(138)</a><!@TM:1723491135> | Signal AXI_BUSER_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:112:4:112:16:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(112)</a><!@TM:1723491135> | Signal AXI_RVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:102:4:102:17:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(102)</a><!@TM:1723491135> | Signal AXI_ARREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:94:4:94:16:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(94)</a><!@TM:1723491135> | Signal AXI_BVALID_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:90:4:90:16:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(90)</a><!@TM:1723491135> | Signal AXI_WREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:78:4:78:17:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(78)</a><!@TM:1723491135> | Signal AXI_AWREADY_O is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:57:4:57:12:@W:CL240:@XP_MSG">Bayer_Interpolation.vhd(57)</a><!@TM:1723491135> | Signal TREADY_O is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on Bayer_Interpolation (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 141MB)
Post processing for work.bayer_interpolation_c0.rtl
Running optimization stage 1 on Bayer_Interpolation_C0 .......
Finished optimization stage 1 on Bayer_Interpolation_C0 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 141MB)
@N: : <!@TM:1723491135> | Setting default value for generic g_video_fifo_awidth to 12; 
@N: : <!@TM:1723491135> | Setting default value for generic g_input_video_data_bit_width to 64; 
@N: : <!@TM:1723491135> | Setting default value for generic g_half_empty_threshold to 1280; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd:55:7:55:17:@N:CD630:@XP_MSG">video_fifo.vhd(55)</a><!@TM:1723491135> | Synthesizing work.video_fifo.video_fifo.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd:151:9:151:10:@W:CD638:@XP_MSG">video_fifo.vhd(151)</a><!@TM:1723491135> | Signal i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd:152:9:152:10:@W:CD638:@XP_MSG">video_fifo.vhd(152)</a><!@TM:1723491135> | Signal j is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ram2port.vhd:54:7:54:15:@N:CD630:@XP_MSG">ram2port.vhd(54)</a><!@TM:1723491135> | Synthesizing work.ram2port.ram2port.
Post processing for work.ram2port.ram2port
Running optimization stage 1 on ram2PORT .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\ram2port.vhd:71:7:71:11:@N:CL134:@XP_MSG">ram2port.vhd(71)</a><!@TM:1723491135> | Found RAM io1l, depth=4096, width=64
Finished optimization stage 1 on ram2PORT (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 141MB)
Post processing for work.video_fifo.video_fifo
Running optimization stage 1 on work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd:404:4:404:6:@W:CL265:@XP_MSG">video_fifo.vhd(404)</a><!@TM:1723491135> | Removing unused bit 12 of wdata_count_2(12 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd:300:4:300:6:@W:CL265:@XP_MSG">video_fifo.vhd(300)</a><!@TM:1723491135> | Removing unused bit 12 of rdata_count_2(12 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd:251:4:251:6:@W:CL260:@XP_MSG">video_fifo.vhd(251)</a><!@TM:1723491135> | Pruning register bit 12 of rptr(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\video_fifo.vhd:351:4:351:6:@W:CL260:@XP_MSG">video_fifo.vhd(351)</a><!@TM:1723491135> | Pruning register bit 12 of wptr(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 141MB)
@N: : <!@TM:1723491135> | Setting default value for generic g_ip_dw to 16; 
@N: : <!@TM:1723491135> | Setting default value for generic g_op_dw to 64; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd:55:7:55:23:@N:CD630:@XP_MSG">data_packer_h264.vhd(55)</a><!@TM:1723491135> | Synthesizing work.data_packer_h264.data_packer_h264.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd:116:9:116:27:@W:CD638:@XP_MSG">data_packer_h264.vhd(116)</a><!@TM:1723491135> | Signal s_buf_wr_done_dly1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\data_packer_h264.vhd:117:9:117:27:@W:CD638:@XP_MSG">data_packer_h264.vhd(117)</a><!@TM:1723491135> | Signal s_buf_wr_done_dly2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.data_packer_h264.data_packer_h264
Running optimization stage 1 on work_data_packer_h264_data_packer_h264_16_64_1_g_IP_DWg_OP_DW .......
Finished optimization stage 1 on work_data_packer_h264_data_packer_h264_16_64_1_g_IP_DWg_OP_DW (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 141MB)
@N: : <!@TM:1723491135> | Setting default value for generic g_data_width to 64; 
@N: : <!@TM:1723491135> | Setting default value for generic g_addr_width to 32; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_mux.vhd:26:7:26:16:@N:CD630:@XP_MSG">write_mux.vhd(26)</a><!@TM:1723491135> | Synthesizing work.write_mux.write_mux.
Post processing for work.write_mux.write_mux
Running optimization stage 1 on work_write_mux_write_mux_64_32_8_1_g_DATA_WIDTHg_ADDR_WIDTH .......
Finished optimization stage 1 on work_write_mux_write_mux_64_32_8_1_g_DATA_WIDTHg_ADDR_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 150MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\write_demux.vhd:26:7:26:18:@N:CD630:@XP_MSG">write_demux.vhd(26)</a><!@TM:1723491135> | Synthesizing work.write_demux.write_demux.
Post processing for work.write_demux.write_demux
Running optimization stage 1 on write_demux .......
Finished optimization stage 1 on write_demux (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 150MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd:26:7:26:24:@N:CD630:@XP_MSG">request_scheduler.vhd(26)</a><!@TM:1723491135> | Synthesizing work.request_scheduler.request_scheduler.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd:75:25:75:27:@N:CD231:@XP_MSG">request_scheduler.vhd(75)</a><!@TM:1723491135> | Using onehot encoding for type scheduler_states. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd:337:20:337:34:@N:CD604:@XP_MSG">request_scheduler.vhd(337)</a><!@TM:1723491135> | OTHERS clause is not synthesized.
Post processing for work.request_scheduler.request_scheduler
Running optimization stage 1 on request_scheduler .......
Finished optimization stage 1 on request_scheduler (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 150MB)
@N: : <!@TM:1723491135> | Setting default value for generic g_addr_width to 32; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_mux.vhd:26:7:26:15:@N:CD630:@XP_MSG">read_mux.vhd(26)</a><!@TM:1723491135> | Synthesizing work.read_mux.read_mux.
Post processing for work.read_mux.read_mux
Running optimization stage 1 on work_read_mux_read_mux_32_8_1_g_ADDR_WIDTH .......
Finished optimization stage 1 on work_read_mux_read_mux_32_8_1_g_ADDR_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 150MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\read_demux.vhd:26:7:26:17:@N:CD630:@XP_MSG">read_demux.vhd(26)</a><!@TM:1723491135> | Synthesizing work.read_demux.read_demux.
Post processing for work.read_demux.read_demux
Running optimization stage 1 on read_demux .......
Finished optimization stage 1 on read_demux (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 150MB)
Running optimization stage 2 on read_demux .......
Finished optimization stage 2 on read_demux (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 150MB)
Running optimization stage 2 on work_read_mux_read_mux_32_8_1_g_ADDR_WIDTH .......
Finished optimization stage 2 on work_read_mux_read_mux_32_8_1_g_ADDR_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 150MB)
Running optimization stage 2 on request_scheduler .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\DDR_AXI4_ARBITER_PF\2.1.0\RTL\request_scheduler.vhd:253:12:253:14:@N:CL201:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491135> | Trying to extract state machine for register s_state.
Extracted state machine for register s_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on request_scheduler (CPU Time 0h:00m:01s, Memory Used current: 132MB peak: 150MB)
Running optimization stage 2 on write_demux .......
Finished optimization stage 2 on write_demux (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 150MB)
Running optimization stage 2 on work_write_mux_write_mux_64_32_8_1_g_DATA_WIDTHg_ADDR_WIDTH .......
Finished optimization stage 2 on work_write_mux_write_mux_64_32_8_1_g_DATA_WIDTHg_ADDR_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 153MB)
Running optimization stage 2 on work_data_packer_h264_data_packer_h264_16_64_1_g_IP_DWg_OP_DW .......
Finished optimization stage 2 on work_data_packer_h264_data_packer_h264_16_64_1_g_IP_DWg_OP_DW (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 153MB)
Running optimization stage 2 on ram2PORT_work_video_fifo_video_fifo_0layer1 .......
Finished optimization stage 2 on ram2PORT_work_video_fifo_video_fifo_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 133MB peak: 153MB)
Running optimization stage 2 on work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD .......
Finished optimization stage 2 on work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
Running optimization stage 2 on WRITE_LSRAM_16 .......
Finished optimization stage 2 on WRITE_LSRAM_16 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
Running optimization stage 2 on READ_LSRAM_8_16 .......
Extracted state machine for register s_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on READ_LSRAM_8_16 (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 153MB)
Running optimization stage 2 on BAYER_FILTER_8 .......
Finished optimization stage 2 on BAYER_FILTER_8 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on ramDualPort_bayer_8_16_2048 .......
Finished optimization stage 2 on ramDualPort_bayer_8_16_2048 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Bayer_Interpolation_1p_8_2048 .......
Finished optimization stage 2 on Bayer_Interpolation_1p_8_2048 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Bayer_Native_1_8_2048 .......
Finished optimization stage 2 on Bayer_Native_1_8_2048 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Bayer_Interpolation_1_8_2048_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:52:4:52:11:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(52)</a><!@TM:1723491135> | Input TDATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:55:4:55:12:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(55)</a><!@TM:1723491135> | Input TVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:59:4:59:11:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(59)</a><!@TM:1723491135> | Input TUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:71:4:71:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(71)</a><!@TM:1723491135> | Input AXI_RESETN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:73:4:73:13:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(73)</a><!@TM:1723491135> | Input AXI_CLK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:76:4:76:17:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(76)</a><!@TM:1723491135> | Input AXI_AWVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:80:4:80:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(80)</a><!@TM:1723491135> | Input AXI_AWADDR_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:82:4:82:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(82)</a><!@TM:1723491135> | Input AXI_AWPROT_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:84:4:84:17:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(84)</a><!@TM:1723491135> | Input AXI_AWBURST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:86:4:86:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(86)</a><!@TM:1723491135> | Input AXI_WDATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:88:4:88:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(88)</a><!@TM:1723491135> | Input AXI_WVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:92:4:92:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(92)</a><!@TM:1723491135> | Input AXI_WSTRB_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:96:4:96:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(96)</a><!@TM:1723491135> | Input AXI_BREADY_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:100:4:100:17:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(100)</a><!@TM:1723491135> | Input AXI_ARVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:104:4:104:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(104)</a><!@TM:1723491135> | Input AXI_ARADDR_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:106:4:106:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(106)</a><!@TM:1723491135> | Input AXI_ARPROT_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:108:4:108:17:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(108)</a><!@TM:1723491135> | Input AXI_ARBURST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:114:4:114:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(114)</a><!@TM:1723491135> | Input AXI_RREADY_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:118:4:118:14:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(118)</a><!@TM:1723491135> | Input AXI_AWID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:120:4:120:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(120)</a><!@TM:1723491135> | Input AXI_AWLEN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:122:4:122:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(122)</a><!@TM:1723491135> | Input AXI_AWSIZE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:124:4:124:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(124)</a><!@TM:1723491135> | Input AXI_AWLOCK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:126:4:126:17:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(126)</a><!@TM:1723491135> | Input AXI_AWCACHE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:128:4:128:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(128)</a><!@TM:1723491135> | Input AXI_AWUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:130:4:130:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(130)</a><!@TM:1723491135> | Input AXI_AWQOS_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:132:4:132:18:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(132)</a><!@TM:1723491135> | Input AXI_AWREGION_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:134:4:134:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(134)</a><!@TM:1723491135> | Input AXI_WLAST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:136:4:136:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(136)</a><!@TM:1723491135> | Input AXI_WUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:140:4:140:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(140)</a><!@TM:1723491135> | Input AXI_ARUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:150:4:150:14:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(150)</a><!@TM:1723491135> | Input AXI_ARID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:152:4:152:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(152)</a><!@TM:1723491135> | Input AXI_ARLEN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:154:4:154:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(154)</a><!@TM:1723491135> | Input AXI_ARSIZE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:156:4:156:16:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(156)</a><!@TM:1723491135> | Input AXI_ARLOCK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:158:4:158:17:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(158)</a><!@TM:1723491135> | Input AXI_ARCACHE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:160:4:160:15:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(160)</a><!@TM:1723491135> | Input AXI_ARQOS_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Bayer_Interpolation\4.7.0\Encrypted\Bayer_Interpolation.vhd:162:4:162:18:@N:CL159:@XP_MSG">Bayer_Interpolation.vhd(162)</a><!@TM:1723491135> | Input AXI_ARREGION_I is unused.
Finished optimization stage 2 on Bayer_Interpolation_1_8_2048_0_0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Bayer_Interpolation_C0 .......
Finished optimization stage 2 on Bayer_Interpolation_C0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Gamma_Correction_Native_8 .......
Finished optimization stage 2 on Gamma_Correction_Native_8 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Gamma_Correction_1_8_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:45:4:45:11:@N:CL159:@XP_MSG">Gamma_Correction.vhd(45)</a><!@TM:1723491135> | Input TDATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:48:4:48:12:@N:CL159:@XP_MSG">Gamma_Correction.vhd(48)</a><!@TM:1723491135> | Input TVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Gamma_Correction\4.3.0\Encrypted\Gamma_Correction.vhd:50:1:50:8:@N:CL159:@XP_MSG">Gamma_Correction.vhd(50)</a><!@TM:1723491135> | Input TUSER_I is unused.
Finished optimization stage 2 on Gamma_Correction_1_8_0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Gamma_Correction_C0 .......
Finished optimization stage 2 on Gamma_Correction_C0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 153MB)
Running optimization stage 2 on Image_Enhancement_Native_8 .......
Finished optimization stage 2 on Image_Enhancement_Native_8 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 153MB)
Running optimization stage 2 on Image_Enhancement_8_1_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:51:4:51:11:@N:CL159:@XP_MSG">Image_Enhancement.vhd(51)</a><!@TM:1723491135> | Input TDATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:54:4:54:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(54)</a><!@TM:1723491135> | Input TVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:58:1:58:8:@N:CL159:@XP_MSG">Image_Enhancement.vhd(58)</a><!@TM:1723491135> | Input TUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:71:1:71:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(71)</a><!@TM:1723491135> | Input AXI_RESETN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:73:1:73:10:@N:CL159:@XP_MSG">Image_Enhancement.vhd(73)</a><!@TM:1723491135> | Input AXI_CLK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:76:1:76:14:@N:CL159:@XP_MSG">Image_Enhancement.vhd(76)</a><!@TM:1723491135> | Input AXI_AWVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:80:1:80:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(80)</a><!@TM:1723491135> | Input AXI_AWADDR_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:82:1:82:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(82)</a><!@TM:1723491135> | Input AXI_AWPROT_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:84:1:84:14:@N:CL159:@XP_MSG">Image_Enhancement.vhd(84)</a><!@TM:1723491135> | Input AXI_AWBURST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:86:1:86:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(86)</a><!@TM:1723491135> | Input AXI_WDATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:88:1:88:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(88)</a><!@TM:1723491135> | Input AXI_WVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:92:1:92:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(92)</a><!@TM:1723491135> | Input AXI_WSTRB_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:96:1:96:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(96)</a><!@TM:1723491135> | Input AXI_BREADY_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:100:1:100:14:@N:CL159:@XP_MSG">Image_Enhancement.vhd(100)</a><!@TM:1723491135> | Input AXI_ARVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:104:1:104:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(104)</a><!@TM:1723491135> | Input AXI_ARADDR_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:106:1:106:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(106)</a><!@TM:1723491135> | Input AXI_ARPROT_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:108:1:108:14:@N:CL159:@XP_MSG">Image_Enhancement.vhd(108)</a><!@TM:1723491135> | Input AXI_ARBURST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:114:1:114:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(114)</a><!@TM:1723491135> | Input AXI_RREADY_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:118:1:118:11:@N:CL159:@XP_MSG">Image_Enhancement.vhd(118)</a><!@TM:1723491135> | Input AXI_AWID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:120:1:120:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(120)</a><!@TM:1723491135> | Input AXI_AWLEN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:122:1:122:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(122)</a><!@TM:1723491135> | Input AXI_AWSIZE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:124:1:124:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(124)</a><!@TM:1723491135> | Input AXI_AWLOCK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:126:1:126:14:@N:CL159:@XP_MSG">Image_Enhancement.vhd(126)</a><!@TM:1723491135> | Input AXI_AWCACHE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:128:1:128:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(128)</a><!@TM:1723491135> | Input AXI_AWUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:130:1:130:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(130)</a><!@TM:1723491135> | Input AXI_AWQOS_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:132:1:132:15:@N:CL159:@XP_MSG">Image_Enhancement.vhd(132)</a><!@TM:1723491135> | Input AXI_AWREGION_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:134:1:134:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(134)</a><!@TM:1723491135> | Input AXI_WLAST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:136:1:136:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(136)</a><!@TM:1723491135> | Input AXI_WUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:140:1:140:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(140)</a><!@TM:1723491135> | Input AXI_ARUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:150:1:150:11:@N:CL159:@XP_MSG">Image_Enhancement.vhd(150)</a><!@TM:1723491135> | Input AXI_ARID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:152:1:152:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(152)</a><!@TM:1723491135> | Input AXI_ARLEN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:154:1:154:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(154)</a><!@TM:1723491135> | Input AXI_ARSIZE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:156:1:156:13:@N:CL159:@XP_MSG">Image_Enhancement.vhd(156)</a><!@TM:1723491135> | Input AXI_ARLOCK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:158:1:158:14:@N:CL159:@XP_MSG">Image_Enhancement.vhd(158)</a><!@TM:1723491135> | Input AXI_ARCACHE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:160:1:160:12:@N:CL159:@XP_MSG">Image_Enhancement.vhd(160)</a><!@TM:1723491135> | Input AXI_ARQOS_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\Image_Enhancement\4.4.0\Encrypted\Image_Enhancement.vhd:162:1:162:15:@N:CL159:@XP_MSG">Image_Enhancement.vhd(162)</a><!@TM:1723491135> | Input AXI_ARREGION_I is unused.
Finished optimization stage 2 on Image_Enhancement_8_1_0_0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 153MB)
Running optimization stage 2 on Image_Enhancement_C0 .......
Finished optimization stage 2 on Image_Enhancement_C0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 153MB)
Running optimization stage 2 on ram2port_scaler_11_24 .......
Finished optimization stage 2 on ram2port_scaler_11_24 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 153MB)
Running optimization stage 2 on video_fifo_scaler_11_24_100 .......
Finished optimization stage 2 on video_fifo_scaler_11_24_100 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 153MB)
Running optimization stage 2 on PIXEL_ROUTER_8_11 .......
Extracted state machine for register s_ram_sel
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on PIXEL_ROUTER_8_11 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 2 on SCALE_FACTOR_GEN_8_11 .......
Finished optimization stage 2 on SCALE_FACTOR_GEN_8_11 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 153MB)
Running optimization stage 2 on BILINEAR_INTERP_8 .......
Finished optimization stage 2 on BILINEAR_INTERP_8 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on ram2port_scaler_11_8 .......
Finished optimization stage 2 on ram2port_scaler_11_8 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on IMAGE_SCALER_Native_8_11_11 .......
Finished optimization stage 2 on IMAGE_SCALER_Native_8_11_11 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on Image_Scaler_8_11_11_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:49:4:49:11:@N:CL159:@XP_MSG">Image_Scaler.vhd(49)</a><!@TM:1723491135> | Input TDATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:52:4:52:12:@N:CL159:@XP_MSG">Image_Scaler.vhd(52)</a><!@TM:1723491135> | Input TVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:54:1:54:8:@N:CL159:@XP_MSG">Image_Scaler.vhd(54)</a><!@TM:1723491135> | Input TUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:73:4:73:16:@N:CL159:@XP_MSG">Image_Scaler.vhd(73)</a><!@TM:1723491135> | Input AXI_RESETN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:75:4:75:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(75)</a><!@TM:1723491135> | Input AXI_CLK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:78:1:78:14:@N:CL159:@XP_MSG">Image_Scaler.vhd(78)</a><!@TM:1723491135> | Input AXI_AWVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:82:1:82:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(82)</a><!@TM:1723491135> | Input AXI_AWADDR_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:84:1:84:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(84)</a><!@TM:1723491135> | Input AXI_AWPROT_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:86:1:86:14:@N:CL159:@XP_MSG">Image_Scaler.vhd(86)</a><!@TM:1723491135> | Input AXI_AWBURST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:88:1:88:12:@N:CL159:@XP_MSG">Image_Scaler.vhd(88)</a><!@TM:1723491135> | Input AXI_WDATA_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:90:1:90:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(90)</a><!@TM:1723491135> | Input AXI_WVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:94:1:94:12:@N:CL159:@XP_MSG">Image_Scaler.vhd(94)</a><!@TM:1723491135> | Input AXI_WSTRB_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:98:4:98:16:@N:CL159:@XP_MSG">Image_Scaler.vhd(98)</a><!@TM:1723491135> | Input AXI_BREADY_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:102:1:102:14:@N:CL159:@XP_MSG">Image_Scaler.vhd(102)</a><!@TM:1723491135> | Input AXI_ARVALID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:106:1:106:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(106)</a><!@TM:1723491135> | Input AXI_ARADDR_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:108:1:108:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(108)</a><!@TM:1723491135> | Input AXI_ARPROT_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:110:4:110:17:@N:CL159:@XP_MSG">Image_Scaler.vhd(110)</a><!@TM:1723491135> | Input AXI_ARBURST_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:116:1:116:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(116)</a><!@TM:1723491135> | Input AXI_RREADY_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:120:4:120:14:@N:CL159:@XP_MSG">Image_Scaler.vhd(120)</a><!@TM:1723491135> | Input AXI_AWID_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:122:1:122:12:@N:CL159:@XP_MSG">Image_Scaler.vhd(122)</a><!@TM:1723491135> | Input AXI_AWLEN_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:124:1:124:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(124)</a><!@TM:1723491135> | Input AXI_AWSIZE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:126:1:126:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(126)</a><!@TM:1723491135> | Input AXI_AWLOCK_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:128:1:128:14:@N:CL159:@XP_MSG">Image_Scaler.vhd(128)</a><!@TM:1723491135> | Input AXI_AWCACHE_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:130:1:130:13:@N:CL159:@XP_MSG">Image_Scaler.vhd(130)</a><!@TM:1723491135> | Input AXI_AWUSER_I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\component\Microsemi\SolutionCore\IMAGE_SCALER\4.1.0\Encrypted\Image_Scaler.vhd:132:1:132:12:@N:CL159:@XP_MSG">Image_Scaler.vhd(132)</a><!@TM:1723491135> | Input AXI_AWQOS_I is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on Image_Scaler_8_11_11_0_0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on IMAGE_SCALER_C0 .......
Finished optimization stage 2 on IMAGE_SCALER_C0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on intensity_average .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd:59:4:59:7:@W:CL247:@XP_MSG">intensity_average.vhd(59)</a><!@TM:1723491135> | Input port bit 0 of r_i(7 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\intensity_average.vhd:61:4:61:7:@W:CL246:@XP_MSG">intensity_average.vhd(61)</a><!@TM:1723491135> | Input port bits 1 to 0 of b_i(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on intensity_average (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:72:4:72:11:@W:CL246:@XP_MSG">apb_wrapper.vhd(72)</a><!@TM:1723491135> | Input port bits 31 to 12 of paddr_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\hdl\apb_wrapper.vhd:89:4:89:17:@W:CL246:@XP_MSG">apb_wrapper.vhd(89)</a><!@TM:1723491135> | Input port bits 31 to 28 of frame_bytes_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on RGB2YCbCr_8_8 .......
Finished optimization stage 2 on RGB2YCbCr_8_8 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on YCbCr_444to422_8_8 .......
Finished optimization stage 2 on YCbCr_444to422_8_8 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on RGBtoYCbCr_8_8_2_0_1 .......
Finished optimization stage 2 on RGBtoYCbCr_8_8_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)
Running optimization stage 2 on RGBtoYCbCr_C0 .......
Finished optimization stage 2 on RGBtoYCbCr_C0 (CPU Time 0h:00m:00s, Memory Used current: 142MB peak: 153MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synwork\layer1.duruntime:@XP_FILE">layer1.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 142MB peak: 153MB)


Process completed successfully.
# Mon Aug 12 21:32:09 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1723491135> | Running in 64-bit mode 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synwork\VKPFSOC_TOP_comp.linkerlog:@XP_FILE">VKPFSOC_TOP_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 150MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Mon Aug 12 21:32:15 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synwork\VKPFSOC_TOP_comp.rt.csv:@XP_FILE">VKPFSOC_TOP_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:10s; Memory used current: 24MB peak: 25MB)

Process took 0h:01m:10s realtime, 0h:01m:10s cputime

Process completed successfully.
# Mon Aug 12 21:32:15 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1723491064>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1723491143> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 175MB peak: 175MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Mon Aug 12 21:32:23 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1723491064>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1723491064>
# Mon Aug 12 21:32:23 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
<a name=mapperReport6></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 158MB peak: 158MB)

Reading constraint file: C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\designer\VKPFSOC_TOP\synthesis.fdc
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP_scck.rpt:@XP_FILE">VKPFSOC_TOP_scck.rpt</a>
See clock summary report "C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1723491161> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1723491161> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1723491161> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1723491161> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 227MB peak: 227MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 227MB peak: 227MB)


Start loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 244MB peak: 244MB)


Finished loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 245MB peak: 246MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corereset_pf_c5\corereset_pf_c5_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491161> | User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_50MHz.CORERESET_PF_C5_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491161> | User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:15:8:15:16:@W:BN114:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(15)</a><!@TM:1723491161> | Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_xcvr_ref_clk_c0\pf_xcvr_ref_clk_c0_0\pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v:26:8:26:16:@W:BN114:@XP_MSG">pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v(26)</a><!@TM:1723491161> | Removing instance vcc_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_xcvr_ref_clk_c0\pf_xcvr_ref_clk_c0_0\pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v:27:8:27:16:@W:BN114:@XP_MSG">pf_xcvr_ref_clk_c0_pf_xcvr_ref_clk_c0_0_pf_xcvr_ref_clk.v(27)</a><!@TM:1723491161> | Removing instance gnd_inst (in view: work.PF_XCVR_REF_CLK_C0_PF_XCVR_REF_CLK_C0_0_PF_XCVR_REF_CLK(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corereset_pf_c1\corereset_pf_c1_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491161> | User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corereset_pf_c2\corereset_pf_c2_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1723491161> | User-specified initial value set for instance Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0\pf_iod_clk_training\pf_iod_generic_rx_c0_pf_iod_clk_training_pf_iod.v:32:8:32:16:@W:BN114:@XP_MSG">pf_iod_generic_rx_c0_pf_iod_clk_training_pf_iod.v(32)</a><!@TM:1723491161> | Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_CLK_TRAINING_PF_IOD(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0\pf_iod_rx\pf_iod_generic_rx_c0_pf_iod_rx_pf_iod.v:262:8:262:16:@W:BN114:@XP_MSG">pf_iod_generic_rx_c0_pf_iod_rx_pf_iod.v(262)</a><!@TM:1723491161> | Removing instance vcc_inst (in view: work.PF_IOD_GENERIC_RX_C0_PF_IOD_RX_PF_IOD(verilog)) because it does not drive other instances.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 306MB peak: 306MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 306MB peak: 307MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 306MB peak: 307MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1099:3:1099:9:@W:MO129:@XP_MSG">corerxiodbitalign.v(1099)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1352:3:1352:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1352)</a><!@TM:1723491161> | Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1344:3:1344:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1344)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491161> | Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1099:3:1099:9:@W:MO129:@XP_MSG">corerxiodbitalign.v(1099)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1352:3:1352:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1352)</a><!@TM:1723491161> | Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1344:3:1344:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1344)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491161> | Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1099:3:1099:9:@W:MO129:@XP_MSG">corerxiodbitalign.v(1099)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1352:3:1352:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1352)</a><!@TM:1723491161> | Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1344:3:1344:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1344)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491161> | Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1099:3:1099:9:@W:MO129:@XP_MSG">corerxiodbitalign.v(1099)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.internal_rst_en_1 is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1352:3:1352:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1352)</a><!@TM:1723491161> | Removing sequential instance rx_BIT_ALGN_ERR (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_LEFT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1392:0:1392:6:@N:BN362:@XP_MSG">corerxiodbitalign.v(1392)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_RGHT_WIN[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:1344:3:1344:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1344)</a><!@TM:1723491161> | Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491161> | Removing sequential instance bit_align_start (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:82:11:82:32:@N:MO111:@XP_MSG">corebclksclkalign.v(82)</a><!@TM:1723491161> | Tristate driver PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_SCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:85:11:85:32:@N:MO111:@XP_MSG">corebclksclkalign.v(85)</a><!@TM:1723491161> | Tristate driver PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_MCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:83:11:83:32:@N:MO111:@XP_MSG">corebclksclkalign.v(83)</a><!@TM:1723491161> | Tristate driver PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_BCLK_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:84:11:84:34:@N:MO111:@XP_MSG">corebclksclkalign.v(84)</a><!@TM:1723491161> | Tristate driver PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_VCOPHSEL_BCLK90_SEL (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:87:11:87:25:@N:MO111:@XP_MSG">corebclksclkalign.v(87)</a><!@TM:1723491161> | Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:88:11:88:28:@N:MO111:@XP_MSG">corebclksclkalign.v(88)</a><!@TM:1723491161> | Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:86:11:86:22:@N:MO111:@XP_MSG">corebclksclkalign.v(86)</a><!@TM:1723491161> | Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1723491161> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1723491161> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_iod_generic_rx_c0_tr\pf_iod_generic_rx_c0_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1723491161> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C0_TR_PF_IOD_GENERIC_RX_C0_TR_0_COREBCLKSCLKALIGN_Z16_layer0(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:660:3:660:9:@W:MO129:@XP_MSG">icb_bclksclkalign.v(660)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:652:3:652:9:@W:MO129:@XP_MSG">icb_bclksclkalign.v(652)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.COREBCLKSCLKALIGN_0.PF_IOD_GENERIC_RX_C0_TR_0.genblk1.U_ICB_BCLKSCLKALIGN.internal_rst_en_1 is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:829:2:829:8:@N:BN362:@XP_MSG">icb_bclksclkalign.v(829)</a><!@TM:1723491161> | Removing sequential instance RX_CLK_ALIGN_START (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:821:2:821:8:@N:BN362:@XP_MSG">icb_bclksclkalign.v(821)</a><!@TM:1723491161> | Removing sequential instance RX_CLK_ALIGN_ERR (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:815:3:815:9:@N:BN362:@XP_MSG">icb_bclksclkalign.v(815)</a><!@TM:1723491161> | Removing sequential instance RX_CLK_ALIGN_TAPDLY[7:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1112:3:1112:9:@N:BN362:@XP_MSG">icb_bclksclkalign.v(1112)</a><!@TM:1723491161> | Removing sequential instance clk_align_start (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:109:0:109:6:@W:BN132:@XP_MSG">frame_controls_gen.v(109)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:109:0:109:6:@W:BN132:@XP_MSG">frame_controls_gen.v(109)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[4] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:109:0:109:6:@W:BN132:@XP_MSG">frame_controls_gen.v(109)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[3] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.h_scale_factor_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:127:0:127:6:@W:BN132:@XP_MSG">frame_controls_gen.v(127)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[2] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:127:0:127:6:@W:BN132:@XP_MSG">frame_controls_gen.v(127)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[8] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:127:0:127:6:@W:BN132:@XP_MSG">frame_controls_gen.v(127)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[7] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:127:0:127:6:@W:BN132:@XP_MSG">frame_controls_gen.v(127)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[6] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:127:0:127:6:@W:BN132:@XP_MSG">frame_controls_gen.v(127)</a><!@TM:1723491161> | Removing sequential instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[5] because it is equivalent to instance Video_Pipeline_0.video_processing_0.frame_controls_gen_0.v_scale_factor_o[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\rgbtoycbcr_c0\rgbtoycbcr_c0.vhd:127:0:127:15:@W:BN117:@XP_MSG">rgbtoycbcr_c0.vhd(127)</a><!@TM:1723491161> | Instance RGBtoYCbCr_C0_0 of partition view:work.RGBtoYCbCr_8_8_2_0_1(rtl) has no references to its outputs; instance not removed. </font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:336:4:336:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(336)</a><!@TM:1723491161> | Removing sequential instance mode_o (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:336:4:336:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(336)</a><!@TM:1723491161> | Removing sequential instance alpha_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:336:4:336:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(336)</a><!@TM:1723491161> | Removing sequential instance step_o[7:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:336:4:336:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(336)</a><!@TM:1723491161> | Removing sequential instance frame_tcount_o[3:0] (in view: work.work_apb3_if_apb3_if_32_12_1_g_APB3_IF_DATA_WIDTHg_CONST_WIDTH(apb3_if)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\h264_iframe_encoder_c0\h264_iframe_encoder_c0.v:91:0:91:24:@W:BN117:@XP_MSG">h264_iframe_encoder_c0.v(91)</a><!@TM:1723491161> | Instance H264_Iframe_Encoder_C0_0 of partition view:work.H264_Iframe_Encoder_8s_1s_1s_22s(verilog) has no references to its outputs; instance not removed. </font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd:420:4:420:6:@N:BN362:@XP_MSG">video_fifo.vhd(420)</a><!@TM:1723491161> | Removing sequential instance wafull (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd:404:4:404:6:@N:BN362:@XP_MSG">video_fifo.vhd(404)</a><!@TM:1723491161> | Removing sequential instance wdata_count[11:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd:314:4:314:6:@N:BN362:@XP_MSG">video_fifo.vhd(314)</a><!@TM:1723491161> | Removing sequential instance raempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd:332:4:332:6:@N:BN362:@XP_MSG">video_fifo.vhd(332)</a><!@TM:1723491161> | Removing sequential instance fifo_hempty (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\read_top.v:283:11:283:23:@N:BN115:@XP_MSG">read_top.v(283)</a><!@TM:1723491161> | Removing instance read_demux_1 (in view: work.read_top_32s(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req0_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req1_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req2_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req3_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req4_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req5_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req6_dly is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:144:12:144:14:@W:MO129:@XP_MSG">request_scheduler.vhd(144)</a><!@TM:1723491161> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_req7_dly is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@N:BN362:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491161> | Removing sequential instance s_write_ctr[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\read_top.v:320:4:320:14:@N:BN115:@XP_MSG">read_top.v(320)</a><!@TM:1723491161> | Removing instance read_mux_0 (in view: work.read_top_32s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491161> | Removing sequential instance mux_sel_o[2:0] (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v:250:3:250:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_fwft.v(250)</a><!@TM:1723491161> | Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v:250:3:250:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_fwft.v(250)</a><!@TM:1723491161> | Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z4_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:324:3:324:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(324)</a><!@TM:1723491161> | Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:219:3:219:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(219)</a><!@TM:1723491161> | Removing sequential instance rdcnt[9:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:365:4:365:10:@N:BN362:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(365)</a><!@TM:1723491161> | Removing sequential instance dvld_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:453:9:453:15:@N:BN362:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(453)</a><!@TM:1723491161> | Removing sequential instance genblk7\.afull_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v:250:3:250:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_fwft.v(250)</a><!@TM:1723491161> | Removing sequential instance reg_valid_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_fwft.v:250:3:250:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_fwft.v(250)</a><!@TM:1723491161> | Removing sequential instance empty_r (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_fwft_Z7_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:324:3:324:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(324)</a><!@TM:1723491161> | Removing sequential instance genblk5\.almostemptyi (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:219:3:219:9:@N:BN362:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(219)</a><!@TM:1723491161> | Removing sequential instance rdcnt[3:0] (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_corefifo_sync_scntr_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 310MB peak: 310MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 310MB peak: 310MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 310MB peak: 310MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1723491161> | Promoting Net Video_Pipeline_0.h264_top_0.H264_Iframe_Encoder_C0_0.H264_Iframe_Encoder_C0_0.H264_SELFDESTRUCT_0.RSTn_OUT_arst on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1723491161> | Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.AND2_0_Y_arst on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1723491161> | Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1723491161> | Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1723491161> | Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_FIFO_Y on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1723491161> | Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.RX_DQS_90[0] on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1723491161> | Promoting Net Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_CASCADED_Y on CLKINT  I_2  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=32,dsps=24 on compile point Intra420_luma_8s_1s  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=16,dsps=15 on compile point Intra420_chroma_8s  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=21,dsps=27 on compile point H264_Intra420_8s_1s  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_Y_0  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=5 on compile point CAVLC_H264_CAVLC_C  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=28 on compile point H264_Iframe_Encoder_8s_1s_1s_22s  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=21 on compile point h264_top  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=4 on compile point mipi_csi2_rx_embsync_detect_Z12_layer0  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=10 on compile point mipi_csi2_rxdecoder_Z13_layer0  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1723491161> | Applying syn_allowed_resources blockrams=812,dsps=718 on top level netlist VKPFSOC_TOP  

Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 325MB peak: 325MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                                                              Requested     Requested     Clock                              Clock                Clock
Level     Clock                                                                                              Frequency     Period        Type                               Group                Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CAM1_RX_CLK_P                                                                                      250.0 MHz     4.000         declared                           default_clkgroup     13   
1 .         Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     62.5 MHz      16.000        generated (from CAM1_RX_CLK_P)     default_clkgroup     5116 
2 ..          Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                       170.0 MHz     5.882         generated (from CAM1_RX_CLK_P)     default_clkgroup     21412
                                                                                                                                                                                                      
0 -       REF_CLK_PAD_P                                                                                      148.5 MHz     6.734         declared                           default_clkgroup     1    
1 .         CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                 125.0 MHz     8.000         generated (from REF_CLK_PAD_P)     default_clkgroup     851  
1 .         CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                 50.0 MHz      20.000        generated (from REF_CLK_PAD_P)     default_clkgroup     246  
                                                                                                                                                                                                      
0 -       osc_rc2mhz                                                                                         2.0 MHz       500.000       declared                           default_clkgroup     1    
                                                                                                                                                                                                      
0 -       System                                                                                             100.0 MHz     10.000        system                             system_clkgroup      0    
======================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                                 Clock     Source                                                                                                            Clock Pin                                                                                                       Non-clock Pin     Non-clock Pin                                                                                   
Clock                                                                                            Load      Pin                                                                                                               Seq Example                                                                                                     Seq Example       Comb Example                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CAM1_RX_CLK_P                                                                                    13        CAM1_RX_CLK_P(port)                                                                                               Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL.HS_IO_CLK[1]          -                 Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.HS_IO_CLK_CASCADED.A(HS_IO_CLK)
Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     5116      Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_CLK_DIV_FIFO.I_CDD.Y_DIV(ICB_CLKDIVDELAY)     Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL.FAB_CLK               -                 Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.CLKINT_0.I(BUFG)               
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                         21412     Video_Pipeline_0.IMX334_IF_TOP_0.PF_CCC_C2_0.PF_CCC_C2_0.pll_inst_0.OUT0(PLL)                                     Video_Pipeline_0.RGBtoYCbCr_C0_0.RGBtoYCbCr_C0_0.YCbCr_Native_FORMAT\.YCbCr_444to422_Native_INST.s_dvalid.C     -                 Video_Pipeline_0.IMX334_IF_TOP_0.PF_CCC_C2_0.PF_CCC_C2_0.clkint_0.I(BUFG)                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                               
REF_CLK_PAD_P                                                                                    1         REF_CLK_PAD_P(port)                                                                                               CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                                           -                 CLOCKS_AND_RESETS_inst_0.PF_XCVR_REF_CLK_C0_0.PF_XCVR_REF_CLK_C0_0.I_IO.PAD_P(XCVR_REF_CLK)     
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                 851       CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                             Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.s_ren.C                                              -                 CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)                               
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                 246       CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)                                             Video_Pipeline_0.apb3_if_0.s_frame_valid_dly1.C                                                                 -                 CLOCKS_AND_RESETS_inst_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)                               
                                                                                                                                                                                                                                                                                                                                                                                                                                                               
osc_rc2mhz                                                                                       1         CLOCKS_AND_RESETS_inst_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_2.CLK(OSC_RC2MHZ)                                          CLOCKS_AND_RESETS_inst_0.PF_CLK_DIV_C0_0.PF_CLK_DIV_C0_0.I_CD.A                                                 -                 -                                                                                               
                                                                                                                                                                                                                                                                                                                                                                                                                                                               
System                                                                                           0         -                                                                                                                 -                                                                                                               -                 -                                                                                               
===============================================================================================================================================================================================================================================================================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1723491161> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1723491161> | Writing default property annotation file C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 296MB peak: 325MB)

Encoding state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v:356:1:356:7:@N:MO225:@XP_MSG">ddr_rw_arbiter.v(356)</a><!@TM:1723491161> | There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine video_bus_state[4:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   101 -> 01000
   110 -> 10000
Encoding state machine s_state[0:5] (in view: work.request_scheduler_0(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_state[0:5] (in view: work.request_scheduler_1(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine s_state[2:0] (in view: work.ddr_write_controller_enc(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine clk_state[10:0] (in view: work.sps_header_Z9_layer0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
Encoding state machine clk_state[6:0] (in view: work.pps_header(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
Encoding state machine clk_state[6:0] (in view: work.I_header(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
Encoding state machine clk_state[4:0] (in view: work.intra_mb_header_1s_0s_1s_2s_3s_4294967292s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[2:0] (in view: work.read_generation_16s_1s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.col_to_row_12s_0_1_2_3_Intra420_luma_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.int_trans_4x4_8s_0_1_2_3_Intra420_luma_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[16:0] (in view: work.mb16_to_4_Z10_layer0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   00111 -> 00000000010000000
   01000 -> 00000000100000000
   01001 -> 00000001000000000
   01010 -> 00000010000000000
   01011 -> 00000100000000000
   01100 -> 00001000000000000
   01101 -> 00010000000000000
   01110 -> 00100000000000000
   01111 -> 01000000000000000
   10000 -> 10000000000000000
Encoding state machine state[3:0] (in view: work.col_to_row_15s_0_1_2_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[2:0] (in view: work.mb8x16_to_8x8_Z11_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[4:0] (in view: work.mb8_to_4_8s_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.col_to_row_12s_0_1_2_3_Intra420_chroma_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.int_trans_4x4_8s_0_1_2_3_Intra420_chroma_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.row_to_col_28s_0_1_2_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.row_to_col_28s_0_1_2_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine pattern_state[3:0] (in view: work.bit_packer16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state_enb[3:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   100 -> 11
Encoding state machine genblk4\.state_3[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk3\.state_2[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk2\.state_1[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk1\.state_0[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk7\.pix_distribute_4lane[3:0] (in view: work.mipi_csi2_rx_byte2pixel_conversion_Z14_layer0(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
Encoding state machine genblk2\.state_FS[5:0] (in view: work.mipi_csi2_rxdecoder_Z13_layer0(verilog))
original code -> new code
   000000 -> 000001
   000001 -> 000010
   000010 -> 000100
   000011 -> 001000
   000100 -> 010000
   000101 -> 100000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011011 -> 010110
   011100 -> 010010
   011101 -> 010011
   011110 -> 010001
   011111 -> 010000
   100000 -> 110000
   100001 -> 110001
   100010 -> 110011
   100011 -> 110010
   100100 -> 110110
   100101 -> 110111
   100110 -> 110101
   100111 -> 110100
   101000 -> 111100
   101001 -> 111101
   101010 -> 111111
   101011 -> 111110
   101100 -> 111010
   101101 -> 111011
   101110 -> 111001
   101111 -> 111000
   110000 -> 101000
   110001 -> 101001
   110010 -> 101011
   110011 -> 101010
   110100 -> 101110
   110101 -> 101111
   110110 -> 101101
   110111 -> 101100
   111000 -> 100100
   111001 -> 100101
   111010 -> 100111
   111011 -> 100110
   111100 -> 100010
   111101 -> 100011
   111110 -> 100001
   111111 -> 100000
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:214:3:214:9:@N:MO225:@XP_MSG">icb_bclksclkalign.v(214)</a><!@TM:1723491161> | There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine s_ram_sel[0:2] (in view: work.PIXEL_ROUTER_8_11(pixel_router))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine s_state[0:4] (in view: work.READ_LSRAM_8_16(read_lsram))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 342MB peak: 342MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1723491161> | Found issues with constraints. Please check constraint checker report "C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 345MB peak: 372MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 225MB peak: 372MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime
# Mon Aug 12 21:32:41 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1723491064>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1723491064>
# Mon Aug 12 21:32:41 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-LP86E50

Implementation : synthesis
<a name=mapperReport20></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1723491293> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1723491293> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1723491293> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 129MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 131MB peak: 137MB)


@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\h264_top\h264_top.v:9:7:9:15:@N:MF104:@XP_MSG">h264_top.v(9)</a><!@TM:1723491293> | Found compile point of type hard on View view:work.h264_top(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\imx334_if_top\imx334_if_top.v:9:7:9:20:@N:MF104:@XP_MSG">imx334_if_top.v(9)</a><!@TM:1723491293> | Found compile point of type hard on View view:work.IMX334_IF_TOP(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Mon Aug 12 21:32:45 2024
Mapping IMX334_IF_TOP as a separate process
Mapping Intra420_luma_8s_1s as a separate process
Mapping CAVLC_H264_CAVLC_C as a separate process
Mapping H264_Intra420_8s_1s as a separate process
MCP Status: 4 jobs running

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 176MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 188MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 197MB peak: 208MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 198MB peak: 208MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 201MB peak: 208MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 201MB peak: 208MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 208MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 234MB peak: 234MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -3.23ns		1680 /       757
   2		0h:00m:06s		    -2.87ns		1589 /       757
   3		0h:00m:06s		    -2.18ns		1587 /       757
   4		0h:00m:06s		    -2.17ns		1585 /       757
Timing driven replication report
Added 11 Registers via timing driven replication
Added 9 LUTs via timing driven replication

   5		0h:00m:06s		    -2.09ns		1608 /       768
   6		0h:00m:06s		    -1.76ns		1609 /       768
   7		0h:00m:06s		    -1.76ns		1607 /       768
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication


   8		0h:00m:07s		    -1.68ns		1603 /       772
   9		0h:00m:07s		    -1.68ns		1603 /       772
  10		0h:00m:07s		    -1.68ns		1603 /       772
  11		0h:00m:07s		    -1.68ns		1603 /       772
  12		0h:00m:07s		    -1.68ns		1603 /       772

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 238MB peak: 238MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 238MB peak: 239MB)


Finished mapping CAVLC_H264_CAVLC_C
Mapping CAVLC_H264_CAVLC_Y_0 as a separate process
MCP Status: 4 jobs running

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 189MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 211MB peak: 211MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 200MB peak: 212MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 201MB peak: 212MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 201MB peak: 212MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 201MB peak: 212MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 200MB peak: 212MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 233MB peak: 233MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -2.89ns		1520 /       735
   2		0h:00m:06s		    -2.87ns		1469 /       735
   3		0h:00m:06s		    -2.87ns		1469 /       735
Timing driven replication report
Added 8 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   4		0h:00m:06s		    -2.12ns		1486 /       743
   5		0h:00m:06s		    -2.04ns		1477 /       743
   6		0h:00m:06s		    -1.99ns		1477 /       743


   7		0h:00m:06s		    -1.99ns		1468 /       743

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 238MB peak: 238MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 238MB peak: 238MB)


Finished mapping CAVLC_H264_CAVLC_Y_0
Mapping H264_Iframe_Encoder_8s_1s_1s_22s as a separate process
MCP Status: 4 jobs running

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 188MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 196MB)

Encoding state machine state[3:0] (in view: work.int_trans_4x4_8s_0_1_2_3_Intra420_luma_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.col_to_row_12s_0_1_2_3_Intra420_luma_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[16:0] (in view: work.mb16_to_4_Z10_layer0(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   00111 -> 00000000010000000
   01000 -> 00000000100000000
   01001 -> 00000001000000000
   01010 -> 00000010000000000
   01011 -> 00000100000000000
   01100 -> 00001000000000000
   01101 -> 00010000000000000
   01110 -> 00100000000000000
   01111 -> 01000000000000000
   10000 -> 10000000000000000
Encoding state machine state[3:0] (in view: work.col_to_row_15s_0_1_2_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 217MB peak: 217MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 230MB peak: 230MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 250MB peak: 278MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 252MB peak: 278MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 252MB peak: 278MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 252MB peak: 278MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 253MB peak: 278MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 295MB peak: 323MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		     0.23ns		4352 /      5879
   2		0h:00m:18s		     0.23ns		4304 /      5879
   3		0h:00m:19s		     0.27ns		4304 /      5879
   4		0h:00m:19s		     0.27ns		4304 /      5879

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 302MB peak: 323MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 304MB peak: 323MB)


Finished mapping Intra420_luma_8s_1s
Mapping VKPFSOC_TOP as a separate process
MCP Status: 4 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\imx334_if_top\imx334_if_top.v:9:7:9:20:@N:MF106:@XP_MSG">imx334_if_top.v(9)</a><!@TM:1723491293> | Mapping Compile point view:work.IMX334_IF_TOP(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 207MB peak: 247MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 212MB peak: 247MB)

Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO230:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance tap_cnt[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance emflag_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance timeout_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:991:3:991:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(991)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_0(verilog) instance rst_cnt[9:0] 
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO230:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance tap_cnt[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance emflag_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance timeout_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:991:3:991:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(991)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_1(verilog) instance rst_cnt[9:0] 
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO230:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance tap_cnt[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance emflag_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance timeout_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:991:3:991:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(991)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_2(verilog) instance rst_cnt[9:0] 
Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO230:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found up-down counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance tap_cnt[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance emflag_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:269:3:269:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(269)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance timeout_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:991:3:991:9:@N:MO231:@XP_MSG">corerxiodbitalign.v(991)</a><!@TM:1723491293> | Found counter in view:CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C1_CORERXIODBITALIGN_C1_0_CORERXIODBITALIGN_TRNG_Z15_layer0_3(verilog) instance rst_cnt[9:0] 
Encoding state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011011 -> 010110
   011100 -> 010010
   011101 -> 010011
   011110 -> 010001
   011111 -> 010000
   100000 -> 110000
   100001 -> 110001
   100010 -> 110011
   100011 -> 110010
   100100 -> 110110
   100101 -> 110111
   100110 -> 110101
   100111 -> 110100
   101000 -> 111100
   101001 -> 111101
   101010 -> 111111
   101011 -> 111110
   101100 -> 111010
   101101 -> 111011
   101110 -> 111001
   101111 -> 111000
   110000 -> 101000
   110001 -> 101001
   110010 -> 101011
   110011 -> 101010
   110100 -> 101110
   110101 -> 101111
   110110 -> 101101
   110111 -> 101100
   111000 -> 100100
   111001 -> 100101
   111010 -> 100111
   111011 -> 100110
   111100 -> 100010
   111101 -> 100011
   111110 -> 100001
   111111 -> 100000
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:214:3:214:9:@N:MO225:@XP_MSG">icb_bclksclkalign.v(214)</a><!@TM:1723491293> | There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:991:3:991:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(991)</a><!@TM:1723491293> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance tapcnt_offset[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:947:3:947:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(947)</a><!@TM:1723491293> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance tap_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:907:3:907:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(907)</a><!@TM:1723491293> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance timeout_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1007:3:1007:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(1007)</a><!@TM:1723491293> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance emflag_cnt[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1191:3:1191:9:@N:MO231:@XP_MSG">icb_bclksclkalign.v(1191)</a><!@TM:1723491293> | Found counter in view:work.ICB_BCLKSCLKALIGN_Z17_layer0(verilog) instance rst_cnt[9:0] 

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 243MB peak: 247MB)


Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 272MB peak: 272MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:991:3:991:9:@W:BN132:@XP_MSG">corerxiodbitalign.v(991)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:991:3:991:9:@W:BN132:@XP_MSG">corerxiodbitalign.v(991)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\corerxiodbitalign_c1\corerxiodbitalign_c1_0\rtl\vlog\core\corerxiodbitalign.v:991:3:991:9:@W:BN132:@XP_MSG">corerxiodbitalign.v(991)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0] because it is equivalent to instance Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.rst_cnt[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 251MB peak: 286MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 251MB peak: 286MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 252MB peak: 286MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 252MB peak: 286MB)


Finished preparing to map (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 251MB peak: 286MB)


Finished technology mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 324MB peak: 324MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:22s		     1.77ns		7289 /      3868

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 328MB peak: 328MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 328MB peak: 329MB)


Finished mapping IMX334_IF_TOP
Mapping Intra420_chroma_8s as a separate process
MCP Status: 4 jobs running

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 200MB peak: 216MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 207MB peak: 216MB)

Encoding state machine state[2:0] (in view: work.read_generation_16s_1s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.row_to_col_28s_0_1_2_3_H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 213MB peak: 216MB)


Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 218MB peak: 218MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 229MB peak: 233MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 231MB peak: 233MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 234MB peak: 234MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 234MB peak: 234MB)


Finished preparing to map (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 235MB peak: 235MB)


Finished technology mapping (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 262MB peak: 275MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:23s		    -2.09ns		5450 /      4523
   2		0h:00m:23s		    -2.05ns		5426 /      4523
   3		0h:00m:23s		    -2.05ns		5425 /      4523
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:26s		    -1.33ns		5436 /      4529
   5		0h:00m:26s		    -1.43ns		5436 /      4529
   6		0h:00m:26s		    -1.43ns		5437 /      4529


   7		0h:00m:27s		    -1.33ns		5437 /      4529

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 271MB peak: 275MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 272MB peak: 275MB)


Finished mapping H264_Intra420_8s_1s
Mapping mipi_csi2_rx_embsync_detect_Z12_layer0 as a separate process
MCP Status: 4 jobs running

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)

Encoding state machine state_enb[3:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   100 -> 11
Encoding state machine genblk4\.state_3[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk3\.state_2[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk2\.state_1[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine genblk1\.state_0[2:0] (in view: work.mipi_csi2_rx_embsync_detect_Z12_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 186MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 196MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 196MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 196MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 193MB peak: 196MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 196MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		     1.77ns		 953 /       788

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 196MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 196MB)


Finished mapping mipi_csi2_rx_embsync_detect_Z12_layer0
Mapping h264_top as a separate process
MCP Status: 4 jobs running

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 209MB peak: 248MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 212MB peak: 248MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine clk_state[10:0] (in view: work.sps_header_Z9_layer0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
Encoding state machine clk_state[6:0] (in view: work.pps_header(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
Encoding state machine clk_state[6:0] (in view: work.I_header(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
Encoding state machine clk_state[4:0] (in view: work.intra_mb_header_1s_0s_1s_2s_3s_4294967292s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine mb_rd_gen_0.state[2:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Intra420_luma_inst.int_trans_4x4_luma.col_to_row_inst.state[3:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Intra420_luma_inst.int_trans_4x4_luma.state[3:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Intra420_luma_inst.mb16_to_4_inst.state[16:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   00111 -> 00000000010000000
   01000 -> 00000000100000000
   01001 -> 00000001000000000
   01010 -> 00000010000000000
   01011 -> 00000100000000000
   01100 -> 00001000000000000
   01101 -> 00010000000000000
   01110 -> 00100000000000000
   01111 -> 01000000000000000
   10000 -> 10000000000000000
Encoding state machine Intra420_luma_inst.genblk1\.luma_dc_trans_quant_inst.col_to_row_dcinst.state[3:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Intra420_chroma_inst.mb8x16_to_8x8_chroma.state[2:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Intra420_chroma_inst.mb8_to_4_inst.state[4:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine Intra420_chroma_inst.int_trans_4x4_luma.col_to_row_inst.state[3:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Intra420_chroma_inst.int_trans_4x4_luma.state[3:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine luma_recon_inst.inv_int_trans_4x4_luma.col_to_row_inst.state[3:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine chroma_recon_inst.inv_int_trans_4x4_chroma.col_to_row_inst.state[3:0] (in view: work.H264_Intra420_8s_1s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine pattern_state[3:0] (in view: work.bit_packer16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 216MB peak: 248MB)


Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 224MB peak: 248MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 227MB peak: 248MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 228MB peak: 248MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 228MB peak: 248MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 228MB peak: 248MB)


Finished preparing to map (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 228MB peak: 248MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 256MB peak: 256MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		    -2.63ns		2723 /      1835
   2		0h:00m:18s		    -2.62ns		2703 /      1835
   3		0h:00m:18s		    -2.62ns		2703 /      1835
Timing driven replication report
Added 4 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:00m:19s		    -1.51ns		2748 /      1839
   5		0h:00m:19s		    -1.33ns		2753 /      1839
   6		0h:00m:19s		    -1.32ns		2754 /      1839
   7		0h:00m:19s		    -1.32ns		2760 /      1839
   8		0h:00m:19s		    -1.32ns		2760 /      1839
   9		0h:00m:19s		    -1.32ns		2760 /      1839
  10		0h:00m:19s		    -1.32ns		2761 /      1839


  11		0h:00m:20s		    -1.33ns		2763 /      1839
  12		0h:00m:20s		    -1.33ns		2764 /      1839
  13		0h:00m:20s		    -1.33ns		2764 /      1839

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 262MB peak: 262MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 262MB peak: 263MB)


Finished mapping H264_Iframe_Encoder_8s_1s_1s_22s
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1723491293> | Removing instance CP_fanout_cell_VKPFSOC_TOP_verilog_inst (in view: work.mipi_csi2_rxdecoder_Z13_layer0_acp(verilog)) because it does not drive other instances.</font> 
Mapping mipi_csi2_rxdecoder_Z13_layer0 as a separate process
MCP Status: 4 jobs running

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 189MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 194MB)

Encoding state machine mb8x16_to_8x8_chroma.state[2:0] (in view: work.Intra420_chroma_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[4:0] (in view: work.mb8_to_4_8s_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.int_trans_4x4_8s_0_1_2_3_Intra420_chroma_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine state[3:0] (in view: work.col_to_row_12s_0_1_2_3_Intra420_chroma_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 206MB peak: 206MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 214MB peak: 214MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 228MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 219MB peak: 228MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 220MB peak: 228MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 220MB peak: 228MB)


Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 221MB peak: 228MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 249MB peak: 264MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		     0.25ns		2832 /      3992
   2		0h:00m:14s		     0.25ns		2768 /      3992
   3		0h:00m:14s		     0.27ns		2768 /      3992
   4		0h:00m:14s		     0.27ns		2768 /      3992

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 256MB peak: 264MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 257MB peak: 264MB)


Finished mapping Intra420_chroma_8s

		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 182MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 184MB)

Encoding state machine genblk2\.state_FS[5:0] (in view: work.mipi_csi2_rxdecoder_Z13_layer0(verilog))
original code -> new code
   000000 -> 000001
   000001 -> 000010
   000010 -> 000100
   000011 -> 001000
   000100 -> 010000
   000101 -> 100000
Encoding state machine genblk7\.pix_distribute_4lane[3:0] (in view: work.mipi_csi2_rx_byte2pixel_conversion_Z14_layer0(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 185MB peak: 185MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 190MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 190MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 190MB peak: 191MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 191MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 190MB peak: 191MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 190MB peak: 191MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 191MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -0.15ns		 352 /       500



Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 191MB peak: 192MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 191MB peak: 192MB)


Finished mapping mipi_csi2_rxdecoder_Z13_layer0
MCP Status: 2 jobs running
MCP Status: 2 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\h264_top\h264_top.v:9:7:9:15:@N:MF106:@XP_MSG">h264_top.v(9)</a><!@TM:1723491293> | Mapping Compile point view:work.h264_top(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 268MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:60:26:60:37:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(60)</a><!@TM:1723491293> | Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:59:26:59:37:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(59)</a><!@TM:1723491293> | Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:58:26:58:38:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(58)</a><!@TM:1723491293> | Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:57:26:57:38:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(57)</a><!@TM:1723491293> | Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_64s_64s_9_9_1s_1s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\video_axi_fifo.v:151:37:151:46:@N:MO111:@XP_MSG">video_axi_fifo.v(151)</a><!@TM:1723491293> | Tristate driver DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) on net DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\video_axi_fifo.v:150:37:150:47:@N:MO111:@XP_MSG">video_axi_fifo.v(150)</a><!@TM:1723491293> | Tristate driver SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) on net SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_video_axi_fifo_Z2_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:60:26:60:37:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(60)</a><!@TM:1723491293> | Tristate driver B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:59:26:59:37:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(59)</a><!@TM:1723491293> | Tristate driver A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_DB_DETECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:58:26:58:38:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(58)</a><!@TM:1723491293> | Tristate driver B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net B_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_ram_wrapper.v:57:26:57:38:@N:MO111:@XP_MSG">axi_lbus_ram_wrapper.v(57)</a><!@TM:1723491293> | Tristate driver A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) on net A_SB_CORRECT (in view: work.ddr_rw_arbiter_C0_ddr_rw_arbiter_C0_0_ram_wrapper_8s_8s_3_3_1s_1s_2s(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 221MB peak: 268MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[0] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[12] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[13] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[14] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:BN362:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.apb3_if_0.vert_resl_o[15] (in view: work.VKPFSOC_TOP(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v:356:1:356:7:@N:MO225:@XP_MSG">ddr_rw_arbiter.v(356)</a><!@TM:1723491293> | There are no possible illegal states for state machine local_wbus_state[3:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)); safe FSM implementation is not required.
Encoding state machine video_bus_state[4:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   101 -> 01000
   110 -> 10000
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v:50:0:50:6:@N:FX403:@XP_MSG">axi_lbus_lsram_top.v(50)</a><!@TM:1723491293> | Property "block_ram" or "no_rw_check" found for RAM v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v:50:0:50:6:@W:FX107:@XP_MSG">axi_lbus_lsram_top.v(50)</a><!@TM:1723491293> | RAM v_wr_len_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[7:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v:50:0:50:6:@N:FX403:@XP_MSG">axi_lbus_lsram_top.v(50)</a><!@TM:1723491293> | Property "block_ram" or "no_rw_check" found for RAM v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[63:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_lsram_top.v:50:0:50:6:@W:FX107:@XP_MSG">axi_lbus_lsram_top.v(50)</a><!@TM:1723491293> | RAM v_wr_data_fifo.genblk24\.UI_ram_wrapper_1.L3_syncnonpipe.pf_ram[63:0] (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v:356:1:356:7:@N:MO231:@XP_MSG">ddr_rw_arbiter.v(356)</a><!@TM:1723491293> | Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance wd_trans_Cnt[7:0] 
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:284:3:284:9:@N:MO230:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(284)</a><!@TM:1723491293> | Found up-down counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r_fwft[9:0]  
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:269:4:269:10:@N:MO230:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(269)</a><!@TM:1723491293> | Found up-down counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.sc_r[9:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:507:3:507:9:@N:MO231:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(507)</a><!@TM:1723491293> | Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[8:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\axi_lbus_corefifo_sync_scntr.v:491:3:491:9:@N:MO231:@XP_MSG">axi_lbus_corefifo_sync_scntr.v(491)</a><!@TM:1723491293> | Found counter in view:work.ddr_rw_arbiter_Z8_layer0(verilog) instance v_wr_data_fifo.genblk18\.fifo_corefifo_sync_scntr.memwaddr_r[8:0] 
Encoding state machine s_state[0:5] (in view: work.request_scheduler_0(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_0[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_1[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_2[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_3[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_4[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_5[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_6[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:MO161:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Register bit WRITE_FIFO_PROC\.s_fifo_7[3] (in view view:work.request_scheduler_0(request_scheduler)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@W:MO129:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Sequential instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO197:@XP_HELP">MO197</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@W:MO197:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing FSM register s_state[2] (in view view:work.request_scheduler_0(request_scheduler)) because its output is a constant.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@W:MO160:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Register bit s_state[1] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@W:MO160:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Register bit s_state[0] (in view view:work.request_scheduler_0(request_scheduler)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing sequential instance s_clear_fifo (in view: work.request_scheduler_0(request_scheduler)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing sequential instance req_o (in view: work.request_scheduler_0(request_scheduler)) because it does not drive other instances.
Encoding state machine s_state[0:5] (in view: work.request_scheduler_1(request_scheduler))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@W:BN132:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[2] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@W:BN132:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[1] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:171:12:171:14:@W:BN132:@XP_MSG">request_scheduler.vhd(171)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[3] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.WRITE_FIFO_PROC.s_fifo_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine s_state[2:0] (in view: work.ddr_write_controller_enc(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\ddr_write_controller_enc.v:168:2:168:8:@N:MO231:@XP_MSG">ddr_write_controller_enc.v(168)</a><!@TM:1723491293> | Found counter in view:work.ddr_write_controller_enc(verilog) instance s_counter[8:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\ram2port.vhd:71:7:71:11:@W:FX107:@XP_MSG">ram2port.vhd(71)</a><!@TM:1723491293> | RAM ram2port_inst.io1l[63:0] (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd:286:9:286:24:@N:MF179:@XP_MSG">video_fifo.vhd(286)</a><!@TM:1723491293> | Found 13 by 13 bit equality operator ('==') REMPTY_ASSIGN_PROC\.un6_rgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\video_fifo.vhd:389:9:389:30:@N:MF179:@XP_MSG">video_fifo.vhd(389)</a><!@TM:1723491293> | Found 13 by 13 bit equality operator ('==') FIFO_FULL_ASSIGN\.un5_wgnext (in view: work.work_video_fifo_video_fifo_12_64_1280_1_g_VIDEO_FIFO_AWIDTHg_INPUT_VIDEO_DATA_BIT_WIDTHg_HALF_EMPTY_THRESHOLD(video_fifo))

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 223MB peak: 268MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v:449:1:449:7:@N:BN362:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491293> | Removing sequential instance arvalid (in view: work.ddr_rw_arbiter_Z8_layer0(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@W:BN132:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.s_state[5] because it is equivalent to instance Video_Pipeline_0.h264_top_0.DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 225MB peak: 268MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v:356:1:356:7:@N:BN362:@XP_MSG">ddr_rw_arbiter.v(356)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rdone_int (in view: work.h264_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v:449:1:449:7:@N:BN362:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.rack_o (in view: work.h264_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\ddr_rw_arbiter.v:449:1:449:7:@N:BN362:@XP_MSG">ddr_rw_arbiter.v(449)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.ddr_rw_arbiter_0.video_bus_state[3] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.write_top_0.request_scheduler_0.mux_sel_o[0] (in view: work.h264_top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 226MB peak: 268MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 226MB peak: 268MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 226MB peak: 268MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 226MB peak: 268MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[0] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_state[4] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[2] (in view: work.h264_top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\microsemi\solutioncore\ddr_axi4_arbiter_pf\2.1.0\rtl\request_scheduler.vhd:253:12:253:14:@N:BN362:@XP_MSG">request_scheduler.vhd(253)</a><!@TM:1723491293> | Removing sequential instance DDR_AXI4_ARBITER_PF_C0_0.DDR_AXI4_ARBITER_PF_C0_0.genblk1\.DDR_AXI4_ARBITER_PF_0.read_top_0.request_scheduler_0.s_read_ctr[1] (in view: work.h264_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 268MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 216MB peak: 268MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -2.35ns		 696 /       847
   2		0h:00m:07s		    -2.35ns		 696 /       847
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\ddr_write_controller_enc.v:184:2:184:6:@N:FX271:@XP_MSG">ddr_write_controller_enc.v(184)</a><!@TM:1723491293> | Replicating instance H264_DDR_WRITE_64.ddr_write_controller_enc_0.g0 (in view: work.h264_top(verilog)) with 46 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:08s		    -2.09ns		 700 /       847



Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 217MB peak: 268MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 217MB peak: 268MB)


Finished mapping h264_top
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\vkpfsoc_top\vkpfsoc_top.v:9:7:9:18:@N:MF106:@XP_MSG">vkpfsoc_top.v(9)</a><!@TM:1723491293> | Mapping Top level view:work.VKPFSOC_TOP(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 231MB peak: 295MB)

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:552:12:552:22:@N:BZ173:@XP_MSG">cr_osd.v(552)</a><!@TM:1723491293> | ROM dout_2[19:0] (in view: work.CH_ROM(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:552:12:552:22:@N:MO106:@XP_MSG">cr_osd.v(552)</a><!@TM:1723491293> | Found ROM dout_2[19:0] (in view: work.CH_ROM(verilog)) with 80 words by 20 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:647:12:647:22:@N:BZ173:@XP_MSG">cr_osd.v(647)</a><!@TM:1723491293> | ROM dout_2[7:0] (in view: work.NUM_ROM(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:647:12:647:22:@N:MO106:@XP_MSG">cr_osd.v(647)</a><!@TM:1723491293> | Found ROM dout_2[7:0] (in view: work.NUM_ROM(verilog)) with 80 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 238MB peak: 295MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:253:0:253:6:@N:MO231:@XP_MSG">cr_osd.v(253)</a><!@TM:1723491293> | Found counter in view:work.HV_COUNTER(verilog) instance s_v_counter[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:243:0:243:6:@N:MO231:@XP_MSG">cr_osd.v(243)</a><!@TM:1723491293> | Found counter in view:work.HV_COUNTER(verilog) instance s_h_counter[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:329:0:329:6:@N:MO231:@XP_MSG">cr_osd.v(329)</a><!@TM:1723491293> | Found counter in view:work.obj_generator(verilog) instance s_addr_counter[9:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:348:9:348:40:@N:MF179:@XP_MSG">cr_osd.v(348)</a><!@TM:1723491293> | Found 16 by 16 bit equality operator ('==') un1_h_counter_i_18 (in view: work.obj_generator(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:348:42:348:72:@N:MF179:@XP_MSG">cr_osd.v(348)</a><!@TM:1723491293> | Found 16 by 16 bit equality operator ('==') un1_v_counter_i (in view: work.obj_generator(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:408:0:408:6:@N:MO231:@XP_MSG">cr_osd.v(408)</a><!@TM:1723491293> | Found counter in view:work.obj_generator_num(verilog) instance s_addr_offset[9:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:425:8:425:40:@N:MF179:@XP_MSG">cr_osd.v(425)</a><!@TM:1723491293> | Found 17 by 17 bit equality operator ('==') s_addr_counter17 (in view: work.obj_generator_num(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:427:13:427:48:@N:MF179:@XP_MSG">cr_osd.v(427)</a><!@TM:1723491293> | Found 17 by 17 bit equality operator ('==') un1_h_counter_i_18 (in view: work.obj_generator_num(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:429:13:429:48:@N:MF179:@XP_MSG">cr_osd.v(429)</a><!@TM:1723491293> | Found 17 by 17 bit equality operator ('==') un1_h_counter_i_19 (in view: work.obj_generator_num(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:439:42:439:72:@N:MF179:@XP_MSG">cr_osd.v(439)</a><!@TM:1723491293> | Found 16 by 16 bit equality operator ('==') un1_v_counter_i_16 (in view: work.obj_generator_num(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:439:9:439:40:@N:MF179:@XP_MSG">cr_osd.v(439)</a><!@TM:1723491293> | Found 16 by 16 bit equality operator ('==') un1_h_counter_i_17 (in view: work.obj_generator_num(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:156:9:156:28:@N:MF179:@XP_MSG">frame_controls_gen.v(156)</a><!@TM:1723491293> | Found 16 by 16 bit equality operator ('==') un1_hres_i_16 (in view: work.frame_controls_gen(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\frame_controls_gen.v:156:33:156:52:@N:MF179:@XP_MSG">frame_controls_gen.v(156)</a><!@TM:1723491293> | Found 16 by 16 bit equality operator ('==') un1_vres_i_16 (in view: work.frame_controls_gen(verilog))
Encoding state machine s_ram_sel[0:2] (in view: work.PIXEL_ROUTER_8_11(pixel_router))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine s_state[0:4] (in view: work.READ_LSRAM_8_16(read_lsram))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 240MB peak: 295MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:263:0:263:6:@W:BN132:@XP_MSG">cr_osd.v(263)</a><!@TM:1723491293> | Removing instance Video_Pipeline_0.video_processing_0.CR_OSD_0.HV_COUNTER_0.s_data_en_dly because it is equivalent to instance Video_Pipeline_0.video_processing_0.CR_OSD_0.data_valid_o. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 247MB peak: 295MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 245MB peak: 295MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 247MB peak: 295MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 247MB peak: 295MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 247MB peak: 295MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:408:0:408:6:@N:BN362:@XP_MSG">cr_osd.v(408)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_num_0.s_addr_offset[9] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:408:0:408:6:@N:BN362:@XP_MSG">cr_osd.v(408)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_num_0.s_addr_offset[8] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:408:0:408:6:@N:BN362:@XP_MSG">cr_osd.v(408)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_num_0.s_addr_offset[7] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:329:0:329:6:@N:BN362:@XP_MSG">cr_osd.v(329)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_counter[9] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:329:0:329:6:@N:BN362:@XP_MSG">cr_osd.v(329)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_counter[8] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:329:0:329:6:@N:BN362:@XP_MSG">cr_osd.v(329)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_counter[7] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 246MB peak: 295MB)


Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 298MB peak: 298MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:24s		    -5.57ns		3414 /      1662
   2		0h:00m:24s		    -5.57ns		3337 /      1662
   3		0h:00m:24s		    -5.53ns		3337 /      1662
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[1] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[2] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[3] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[4] (in view: work.VKPFSOC_TOP(verilog)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[5] (in view: work.VKPFSOC_TOP(verilog)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[6] (in view: work.VKPFSOC_TOP(verilog)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[7] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[8] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[9] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\apb_wrapper.vhd:469:4:469:6:@N:FX271:@XP_MSG">apb_wrapper.vhd(469)</a><!@TM:1723491293> | Replicating instance Video_Pipeline_0.apb3_if_0.horiz_resl_o[10] (in view: work.VKPFSOC_TOP(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   4		0h:00m:25s		    -5.58ns		3345 /      1672


   5		0h:00m:25s		    -5.58ns		3345 /      1672
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:316:0:316:6:@N:BN362:@XP_MSG">cr_osd.v(316)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_offset[9] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:316:0:316:6:@N:BN362:@XP_MSG">cr_osd.v(316)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_offset[8] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\hdl\cr_osd.v:316:0:316:6:@N:BN362:@XP_MSG">cr_osd.v(316)</a><!@TM:1723491293> | Removing sequential instance Video_Pipeline_0.video_processing_0.CR_OSD_0.obj_generator_0.s_addr_offset[7] (in view: work.VKPFSOC_TOP(verilog)) because it does not drive other instances.

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 304MB peak: 304MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 304MB peak: 305MB)


Finished mapping VKPFSOC_TOP
Multiprocessing finished at : Mon Aug 12 21:33:43 2024
Multiprocessing took 0h:00m:57s realtime, 0h:00m:06s cputime

<a name=mapperReport21></a>Summary of Compile Points :</a>
*************************** 
Name                                       Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CAVLC_H264_CAVLC_C                         Mapped     No database     Mon Aug 12 21:32:47 2024     Mon Aug 12 21:32:55 2024     0h:00m:07s     0h:00m:07s     No            
CAVLC_H264_CAVLC_Y_0                       Mapped     No database     Mon Aug 12 21:32:56 2024     Mon Aug 12 21:33:03 2024     0h:00m:07s     0h:00m:07s     No            
Intra420_luma_8s_1s                        Mapped     No database     Mon Aug 12 21:32:47 2024     Mon Aug 12 21:33:10 2024     0h:00m:22s     0h:00m:22s     No            
IMX334_IF_TOP                              Mapped     No database     Mon Aug 12 21:32:47 2024     Mon Aug 12 21:33:15 2024     0h:00m:28s     0h:00m:28s     No            
H264_Intra420_8s_1s                        Mapped     No database     Mon Aug 12 21:32:48 2024     Mon Aug 12 21:33:18 2024     0h:00m:30s     0h:00m:29s     No            
mipi_csi2_rx_embsync_detect_Z12_layer0     Mapped     No database     Mon Aug 12 21:33:19 2024     Mon Aug 12 21:33:24 2024     0h:00m:04s     0h:00m:05s     No            
H264_Iframe_Encoder_8s_1s_1s_22s           Mapped     No database     Mon Aug 12 21:33:04 2024     Mon Aug 12 21:33:26 2024     0h:00m:21s     0h:00m:21s     No            
Intra420_chroma_8s                         Mapped     No database     Mon Aug 12 21:33:15 2024     Mon Aug 12 21:33:32 2024     0h:00m:16s     0h:00m:16s     No            
mipi_csi2_rxdecoder_Z13_layer0             Mapped     No database     Mon Aug 12 21:33:26 2024     Mon Aug 12 21:33:32 2024     0h:00m:06s     0h:00m:06s     No            
h264_top                                   Mapped     No database     Mon Aug 12 21:33:25 2024     Mon Aug 12 21:33:34 2024     0h:00m:08s     0h:00m:09s     No            
VKPFSOC_TOP                                Mapped     No database     Mon Aug 12 21:33:13 2024     Mon Aug 12 21:33:43 2024     0h:00m:29s     0h:00m:29s     No            
============================================================================================================================================================================
Total number of compile points: 11
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP\VKPFSOC_TOP.srr:@XP_FILE">VKPFSOC_TOP.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\h264_top\h264_top.srr:@XP_FILE">h264_top.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\mipi_csi2_rxdecoder_Z13_layer0\mipi_csi2_rxdecoder_Z13_layer0.srr:@XP_FILE">mipi_csi2_rxdecoder_Z13_layer0.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\Intra420_chroma_8s\Intra420_chroma_8s.srr:@XP_FILE">Intra420_chroma_8s.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\H264_Iframe_Encoder_8s_1s_1s_22s\H264_Iframe_Encoder_8s_1s_1s_22s.srr:@XP_FILE">H264_Iframe_Encoder_8s_1s_1s_22s.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\mipi_csi2_rx_embsync_detect_Z12_layer0\mipi_csi2_rx_embsync_detect_Z12_layer0.srr:@XP_FILE">mipi_csi2_rx_embsync_detect_Z12_layer0.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\H264_Intra420_8s_1s\H264_Intra420_8s_1s.srr:@XP_FILE">H264_Intra420_8s_1s.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\IMX334_IF_TOP\IMX334_IF_TOP.srr:@XP_FILE">IMX334_IF_TOP.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\Intra420_luma_8s_1s\Intra420_luma_8s_1s.srr:@XP_FILE">Intra420_luma_8s_1s.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\CAVLC_H264_CAVLC_Y_0\CAVLC_H264_CAVLC_Y_0.srr:@XP_FILE">CAVLC_H264_CAVLC_Y_0.srr</a>
Linked File:  <a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\CAVLC_H264_CAVLC_C\CAVLC_H264_CAVLC_C.srr:@XP_FILE">CAVLC_H264_CAVLC_C.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:11s; Memory used current: 301MB peak: 302MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:00m:16s; Memory used current: 380MB peak: 380MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:00m:26s; Memory used current: 397MB peak: 397MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:00m:26s; Memory used current: 397MB peak: 398MB)


Start Writing Netlists (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:00m:34s; Memory used current: 167MB peak: 398MB)

Writing Analyst data base C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synwork\VKPFSOC_TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:00m:51s; Memory used current: 337MB peak: 398MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1723491293> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1723491293> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:01m:12s; Memory used current: 313MB peak: 398MB)


Finished Writing Netlists (Real Time elapsed 0h:02m:05s; CPU Time elapsed 0h:01m:12s; Memory used current: 313MB peak: 398MB)


Start final timing analysis (Real Time elapsed 0h:02m:08s; CPU Time elapsed 0h:01m:15s; Memory used current: 311MB peak: 398MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v:13:15:13:22:@W:MT246:@XP_MSG">pf_osc_c0_pf_osc_c0_0_pf_osc.v(13)</a><!@TM:1723491293> | Blackbox OSC_RC2MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pfsoc_init_monitor.v:71:12:71:26:@W:MT246:@XP_MSG">init_monitor_init_monitor_0_pfsoc_init_monitor.v(71)</a><!@TM:1723491293> | Blackbox BANKCTRL_GPIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pfsoc_init_monitor.v:63:12:63:26:@W:MT246:@XP_MSG">init_monitor_init_monitor_0_pfsoc_init_monitor.v(63)</a><!@TM:1723491293> | Blackbox BANKCTRL_HSIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pfsoc_init_monitor.v:44:53:44:59:@W:MT246:@XP_MSG">init_monitor_init_monitor_0_pfsoc_init_monitor.v(44)</a><!@TM:1723491293> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1723491293> | Found clock REF_CLK_PAD_P with period 6.73ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1723491293> | Found clock CAM1_RX_CLK_P with period 4.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1723491293> | Found clock osc_rc2mhz with period 500.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1723491293> | Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1723491293> | Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1723491293> | Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV with period 16.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1723491293> | Found clock Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 with period 5.88ns  


<a name=timingReport22></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Aug 12 21:34:51 2024
#


Top view:               VKPFSOC_TOP
Requested Frequency:    2.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\designer\VKPFSOC_TOP\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1723491293> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1723491293> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary23></a>Performance Summary</a>
*******************


Worst slack in design: -30.800

                                                                                                 Requested     Estimated     Requested     Estimated                 Clock                              Clock           
Starting Clock                                                                                   Frequency     Frequency     Period        Period        Slack       Type                               Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CAM1_RX_CLK_P                                                                                    250.0 MHz     NA            4.000         NA            NA          declared                           default_clkgroup
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                 125.0 MHz     8.1 MHz       8.000         124.097       -2.821      generated (from REF_CLK_PAD_P)     default_clkgroup
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                                 50.0 MHz      8.9 MHz       20.000        112.481       -5.440      generated (from REF_CLK_PAD_P)     default_clkgroup
REF_CLK_PAD_P                                                                                    148.5 MHz     NA            6.734         NA            NA          declared                           default_clkgroup
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                         170.0 MHz     11.0 MHz      5.882         91.247        -30.800     generated (from CAM1_RX_CLK_P)     default_clkgroup
Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     62.5 MHz      5.1 MHz       16.000        196.298       -2.651      generated (from CAM1_RX_CLK_P)     default_clkgroup
osc_rc2mhz                                                                                       2.0 MHz       NA            500.000       NA            NA          declared                           default_clkgroup
System                                                                                           100.0 MHz     96.1 MHz      10.000        10.405        -0.406      system                             system_clkgroup 
========================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships24></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                                      Ending                                                                                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                        CAM1_RX_CLK_P                                                                                 |  4.000       1.768    |  No paths    -      |  No paths    -       |  No paths    -    
System                                                                                        CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                              |  8.000       4.871    |  No paths    -      |  No paths    -       |  No paths    -    
System                                                                                        CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                              |  20.000      16.871   |  No paths    -      |  No paths    -       |  No paths    -    
System                                                                                        Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV  |  16.000      11.447   |  No paths    -      |  16.000      14.097  |  No paths    -    
System                                                                                        Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      |  5.882       -0.406   |  No paths    -      |  No paths    -       |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                              CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                              |  8.000       3.691    |  No paths    -      |  No paths    -       |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                              CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                              |  4.000       2.175    |  No paths    -      |  No paths    -       |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      |  0.235       -2.821   |  No paths    -      |  No paths    -       |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                              CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                              |  4.000       3.664    |  No paths    -      |  No paths    -       |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                              CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                              |  20.000      13.990   |  No paths    -      |  No paths    -       |  No paths    -    
CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      |  1.177       -5.440   |  No paths    -      |  No paths    -       |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV  Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV  |  16.000      11.140   |  No paths    -      |  8.000       7.664   |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV  Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      |  0.235       -2.651   |  No paths    -      |  No paths    -       |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      System                                                                                        |  5.882       -0.105   |  No paths    -      |  5.882       -0.130  |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                              |  0.235       -3.415   |  No paths    -      |  No paths    -       |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1                              |  1.177       -0.649   |  No paths    -      |  No paths    -       |  No paths    -    
Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0                      |  5.882       -30.800  |  No paths    -      |  No paths    -       |  No paths    -    
=====================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo25></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport26></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                                                                             Starting                                                                                                  Arrival           
Instance                                                                                     Reference                                                            Type     Pin     Net                 Time        Slack 
                                                                                             Clock                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15                             CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff                 0.218       -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.ddr_write_controller_enc_0.encoder_en_dly1     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       encoder_en_dly1     0.218       -2.399
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rbin[12]                          CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rbin[12]            0.218       -0.107
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[0]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[0]             0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[1]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[1]             0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[2]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[2]             0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[3]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[3]             0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[4]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[4]             0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[5]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[5]             0.218       -0.101
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.rptr[6]                           CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       rptr[6]             0.218       -0.101
=========================================================================================================================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                                                                       Starting                                                                                           Required           
Instance                                                               Reference                                                            Type     Pin     Net          Time         Slack 
                                                                       Clock                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[0]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[1]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[2]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[3]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[4]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[5]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[6]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[7]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[8]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[9]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      ALn     AND2_1_Y     0.235        -2.821
=============================================================================================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srr:srsfC:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srs:fp:585434:586220:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.056
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[0] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
dff                                                                    Net      -        -       1.605     -           541       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.823 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.926 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[0]     SLE      ALn      In      -         3.056 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.056 is 0.321(10.5%) logic and 2.735(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.056
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[5] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
dff                                                                    Net      -        -       1.605     -           541       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.823 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.926 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[5]     SLE      ALn      In      -         3.056 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.056 is 0.321(10.5%) logic and 2.735(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.056
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[6] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
dff                                                                    Net      -        -       1.605     -           541       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.823 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.926 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[6]     SLE      ALn      In      -         3.056 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.056 is 0.321(10.5%) logic and 2.735(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.056
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[7] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
dff                                                                    Net      -        -       1.605     -           541       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.823 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.926 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[7]     SLE      ALn      In      -         3.056 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.056 is 0.321(10.5%) logic and 2.735(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.235
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.235

    - Propagation time:                      3.056
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15 / Q
    Ending point:                            Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[8] / ALn
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.CORERESET_CLK_125MHz.CORERESET_0.dff_15       SLE      Q        Out     0.218     0.218 r     -         
dff                                                                    Net      -        -       1.605     -           541       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     A        In      -         1.823 r     -         
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.AND2_1                   AND2     Y        Out     0.103     1.926 r     -         
AND2_1_Y                                                               Net      -        -       1.130     -           117       
Video_Pipeline_0.h264_top_0.H264_DDR_WRITE_64.video_fifo_0.wbin[8]     SLE      ALn      In      -         3.056 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 3.056 is 0.321(10.5%) logic and 2.735(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1</a>
====================================



<a name=startingSlack31></a>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                                                            Arrival           
Instance                                       Reference                                                            Type     Pin     Net                           Time        Slack 
                                               Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.horiz_resl_o[0]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[0]     0.218       -5.440
Video_Pipeline_0.apb3_if_0.horiz_resl_o[4]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[4]     0.218       -5.429
Video_Pipeline_0.apb3_if_0.horiz_resl_o[6]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[6]     0.218       -5.403
Video_Pipeline_0.apb3_if_0.horiz_resl_o[7]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[7]     0.218       -5.395
Video_Pipeline_0.apb3_if_0.horiz_resl_o[8]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[8]     0.218       -5.376
Video_Pipeline_0.apb3_if_0.horiz_resl_o[5]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[5]     0.218       -5.365
Video_Pipeline_0.apb3_if_0.horiz_resl_o[2]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[2]     0.218       -5.364
Video_Pipeline_0.apb3_if_0.horiz_resl_o[1]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[1]     0.218       -5.358
Video_Pipeline_0.apb3_if_0.horiz_resl_o[9]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[9]     0.218       -5.357
Video_Pipeline_0.apb3_if_0.horiz_resl_o[3]     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      Q       apb3_if_0_horiz_resl_o[3]     0.218       -5.342
=====================================================================================================================================================================================


<a name=endingSlack32></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                                                                                                       Required           
Instance                Reference                                                            Type     Pin     Net                                                      Time         Slack 
                        Clock                                                                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
eLDmKC4F8lB7K2mw4m3     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79         1.177        -5.440
eLDmKC4F8lB7K2mwcDn     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtgaBFGohd     1.177        -5.432
eLDmKC4F8lB7K2mwc7J     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtgavaChb9     1.177        -5.424
eLDmKC4F8lB7K2mwc23     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtgaeh7LIt     1.177        -5.416
eLDmKC4F8lB7K2mwcxn     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfL9o3EDd     1.177        -5.408
eLDmKC4F8lB7K2mwcrJ     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfLsvz779     1.177        -5.400
eLDmKC4F8lB7K2mwcm3     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfLb2v02t     1.177        -5.392
eLDmKC4F8lB7K2mwchn     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfK69rtxd     1.177        -5.384
eLDmKC4F8lB7K2mwcbJ     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfKpGnmr9     1.177        -5.376
eLDmKC4F8lB7K2mwbI3     CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfJLbjfmt     1.177        -5.368
==========================================================================================================================================================================================



<a name=worstPaths33></a>Worst Path Information</a>
<a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srr:srsfC:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srs:fp:604228:614272:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.177
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.177

    - Propagation time:                      6.617
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.440

    Number of logic level(s):                26
    Starting point:                          Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.horiz_resl_o[0]                  SLE         Q         Out     0.218     0.218 r     -         
apb3_if_0_horiz_resl_o[0]                                   Net         -         -       0.697     -           14        
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        B         In      -         0.915 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        FCO       Out     0.328     1.243 r     -         
rEkksJ8haF3K94qok8mi3zgE4bHCJqDba                           Net         -         -       0.000     -           1         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        FCI       In      -         1.243 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        S         Out     0.300     1.543 r     -         
da5h1y4f9sFAnaf52IGG17                                      Net         -         -       0.118     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        A         In      -         1.661 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        FCO       Out     0.285     1.946 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl7                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCI       In      -         1.946 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCO       Out     0.008     1.954 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl8                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCI       In      -         1.954 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCO       Out     0.008     1.962 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl9                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCI       In      -         1.962 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCO       Out     0.008     1.970 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlA                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCI       In      -         1.970 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCO       Out     0.008     1.978 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlB                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCI       In      -         1.978 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCO       Out     0.008     1.986 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlC                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCI       In      -         1.986 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCO       Out     0.008     1.994 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlD                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCI       In      -         1.994 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCO       Out     0.008     2.002 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlE                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCI       In      -         2.002 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCO       Out     0.008     2.010 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlF                                Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCI       In      -         2.010 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCO       Out     0.008     2.018 r     -         
f4H9t0uLra6HqBvpEs2ky83i8rora                               Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCI       In      -         2.018 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCO       Out     0.008     2.026 r     -         
bLgw1zJlb1bGbaKw0u35CBcaDvJnbjGJjmp                         Net         -         -       0.810     -           39        
qdwhak0Ivioqt8Jm5p4hDm3                                     CFG4        B         In      -         2.836 r     -         
qdwhak0Ivioqt8Jm5p4hDm3                                     CFG4        Y         Out     0.088     2.924 f     -         
qdwhak0Ivioqt8Jm5p4hDm3                                     Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[10]     In      -         3.536 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.718 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.842 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     6.127 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         6.127 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     6.135 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         6.135 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     6.143 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         6.143 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     6.151 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         6.151 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     6.159 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         6.159 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     6.167 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         6.167 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     6.175 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         6.175 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     6.183 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         6.183 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     6.191 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         6.191 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     6.199 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         6.199 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.499 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.617 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.617 is 4.138(62.5%) logic and 2.479(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.177
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.177

    - Propagation time:                      6.617
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.440

    Number of logic level(s):                26
    Starting point:                          Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.horiz_resl_o[0]                  SLE         Q         Out     0.218     0.218 r     -         
apb3_if_0_horiz_resl_o[0]                                   Net         -         -       0.697     -           14        
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        B         In      -         0.915 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        FCO       Out     0.328     1.243 r     -         
rEkksJ8haF3K94qok8mi3zgE4bHCJqDba                           Net         -         -       0.000     -           1         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        FCI       In      -         1.243 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        FCO       Out     0.008     1.251 r     -         
rEkksJ8haF3K94qok8mi3zgE4bHCJqDbb                           Net         -         -       0.000     -           1         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbc           ARI1        FCI       In      -         1.251 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbc           ARI1        S         Out     0.300     1.551 r     -         
da5h1y4f9sFAnaf52IGG18                                      Net         -         -       0.118     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        A         In      -         1.669 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCO       Out     0.285     1.954 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl8                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCI       In      -         1.954 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCO       Out     0.008     1.962 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl9                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCI       In      -         1.962 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCO       Out     0.008     1.970 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlA                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCI       In      -         1.970 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCO       Out     0.008     1.978 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlB                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCI       In      -         1.978 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCO       Out     0.008     1.986 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlC                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCI       In      -         1.986 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCO       Out     0.008     1.994 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlD                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCI       In      -         1.994 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCO       Out     0.008     2.002 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlE                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCI       In      -         2.002 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCO       Out     0.008     2.010 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlF                                Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCI       In      -         2.010 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCO       Out     0.008     2.018 r     -         
f4H9t0uLra6HqBvpEs2ky83i8rora                               Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCI       In      -         2.018 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCO       Out     0.008     2.026 r     -         
bLgw1zJlb1bGbaKw0u35CBcaDvJnbjGJjmp                         Net         -         -       0.810     -           39        
qdwhak0Ivioqt8Jm5p4hDm3                                     CFG4        B         In      -         2.836 r     -         
qdwhak0Ivioqt8Jm5p4hDm3                                     CFG4        Y         Out     0.088     2.924 f     -         
qdwhak0Ivioqt8Jm5p4hDm3                                     Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[10]     In      -         3.536 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.718 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.842 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     6.127 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         6.127 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     6.135 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         6.135 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     6.143 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         6.143 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     6.151 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         6.151 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     6.159 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         6.159 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     6.167 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         6.167 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     6.175 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         6.175 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     6.183 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         6.183 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     6.191 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         6.191 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     6.199 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         6.199 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.499 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.617 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.617 is 4.138(62.5%) logic and 2.479(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.177
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.177

    - Propagation time:                      6.617
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.440

    Number of logic level(s):                26
    Starting point:                          Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.horiz_resl_o[0]                  SLE         Q         Out     0.218     0.218 r     -         
apb3_if_0_horiz_resl_o[0]                                   Net         -         -       0.697     -           14        
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        B         In      -         0.915 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        FCO       Out     0.328     1.243 r     -         
rEkksJ8haF3K94qok8mi3zgE4bHCJqDba                           Net         -         -       0.000     -           1         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        FCI       In      -         1.243 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        S         Out     0.300     1.543 r     -         
da5h1y4f9sFAnaf52IGG17                                      Net         -         -       0.118     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        A         In      -         1.661 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        FCO       Out     0.285     1.946 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl7                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCI       In      -         1.946 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCO       Out     0.008     1.954 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl8                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCI       In      -         1.954 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCO       Out     0.008     1.962 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl9                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCI       In      -         1.962 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCO       Out     0.008     1.970 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlA                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCI       In      -         1.970 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCO       Out     0.008     1.978 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlB                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCI       In      -         1.978 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCO       Out     0.008     1.986 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlC                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCI       In      -         1.986 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCO       Out     0.008     1.994 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlD                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCI       In      -         1.994 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCO       Out     0.008     2.002 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlE                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCI       In      -         2.002 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCO       Out     0.008     2.010 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlF                                Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCI       In      -         2.010 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCO       Out     0.008     2.018 r     -         
f4H9t0uLra6HqBvpEs2ky83i8rora                               Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCI       In      -         2.018 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCO       Out     0.008     2.026 r     -         
bLgw1zJlb1bGbaKw0u35CBcaDvJnbjGJjmp                         Net         -         -       0.810     -           39        
bB8wfrip3aImxzkrtxdqF7om3                                   CFG4        B         In      -         2.836 r     -         
bB8wfrip3aImxzkrtxdqF7om3                                   CFG4        Y         Out     0.088     2.924 f     -         
bB8wfrip3aImxzkrtxdqF7om3                                   Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[1]      In      -         3.536 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.718 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.842 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     6.127 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         6.127 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     6.135 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         6.135 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     6.143 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         6.143 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     6.151 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         6.151 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     6.159 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         6.159 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     6.167 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         6.167 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     6.175 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         6.175 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     6.183 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         6.183 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     6.191 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         6.191 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     6.199 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         6.199 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.499 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.617 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.617 is 4.138(62.5%) logic and 2.479(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.177
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.177

    - Propagation time:                      6.617
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.440

    Number of logic level(s):                26
    Starting point:                          Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.horiz_resl_o[0]                  SLE         Q         Out     0.218     0.218 r     -         
apb3_if_0_horiz_resl_o[0]                                   Net         -         -       0.697     -           14        
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        B         In      -         0.915 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        FCO       Out     0.328     1.243 r     -         
rEkksJ8haF3K94qok8mi3zgE4bHCJqDba                           Net         -         -       0.000     -           1         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        FCI       In      -         1.243 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        S         Out     0.300     1.543 r     -         
da5h1y4f9sFAnaf52IGG17                                      Net         -         -       0.118     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        A         In      -         1.661 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        FCO       Out     0.285     1.946 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl7                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCI       In      -         1.946 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCO       Out     0.008     1.954 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl8                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCI       In      -         1.954 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCO       Out     0.008     1.962 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl9                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCI       In      -         1.962 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCO       Out     0.008     1.970 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlA                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCI       In      -         1.970 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCO       Out     0.008     1.978 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlB                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCI       In      -         1.978 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCO       Out     0.008     1.986 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlC                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCI       In      -         1.986 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCO       Out     0.008     1.994 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlD                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCI       In      -         1.994 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCO       Out     0.008     2.002 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlE                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCI       In      -         2.002 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCO       Out     0.008     2.010 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlF                                Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCI       In      -         2.010 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCO       Out     0.008     2.018 r     -         
f4H9t0uLra6HqBvpEs2ky83i8rora                               Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCI       In      -         2.018 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCO       Out     0.008     2.026 r     -         
bLgw1zJlb1bGbaKw0u35CBcaDvJnbjGJjmp                         Net         -         -       0.810     -           39        
qdwhak0Ivioqt8Jm5p4hEhn                                     CFG4        B         In      -         2.836 r     -         
qdwhak0Ivioqt8Jm5p4hEhn                                     CFG4        Y         Out     0.088     2.924 f     -         
qdwhak0Ivioqt8Jm5p4hEhn                                     Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[2]      In      -         3.536 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.718 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.842 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     6.127 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         6.127 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     6.135 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         6.135 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     6.143 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         6.143 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     6.151 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         6.151 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     6.159 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         6.159 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     6.167 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         6.167 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     6.175 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         6.175 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     6.183 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         6.183 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     6.191 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         6.191 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     6.199 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         6.199 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.499 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.617 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.617 is 4.138(62.5%) logic and 2.479(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.177
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.177

    - Propagation time:                      6.617
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.440

    Number of logic level(s):                26
    Starting point:                          Video_Pipeline_0.apb3_if_0.horiz_resl_o[0] / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.apb3_if_0.horiz_resl_o[0]                  SLE         Q         Out     0.218     0.218 r     -         
apb3_if_0_horiz_resl_o[0]                                   Net         -         -       0.697     -           14        
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        B         In      -         0.915 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xba           ARI1        FCO       Out     0.328     1.243 r     -         
rEkksJ8haF3K94qok8mi3zgE4bHCJqDba                           Net         -         -       0.000     -           1         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        FCI       In      -         1.243 r     -         
eccu6Kt3jlqoii5yKsb3e3jrsznf3xeBuvg73sbrgvtpl1xbb           ARI1        S         Out     0.300     1.543 r     -         
da5h1y4f9sFAnaf52IGG17                                      Net         -         -       0.118     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        A         In      -         1.661 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl7                 ARI1        FCO       Out     0.285     1.946 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl7                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCI       In      -         1.946 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl8                 ARI1        FCO       Out     0.008     1.954 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl8                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCI       In      -         1.954 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjfl9                 ARI1        FCO       Out     0.008     1.962 r     -         
bcCj45JIGjgighaLK1xnK4xw4vl9                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCI       In      -         1.962 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflA                 ARI1        FCO       Out     0.008     1.970 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlA                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCI       In      -         1.970 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflB                 ARI1        FCO       Out     0.008     1.978 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlB                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCI       In      -         1.978 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflC                 ARI1        FCO       Out     0.008     1.986 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlC                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCI       In      -         1.986 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflD                 ARI1        FCO       Out     0.008     1.994 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlD                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCI       In      -         1.994 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflE                 ARI1        FCO       Out     0.008     2.002 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlE                                Net         -         -       0.000     -           1         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCI       In      -         2.002 r     -         
ly2on4hwjlwKqIhmt0KL9inoznLgbpmrsLDu7mkjflF                 ARI1        FCO       Out     0.008     2.010 r     -         
bcCj45JIGjgighaLK1xnK4xw4vlF                                Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCI       In      -         2.010 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Kra               ARI1        FCO       Out     0.008     2.018 r     -         
f4H9t0uLra6HqBvpEs2ky83i8rora                               Net         -         -       0.000     -           1         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCI       In      -         2.018 r     -         
bntgIi6DCrnkxklw8ipG412gJwG1qhbrIBpcorrgq1Krb               ARI1        FCO       Out     0.008     2.026 r     -         
bLgw1zJlb1bGbaKw0u35CBcaDvJnbjGJjmp                         Net         -         -       0.810     -           39        
qdwhak0Ivioqt8Jm5p4hEbJ                                     CFG4        B         In      -         2.836 r     -         
qdwhak0Ivioqt8Jm5p4hEbJ                                     CFG4        Y         Out     0.088     2.924 f     -         
qdwhak0Ivioqt8Jm5p4hEbJ                                     Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[3]      In      -         3.536 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.718 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.842 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     6.127 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         6.127 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     6.135 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         6.135 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     6.143 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         6.143 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     6.151 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         6.151 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     6.159 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         6.159 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     6.167 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         6.167 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     6.175 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         6.175 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     6.183 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         6.183 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     6.191 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         6.191 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     6.199 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         6.199 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.499 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.617 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.617 is 4.138(62.5%) logic and 2.479(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport34></a>Detailed Report for Clock: Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0</a>
====================================



<a name=startingSlack35></a>Starting Points with Worst Slack</a>
********************************

                                                                                Starting                                                                                                          Arrival            
Instance                                                                        Reference                                                                    Type     Pin     Net                 Time        Slack  
                                                                                Clock                                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o           Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       encoder_en_o        0.218       -30.800
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_15     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       dff                 0.218       -30.590
ortILgB7gFahn                                                                   Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       ortILgB7gFahn       0.218       -30.506
b22GpHujaA068bJ                                                                 Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       b22GpHujaA068bJ     0.218       -30.438
ortILgB7gFam3                                                                   Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       ortILgB7gFam3       0.218       -30.426
b22GpHujaA07GI3                                                                 Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       b22GpHujaA07GI3     0.201       -30.422
b22GpHujaA07HbJ                                                                 Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       b22GpHujaA07HbJ     0.218       -30.393
ortILgB7gFarJ                                                                   Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       ortILgB7gFarJ       0.218       -30.382
b22GpHujaA068m3                                                                 Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       b22GpHujaA068m3     0.218       -30.358
b22GpHujaA07o7J                                                                 Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE      Q       b22GpHujaA07o7J     0.201       -30.354
=====================================================================================================================================================================================================================


<a name=endingSlack36></a>Ending Points with Worst Slack</a>
******************************

                                            Starting                                                                                                                                         Required            
Instance                                    Reference                                                                    Type         Pin           Net                                      Time         Slack  
                                            Clock                                                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cILvwjhcFvpo8yowb6g423                      Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE          D             k1sxxgxavBtb7Aul2Ajx6s5drw7oH7II1K23     5.882        -30.800
cILvwjhcFvpo8yowb6g4xn                      Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE          D             k1sxxgxavBtb7Aul2Ajx6s5dsbpFuah21Km3     5.882        -30.676
cILvwjhcFvpo8yowb6g4m3                      Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE          D             k1sxxgxavBtb7Aul2Ajx6s5dsf6i4o25Jhhn     5.882        -30.634
cILvwjhcFvpo8yowb6g4rJ                      Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE          D             k1sxxgxavBtb7Aul2Ajx6s5dsdtKm6nEDDhn     5.882        -30.634
p5JcwqB5nb74yb3het8fv7J                     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE          D             k1sxxgxavBtb7Aul2Ajx6s5drxC2bfvxvv7J     5.882        -30.528
gfddak64fHEEsavneraaLolwjoskpK9tALeqDba     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     RAM64x12     W_DATA[0]     bB8wfrijv2At30uelbpns7G7J                5.807        -30.469
gfddak64fHEEsavnDsCmm1B50JkFrersmL34vl6     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     RAM64x12     W_DATA[0]     bB8wfrijv2At30uelbpns7G7J                5.807        -30.469
gfddak64fHEEsavo0u2xzFpEI2dysjLqBagIdwq     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     RAM64x12     W_DATA[0]     bB8wfrijv2At30uelbpns7G7J                5.807        -30.469
rs0h37tBBwoFwB7tamb55fkkxsIJyxIra           Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     RAM64x12     W_DATA[0]     bB8wfrijv2At30uelbpns7G7J                5.807        -30.469
p5JcwqB5nb74yb3het8fvxn                     Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0     SLE          D             k1sxxgxavBtb7Aul2Ajx6s5dsezlsdCt7om3     5.882        -30.404
=================================================================================================================================================================================================================



<a name=worstPaths37></a>Worst Path Information</a>
<a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srr:srsfC:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srs:fp:669827:672683:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      36.683
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -30.800

    Number of logic level(s):                6
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            cILvwjhcFvpo8yowb6g423 / D
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                     Pin      Pin                Arrival      No. of    
Name                                                                      Type     Name     Dir     Delay      Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o     SLE      Q        Out     0.218      0.218 r      -         
encoder_en_o                                                              Net      -        -       1.118      -            124       
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     B        In      -          1.336 r      -         
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     Y        Out     0.169      1.506 r      -         
AND2_0_Y                                                                  Net      -        -       0.124      -            2         
bHr92zp7ix7A                                                              CFG4     C        In      -          1.630 r      -         
bHr92zp7ix7A                                                              CFG4     Y        Out     0.148      1.778 r      -         
bHr92zp7ix7A                                                              Net      -        -       32.795     -            16215     
i1H8g4FIHlHnC9xz                                                          CFG3     C        In      -          34.572 r     -         
i1H8g4FIHlHnC9xz                                                          CFG3     Y        Out     0.148      34.720 r     -         
i1H8g4FIHlHnC9xz                                                          Net      -        -       0.649      -            7         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     C        In      -          35.369 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     Y        Out     0.148      35.517 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    Net      -        -       0.124      -            2         
fee1qsoiDEDFKdmhIrb                                                       CFG4     C        In      -          35.641 r     -         
fee1qsoiDEDFKdmhIrb                                                       CFG4     Y        Out     0.148      35.789 r     -         
fee1qsoiDEDFKdmhIrb                                                       Net      -        -       0.563      -            4         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHFyLdKgimjarJ        CFG4     D        In      -          36.353 r     -         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHFyLdKgimjarJ        CFG4     Y        Out     0.212      36.565 f     -         
k1sxxgxavBtb7Aul2Ajx6s5drw7oH7II1K23                                      Net      -        -       0.118      -            1         
cILvwjhcFvpo8yowb6g423                                                    SLE      D        In      -          36.683 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 36.683 is 1.191(3.2%) logic and 35.491(96.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      36.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -30.676

    Number of logic level(s):                6
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            cILvwjhcFvpo8yowb6g4xn / D
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                     Pin      Pin                Arrival      No. of    
Name                                                                      Type     Name     Dir     Delay      Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o     SLE      Q        Out     0.218      0.218 r      -         
encoder_en_o                                                              Net      -        -       1.118      -            124       
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     B        In      -          1.336 r      -         
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     Y        Out     0.169      1.506 r      -         
AND2_0_Y                                                                  Net      -        -       0.124      -            2         
bHr92zp7ix7A                                                              CFG4     C        In      -          1.630 r      -         
bHr92zp7ix7A                                                              CFG4     Y        Out     0.148      1.778 r      -         
bHr92zp7ix7A                                                              Net      -        -       32.795     -            16215     
i1H8g4FIHlHnC9xz                                                          CFG3     C        In      -          34.572 r     -         
i1H8g4FIHlHnC9xz                                                          CFG3     Y        Out     0.148      34.720 r     -         
i1H8g4FIHlHnC9xz                                                          Net      -        -       0.649      -            7         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     C        In      -          35.369 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     Y        Out     0.148      35.517 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    Net      -        -       0.124      -            2         
fee1qsoiDEDFKdmhIrb                                                       CFG4     C        In      -          35.641 r     -         
fee1qsoiDEDFKdmhIrb                                                       CFG4     Y        Out     0.148      35.789 r     -         
fee1qsoiDEDFKdmhIrb                                                       Net      -        -       0.563      -            4         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHGd34wusIjabJ        CFG3     B        In      -          36.353 r     -         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHGd34wusIjabJ        CFG3     Y        Out     0.088      36.440 f     -         
k1sxxgxavBtb7Aul2Ajx6s5dsbpFuah21Km3                                      Net      -        -       0.118      -            1         
cILvwjhcFvpo8yowb6g4xn                                                    SLE      D        In      -          36.558 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 36.558 is 1.067(2.9%) logic and 35.491(97.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      36.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -30.635

    Number of logic level(s):                6
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            cILvwjhcFvpo8yowb6g4m3 / D
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                     Pin      Pin                Arrival      No. of    
Name                                                                      Type     Name     Dir     Delay      Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o     SLE      Q        Out     0.218      0.218 r      -         
encoder_en_o                                                              Net      -        -       1.118      -            124       
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     B        In      -          1.336 r      -         
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     Y        Out     0.169      1.506 r      -         
AND2_0_Y                                                                  Net      -        -       0.124      -            2         
bHr92zp7ix7A                                                              CFG4     C        In      -          1.630 r      -         
bHr92zp7ix7A                                                              CFG4     Y        Out     0.148      1.778 r      -         
bHr92zp7ix7A                                                              Net      -        -       32.795     -            16215     
i1H8g4FIHlHnC9xz                                                          CFG3     C        In      -          34.572 r     -         
i1H8g4FIHlHnC9xz                                                          CFG3     Y        Out     0.148      34.720 r     -         
i1H8g4FIHlHnC9xz                                                          Net      -        -       0.649      -            7         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     C        In      -          35.369 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     Y        Out     0.148      35.517 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    Net      -        -       0.124      -            2         
fee1qsoiDEDFKdmhIrb                                                       CFG4     C        In      -          35.641 r     -         
fee1qsoiDEDFKdmhIrb                                                       CFG4     Y        Out     0.148      35.789 r     -         
fee1qsoiDEDFKdmhIrb                                                       Net      -        -       0.563      -            4         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHGhJJ68DL0iI3        CFG3     A        In      -          36.353 r     -         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHGhJJ68DL0iI3        CFG3     Y        Out     0.046      36.399 f     -         
k1sxxgxavBtb7Aul2Ajx6s5dsf6i4o25Jhhn                                      Net      -        -       0.118      -            1         
cILvwjhcFvpo8yowb6g4m3                                                    SLE      D        In      -          36.517 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 36.517 is 1.025(2.8%) logic and 35.491(97.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      36.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -30.635

    Number of logic level(s):                6
    Starting point:                          Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o / Q
    Ending point:                            cILvwjhcFvpo8yowb6g4rJ / D
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                     Pin      Pin                Arrival      No. of    
Name                                                                      Type     Name     Dir     Delay      Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.video_processing_0.frame_controls_gen_0.encoder_en_o     SLE      Q        Out     0.218      0.218 r      -         
encoder_en_o                                                              Net      -        -       1.118      -            124       
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     B        In      -          1.336 r      -         
Video_Pipeline_0.h264_top_0.AND2_0                                        AND2     Y        Out     0.169      1.506 r      -         
AND2_0_Y                                                                  Net      -        -       0.124      -            2         
bHr92zp7ix7A                                                              CFG4     C        In      -          1.630 r      -         
bHr92zp7ix7A                                                              CFG4     Y        Out     0.148      1.778 r      -         
bHr92zp7ix7A                                                              Net      -        -       32.795     -            16215     
i1H8g4FIHlHnC9xz                                                          CFG3     C        In      -          34.572 r     -         
i1H8g4FIHlHnC9xz                                                          CFG3     Y        Out     0.148      34.720 r     -         
i1H8g4FIHlHnC9xz                                                          Net      -        -       0.649      -            7         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     C        In      -          35.369 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    CFG4     Y        Out     0.148      35.517 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                    Net      -        -       0.124      -            2         
fee1qsoiDEDFKdmhIrb                                                       CFG4     C        In      -          35.641 r     -         
fee1qsoiDEDFKdmhIrb                                                       CFG4     Y        Out     0.148      35.789 r     -         
fee1qsoiDEDFKdmhIrb                                                       Net      -        -       0.563      -            4         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHGf79peziuEI3        CFG3     A        In      -          36.353 r     -         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHGf79peziuEI3        CFG3     Y        Out     0.046      36.399 f     -         
k1sxxgxavBtb7Aul2Ajx6s5dsdtKm6nEDDhn                                      Net      -        -       0.118      -            1         
cILvwjhcFvpo8yowb6g4rJ                                                    SLE      D        In      -          36.517 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 36.517 is 1.025(2.8%) logic and 35.491(97.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      36.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -30.590

    Number of logic level(s):                6
    Starting point:                          Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_15 / Q
    Ending point:                            cILvwjhcFvpo8yowb6g423 / D
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                                           Pin      Pin                Arrival      No. of    
Name                                                                            Type     Name     Dir     Delay      Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_15     SLE      Q        Out     0.218      0.218 r      -         
dff                                                                             Net      -        -       0.974      -            4         
Video_Pipeline_0.h264_top_0.AND2_0                                              AND2     A        In      -          1.192 r      -         
Video_Pipeline_0.h264_top_0.AND2_0                                              AND2     Y        Out     0.103      1.295 r      -         
AND2_0_Y                                                                        Net      -        -       0.124      -            2         
bHr92zp7ix7A                                                                    CFG4     C        In      -          1.419 r      -         
bHr92zp7ix7A                                                                    CFG4     Y        Out     0.148      1.567 r      -         
bHr92zp7ix7A                                                                    Net      -        -       32.795     -            16215     
i1H8g4FIHlHnC9xz                                                                CFG3     C        In      -          34.362 r     -         
i1H8g4FIHlHnC9xz                                                                CFG3     Y        Out     0.148      34.510 r     -         
i1H8g4FIHlHnC9xz                                                                Net      -        -       0.649      -            7         
da5hpbJ9vEjtzzbGbsLb7e                                                          CFG4     C        In      -          35.159 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                          CFG4     Y        Out     0.148      35.307 r     -         
da5hpbJ9vEjtzzbGbsLb7e                                                          Net      -        -       0.124      -            2         
fee1qsoiDEDFKdmhIrb                                                             CFG4     C        In      -          35.431 r     -         
fee1qsoiDEDFKdmhIrb                                                             CFG4     Y        Out     0.148      35.578 r     -         
fee1qsoiDEDFKdmhIrb                                                             Net      -        -       0.563      -            4         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHFyLdKgimjarJ              CFG4     D        In      -          36.142 r     -         
mlqJhu2x8p0CGlDBAhw0orevKAE62nJ6a8g8tF65b0y6m3BC6u79wHFyLdKgimjarJ              CFG4     Y        Out     0.212      36.354 f     -         
k1sxxgxavBtb7Aul2Ajx6s5drw7oH7II1K23                                            Net      -        -       0.118      -            1         
cILvwjhcFvpo8yowb6g423                                                          SLE      D        In      -          36.472 f     -         
============================================================================================================================================
Total path delay (propagation time + setup) of 36.472 is 1.125(3.1%) logic and 35.347(96.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport38></a>Detailed Report for Clock: Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV</a>
====================================



<a name=startingSlack39></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                              Starting                                                                                                                                     Arrival           
Instance                                                                                                                                      Reference                                                                                        Type     Pin     Net                        Time        Slack 
                                                                                                                                              Clock                                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep                                                               Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       dff_15_rep                 0.218       -2.651
Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L3.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done     Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       bit_align_done             0.218       -2.634
Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L2.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done     Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       bit_align_done             0.218       -2.602
Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L1.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done     Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       bit_align_done             0.218       -2.521
Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.CORERXIODBITALIGN_C1_L0.CORERXIODBITALIGN_C1_0.u_CoreRxIODBitAlign.bit_align_done     Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       bit_align_done             0.218       -2.454
c5rr9stzdcqK17rHe4rom3                                                                                                                        Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       c5rr9stzdcqK17rHe4rom3     0.218       -0.101
c5rr9stzdcqK17rHe4rorJ                                                                                                                        Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       c5rr9stzdcqK17rHe4rorJ     0.218       -0.101
c5rr9stzdcqK17rHe4roxn                                                                                                                        Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       c5rr9stzdcqK17rHe4roxn     0.218       -0.101
c5rr9stzdcqK17rHe4ro23                                                                                                                        Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       c5rr9stzdcqK17rHe4ro23     0.218       -0.101
c5rr9stzdcqK17rHe4ro7J                                                                                                                        Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE      Q       c5rr9stzdcqK17rHe4ro7J     0.218       -0.101
=============================================================================================================================================================================================================================================================================================================


<a name=endingSlack40></a>Ending Points with Worst Slack</a>
******************************

                                                                               Starting                                                                                                                                                   Required           
Instance                                                                       Reference                                                                                        Type        Pin               Net                         Time         Slack 
                                                                               Clock                                                                                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgq                                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     RAM1K20     A_DOUT_ARST_N     bsb09cBEEaAj77a             -0.247       -2.651
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgr                                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     RAM1K20     A_DOUT_ARST_N     bsb09cBEEaAj77a             -0.247       -2.651
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgs                                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     RAM1K20     A_DOUT_ARST_N     bsb09cBEEaAj77a             -0.247       -2.651
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgt                                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     RAM1K20     A_DOUT_ARST_N     bsb09cBEEaAj77a             -0.247       -2.651
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgu                                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     RAM1K20     A_DOUT_ARST_N     bsb09cBEEaAj77a             -0.247       -2.651
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgv                                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     RAM1K20     A_DOUT_ARST_N     bsb09cBEEaAj77a             -0.247       -2.651
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgw                                              Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     RAM1K20     A_DOUT_ARST_N     bsb09cBEEaAj77a             -0.247       -2.651
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_0     Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE         ALn               un1_INTERNAL_RST_arst_i     0.235        -2.634
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_1     Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE         ALn               un1_INTERNAL_RST_arst_i     0.235        -2.634
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C1_0.CORERESET_PF_C1_0.dff_2     Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV     SLE         ALn               un1_INTERNAL_RST_arst_i     0.235        -2.634
=============================================================================================================================================================================================================================================================



<a name=worstPaths41></a>Worst Path Information</a>
<a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srr:srsfC:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srs:fp:702138:703122:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      0.235
    - Setup time:                            0.482
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.247

    - Propagation time:                      2.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.651

    Number of logic level(s):                1
    Starting point:                          Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep / Q
    Ending point:                            rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgq / A_DOUT_ARST_N
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin A_CLK

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                                                        Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep             SLE         Q                 Out     0.218     0.218 r     -         
dff_15_rep                                                                                  Net         -                 -       0.680     -           1         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      A                 In      -         0.898 r     -         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      Y                 Out     0.337     1.235 r     -         
dff_arst_0                                                                                  Net         -                 -       1.170     -           892       
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgq                                                           RAM1K20     A_DOUT_ARST_N     In      -         2.405 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 2.887 is 1.037(35.9%) logic and 1.850(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.235
    - Setup time:                            0.482
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.247

    - Propagation time:                      2.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.651

    Number of logic level(s):                1
    Starting point:                          Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep / Q
    Ending point:                            rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgw / A_DOUT_ARST_N
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin A_CLK

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                                                        Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep             SLE         Q                 Out     0.218     0.218 r     -         
dff_15_rep                                                                                  Net         -                 -       0.680     -           1         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      A                 In      -         0.898 r     -         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      Y                 Out     0.337     1.235 r     -         
dff_arst_0                                                                                  Net         -                 -       1.170     -           892       
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgw                                                           RAM1K20     A_DOUT_ARST_N     In      -         2.405 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 2.887 is 1.037(35.9%) logic and 1.850(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.235
    - Setup time:                            0.482
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.247

    - Propagation time:                      2.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.651

    Number of logic level(s):                1
    Starting point:                          Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep / Q
    Ending point:                            rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgv / A_DOUT_ARST_N
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin A_CLK

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                                                        Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep             SLE         Q                 Out     0.218     0.218 r     -         
dff_15_rep                                                                                  Net         -                 -       0.680     -           1         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      A                 In      -         0.898 r     -         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      Y                 Out     0.337     1.235 r     -         
dff_arst_0                                                                                  Net         -                 -       1.170     -           892       
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgv                                                           RAM1K20     A_DOUT_ARST_N     In      -         2.405 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 2.887 is 1.037(35.9%) logic and 1.850(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.235
    - Setup time:                            0.482
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.247

    - Propagation time:                      2.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.651

    Number of logic level(s):                1
    Starting point:                          Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep / Q
    Ending point:                            rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgu / A_DOUT_ARST_N
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin A_CLK

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                                                        Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep             SLE         Q                 Out     0.218     0.218 r     -         
dff_15_rep                                                                                  Net         -                 -       0.680     -           1         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      A                 In      -         0.898 r     -         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      Y                 Out     0.337     1.235 r     -         
dff_arst_0                                                                                  Net         -                 -       1.170     -           892       
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgu                                                           RAM1K20     A_DOUT_ARST_N     In      -         2.405 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 2.887 is 1.037(35.9%) logic and 1.850(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.235
    - Setup time:                            0.482
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         -0.247

    - Propagation time:                      2.405
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.651

    Number of logic level(s):                1
    Starting point:                          Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep / Q
    Ending point:                            rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgt / A_DOUT_ARST_N
    The start point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_IOD_GENERIC_RX_C0_0/PF_IOD_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin A_CLK

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                                                        Type        Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep             SLE         Q                 Out     0.218     0.218 r     -         
dff_15_rep                                                                                  Net         -                 -       0.680     -           1         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      A                 In      -         0.898 r     -         
Video_Pipeline_0.IMX334_IF_TOP_0.CORERESET_PF_C2_0.CORERESET_PF_C2_0.dff_15_rep_RNIVO8D     CLKINT      Y                 Out     0.337     1.235 r     -         
dff_arst_0                                                                                  Net         -                 -       1.170     -           892       
rrKCJhgGyFsoGJBndJrh6HfGqJEG3uKgt                                                           RAM1K20     A_DOUT_ARST_N     In      -         2.405 r     -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 2.887 is 1.037(35.9%) logic and 1.850(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport42></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack43></a>Starting Points with Worst Slack</a>
********************************

                               Starting                                                      Arrival           
Instance                       Reference     Type     Pin     Net                            Time        Slack 
                               Clock                                                                           
---------------------------------------------------------------------------------------------------------------
jzhBI12itiClBba1kIGtBuqm8t     System        SLE      Q       jzhBI12itiClBba1kIGtBuqm8t     0.218       -0.406
jzhBI12itiClBba1kIGtB056nd     System        SLE      Q       jzhBI12itiClBba1kIGtB056nd     0.218       -0.398
jzhBI12itiClBba1kIGtB6LdD9     System        SLE      Q       jzhBI12itiClBba1kIGtB6LdD9     0.218       -0.390
jzhBI12itiClBba1kIGtBDoxst     System        SLE      Q       jzhBI12itiClBba1kIGtBDoxst     0.218       -0.382
jzhBI12itiClBba1kIGughfand     System        SLE      Q       jzhBI12itiClBba1kIGughfand     0.218       -0.373
jzhBI12itiClBba1kIGugnutD9     System        SLE      Q       jzhBI12itiClBba1kIGugnutD9     0.218       -0.365
jzhBI12itiClBba1kIGtBAgB3d     System        SLE      Q       jzhBI12itiClBba1kIGtBAgB3d     0.218       -0.357
jzhBI12itiClBba1kIGtBxxKx9     System        SLE      Q       jzhBI12itiClBba1kIGtBxxKx9     0.218       -0.349
bB8wfrin125ijJjffctJ80I8t      System        SLE      Q       bB8wfrin125ijJjffctJ80I8t      0.218       -0.199
jzhBI12itiClBba1kIGugdJox9     System        SLE      Q       jzhBI12itiClBba1kIGugdJox9     0.218       -0.191
===============================================================================================================


<a name=endingSlack44></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                                                Required           
Instance                Reference     Type     Pin     Net                                                      Time         Slack 
                        Clock                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------
eLDmKC4F8lB7K2mw4m3     System        SLE      D       bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79         5.882        -0.406
eLDmKC4F8lB7K2mwcDn     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtgaBFGohd     5.882        -0.398
eLDmKC4F8lB7K2mwc7J     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtgavaChb9     5.882        -0.390
eLDmKC4F8lB7K2mwc23     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtgaeh7LIt     5.882        -0.382
eLDmKC4F8lB7K2mwcxn     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfL9o3EDd     5.882        -0.373
eLDmKC4F8lB7K2mwcrJ     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfLsvz779     5.882        -0.365
eLDmKC4F8lB7K2mwcm3     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfLb2v02t     5.882        -0.357
eLDmKC4F8lB7K2mwchn     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfK69rtxd     5.882        -0.349
eLDmKC4F8lB7K2mwcbJ     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfKpGnmr9     5.882        -0.342
eLDmKC4F8lB7K2mwbI3     System        SLE      D       efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtfJLbjfmt     5.882        -0.334
===================================================================================================================================



<a name=worstPaths45></a>Worst Path Information</a>
<a href="C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srr:srsfC:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srs:fp:720586:729142:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      6.288
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.405

    Number of logic level(s):                22
    Starting point:                          jzhBI12itiClBba1kIGtBuqm8t / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
jzhBI12itiClBba1kIGtBuqm8t                                  SLE         Q         Out     0.218     0.218 r     -         
jzhBI12itiClBba1kIGtBuqm8t                                  Net         -         -       0.118     -           1         
gm6nHI9fhxqC9oJ5fiik75vLawxHh295GxpuEIf                     CFG3        B         In      -         0.336 r     -         
gm6nHI9fhxqC9oJ5fiik75vLawxHh295GxpuEIf                     CFG3        Y         Out     0.083     0.419 r     -         
eLDmKC4F8lCAsF1td7J                                         Net         -         -       0.547     -           3         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBl7              ARI1        D         In      -         0.966 r     -         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBl7              ARI1        FCO       Out     0.492     1.458 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteEI3                  Net         -         -       0.000     -           1         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        FCI       In      -         1.458 r     -         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        FCO       Out     0.008     1.466 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFbJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCI       In      -         1.466 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCO       Out     0.008     1.474 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFhn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCI       In      -         1.474 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCO       Out     0.008     1.482 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFm3                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCI       In      -         1.482 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCO       Out     0.008     1.490 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFrJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCI       In      -         1.490 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCO       Out     0.008     1.498 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFxn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCI       In      -         1.498 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCO       Out     0.008     1.506 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF23                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCI       In      -         1.506 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCO       Out     0.008     1.514 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF7J                  Net         -         -       0.933     -           53        
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        C         In      -         2.447 r     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        Y         Out     0.148     2.595 f     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[0]      In      -         3.207 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.389 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.513 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     5.798 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         5.798 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     5.806 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         5.806 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     5.814 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         5.814 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     5.822 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         5.822 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     5.830 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         5.830 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     5.838 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         5.838 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     5.846 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         5.846 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     5.854 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         5.854 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     5.862 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         5.862 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     5.870 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         5.870 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.170 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.288 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.288 is 3.836(61.0%) logic and 2.452(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      6.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.397

    Number of logic level(s):                21
    Starting point:                          jzhBI12itiClBba1kIGtB056nd / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
jzhBI12itiClBba1kIGtB056nd                                  SLE         Q         Out     0.218     0.218 r     -         
jzhBI12itiClBba1kIGtB056nd                                  Net         -         -       0.118     -           1         
31zLFvck1as5D4FnkBuv7aHop34IDn                              CFG3        B         In      -         0.336 r     -         
31zLFvck1as5D4FnkBuv7aHop34IDn                              CFG3        Y         Out     0.083     0.419 r     -         
eLDmKC4F8lCAsF1tdI3                                         Net         -         -       0.547     -           3         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        D         In      -         0.966 r     -         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        FCO       Out     0.492     1.458 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFbJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCI       In      -         1.458 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCO       Out     0.008     1.466 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFhn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCI       In      -         1.466 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCO       Out     0.008     1.474 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFm3                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCI       In      -         1.474 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCO       Out     0.008     1.482 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFrJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCI       In      -         1.482 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCO       Out     0.008     1.490 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFxn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCI       In      -         1.490 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCO       Out     0.008     1.498 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF23                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCI       In      -         1.498 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCO       Out     0.008     1.506 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF7J                  Net         -         -       0.933     -           53        
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        C         In      -         2.439 r     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        Y         Out     0.148     2.587 f     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[0]      In      -         3.199 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.381 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.505 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     5.790 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         5.790 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     5.798 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         5.798 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     5.806 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         5.806 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     5.814 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         5.814 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     5.822 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         5.822 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     5.830 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         5.830 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     5.838 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         5.838 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     5.846 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         5.846 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     5.854 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         5.854 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     5.862 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         5.862 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.162 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.280 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.280 is 3.828(61.0%) logic and 2.452(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      6.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.397

    Number of logic level(s):                21
    Starting point:                          jzhBI12itiClBba1kIGtBuqm8t / Q
    Ending point:                            eLDmKC4F8lB7K2mwcDn / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
jzhBI12itiClBba1kIGtBuqm8t                                  SLE         Q         Out     0.218     0.218 r     -         
jzhBI12itiClBba1kIGtBuqm8t                                  Net         -         -       0.118     -           1         
gm6nHI9fhxqC9oJ5fiik75vLawxHh295GxpuEIf                     CFG3        B         In      -         0.336 r     -         
gm6nHI9fhxqC9oJ5fiik75vLawxHh295GxpuEIf                     CFG3        Y         Out     0.083     0.419 r     -         
eLDmKC4F8lCAsF1td7J                                         Net         -         -       0.547     -           3         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBl7              ARI1        D         In      -         0.966 r     -         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBl7              ARI1        FCO       Out     0.492     1.458 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteEI3                  Net         -         -       0.000     -           1         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        FCI       In      -         1.458 r     -         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        FCO       Out     0.008     1.466 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFbJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCI       In      -         1.466 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCO       Out     0.008     1.474 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFhn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCI       In      -         1.474 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCO       Out     0.008     1.482 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFm3                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCI       In      -         1.482 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCO       Out     0.008     1.490 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFrJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCI       In      -         1.490 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCO       Out     0.008     1.498 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFxn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCI       In      -         1.498 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCO       Out     0.008     1.506 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF23                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCI       In      -         1.506 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCO       Out     0.008     1.514 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF7J                  Net         -         -       0.933     -           53        
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        C         In      -         2.447 r     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        Y         Out     0.148     2.595 f     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[0]      In      -         3.207 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.389 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.513 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     5.798 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         5.798 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     5.806 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         5.806 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     5.814 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         5.814 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     5.822 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         5.822 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     5.830 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         5.830 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     5.838 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         5.838 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     5.846 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         5.846 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     5.854 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         5.854 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     5.862 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         5.862 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        S         Out     0.300     6.162 r     -         
efAbikoriH1iv3DpLpFfewiLqEnpj5rtd7BoCcD2fHHtgaBFGohd        Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mwcDn                                         SLE         D         In      -         6.280 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.280 is 3.828(61.0%) logic and 2.452(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      6.274
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.391

    Number of logic level(s):                21
    Starting point:                          jzhBI12itiClBba1kIGtBuqm8t / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
jzhBI12itiClBba1kIGtBuqm8t                                  SLE         Q         Out     0.218     0.218 r     -         
jzhBI12itiClBba1kIGtBuqm8t                                  Net         -         -       0.118     -           1         
gm6nHI9fhxqC9oJ5fiik75vLawxHh295GxpuEIf                     CFG3        B         In      -         0.336 r     -         
gm6nHI9fhxqC9oJ5fiik75vLawxHh295GxpuEIf                     CFG3        Y         Out     0.083     0.419 r     -         
eLDmKC4F8lCAsF1td7J                                         Net         -         -       0.547     -           3         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBl7              ARI1        D         In      -         0.966 r     -         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBl7              ARI1        FCO       Out     0.492     1.458 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteEI3                  Net         -         -       0.000     -           1         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        FCI       In      -         1.458 r     -         
gDweH4pem2gxHC3jgmu76a7k0cqhDf47ABiIkr7a2tdBlF              ARI1        FCO       Out     0.008     1.466 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFbJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCI       In      -         1.466 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCO       Out     0.008     1.474 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFhn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCI       In      -         1.474 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCO       Out     0.008     1.482 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFm3                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCI       In      -         1.482 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCO       Out     0.008     1.490 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFrJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCI       In      -         1.490 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCO       Out     0.008     1.498 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFxn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCI       In      -         1.498 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCO       Out     0.008     1.506 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF23                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCI       In      -         1.506 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCO       Out     0.008     1.514 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF7J                  Net         -         -       0.933     -           53        
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        C         In      -         2.447 r     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        Y         Out     0.148     2.595 f     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[0]      In      -         3.207 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[11]     Out     2.182     5.389 f     -         
2kxgbI3                                                     Net         -         -       0.118     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        A         In      -         5.507 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.285     5.792 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         5.792 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     5.800 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         5.800 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     5.808 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         5.808 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     5.816 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         5.816 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     5.824 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         5.824 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     5.832 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         5.832 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     5.840 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         5.840 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     5.848 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         5.848 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     5.856 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         5.856 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.156 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.274 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.274 is 3.828(61.0%) logic and 2.446(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.882
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.882

    - Propagation time:                      6.272
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.389

    Number of logic level(s):                20
    Starting point:                          jzhBI12itiClBba1kIGtB6LdD9 / Q
    Ending point:                            eLDmKC4F8lB7K2mw4m3 / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            Video_Pipeline_0/IMX334_IF_TOP_0/PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=2.941 period=5.882) on pin CLK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                        Type        Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
jzhBI12itiClBba1kIGtB6LdD9                                  SLE         Q         Out     0.218     0.218 r     -         
jzhBI12itiClBba1kIGtB6LdD9                                  Net         -         -       0.118     -           1         
31zLFvck1as5D4FnkBuwBvppDmm1m3                              CFG3        B         In      -         0.336 r     -         
31zLFvck1as5D4FnkBuwBvppDmm1m3                              CFG3        Y         Out     0.083     0.419 r     -         
eLDmKC4F8lCAsF1tehn                                         Net         -         -       0.547     -           3         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        D         In      -         0.966 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4rf             ARI1        FCO       Out     0.492     1.458 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFhn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCI       In      -         1.458 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wx             ARI1        FCO       Out     0.008     1.466 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFm3                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCI       In      -         1.466 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg47f             ARI1        FCO       Out     0.008     1.474 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFrJ                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCI       In      -         1.474 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg419             ARI1        FCO       Out     0.008     1.482 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteFxn                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCI       In      -         1.482 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg41F             ARI1        FCO       Out     0.008     1.490 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF23                  Net         -         -       0.000     -           1         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCI       In      -         1.490 r     -         
AsvGi76w9gc5z3H67sot097ikIwj64dAegp1DoqdhvAg4wr             ARI1        FCO       Out     0.008     1.498 r     -         
d8iw12AuIinDEs9n2zpH76pEuzKgHehgvh6ahteF7J                  Net         -         -       0.933     -           53        
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        C         In      -         2.431 r     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   CFG3        Y         Out     0.148     2.579 f     -         
bB8wfrip3aImxzkrtxdqF7orJ                                   Net         -         -       0.612     -           1         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     B[0]      In      -         3.191 f     -         
cviHroL39ybGqr6jw8n7lz2uJz5af82ejqip4vj895sFHzKtDbtemxn     MACC_PA     P[10]     Out     2.182     5.373 f     -         
2kxgbDn                                                     Net         -         -       0.124     -           2         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        A         In      -         5.497 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnbLH6           ARI1        FCO       Out     0.285     5.782 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhba              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCI       In      -         5.782 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnc2ra           ARI1        FCO       Out     0.008     5.790 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbb              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCI       In      -         5.790 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndiCq           ARI1        FCO       Out     0.008     5.798 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbc              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCI       In      -         5.798 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelndBl6           ARI1        FCO       Out     0.008     5.806 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbd              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCI       In      -         5.806 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelner7a           ARI1        FCO       Out     0.008     5.814 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbe              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCI       In      -         5.814 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelneKgq           ARI1        FCO       Out     0.008     5.822 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbf              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCI       In      -         5.822 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnf016           ARI1        FCO       Out     0.008     5.830 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbg              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCI       In      -         5.830 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnghba           ARI1        FCO       Out     0.008     5.838 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbh              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCI       In      -         5.838 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelng9wq           ARI1        FCO       Out     0.008     5.846 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbi              Net         -         -       0.000     -           1         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCI       In      -         5.846 f     -         
gJ7BKFslabyFmxprKFAr2zvhHtKw5nIrjlLJKkACvLelnhpH6           ARI1        FCO       Out     0.008     5.854 f     -         
l9gbedDA1c0J4dqJqewr7gI8qm7ukCxFa3lI1aieHewhbj              Net         -         -       0.000     -           1         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        FCI       In      -         5.854 f     -         
cj2gjA8vFdxc044iyaEjpkosvcsmCbkw7fxlrdbzKt6gq               ARI1        S         Out     0.300     6.154 r     -         
bo1qfBAudan59qrGrBDDoqAKxg98lF3pk9lL36aHDJuDpb79            Net         -         -       0.118     -           1         
eLDmKC4F8lB7K2mw4m3                                         SLE         D         In      -         6.272 r     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 6.272 is 3.820(60.9%) logic and 2.452(39.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\work\polarfire-soc-video-kit-design\vkpfsoc_h264\designer\vkpfsoc_top\synthesis.fdc:46:0:46:1:@W:MT447:@XP_MSG">synthesis.fdc(46)</a><!@TM:1723491293> | Timing constraint (to [get_pins { Video_Pipeline_0.IMX334_IF_TOP_0.PF_IOD_GENERIC_RX_C0_0.PF_IOD_0.PF_LANECTRL_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:01m:17s; Memory used current: 316MB peak: 398MB)


Finished timing report (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:01m:17s; Memory used current: 316MB peak: 398MB)

---------------------------------------
<a name=resourceUsage46></a>Resource Usage Report for VKPFSOC_TOP </a>

Mapping to part: mpfs250tfcg1152-1
Cell usage:
AND2            6 uses
AND4            1 use
BANKCTRL_GPIO   2 uses
BANKCTRL_HSIO   1 use
CLKINT          10 uses
HS_IO_CLK       3 uses
ICB_CLKDIV      1 use
ICB_CLKDIVDELAY  2 uses
INBUF_DIFF_MIPI  4 uses
INIT            1 use
INV             2 uses
IOD             5 uses
LANECTRL        1 use
MSS             1 use
MX2             1 use
OR2             1 use
OSC_RC2MHZ      1 use
PLL             2 uses
XCVR_REF_CLK    1 use
CFG1           306 uses
CFG2           2882 uses
CFG3           5015 uses
CFG4           9180 uses

Carry cells:
ARI1            6169 uses - used for arithmetic functions
ARI1            3971 uses - used for Wide-Mux implementation
Total ARI1      10140 uses


Sequential Cells: 
SLE            23802 uses

DSP Blocks:   47 of 784 (5%)
 MACC_PA:        15 MultAdds
 MACC_PA:        31 Mults
 MACC_PA:         1 MultSub

I/O ports: 134
I/O primitives: 113
BIBUF          48 uses
BIBUF_DIFF     4 uses
INBUF          9 uses
INBUF_DIFF     4 uses
OUTBUF         45 uses
OUTBUF_DIFF    3 uses


Global Clock Buffers: 10

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 122 of 812 (15%)
Total Block RAMs (RAM64x12) : 23 of 2352 (0%)

Total LUTs:    27523

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 276; LUTs = 276;
RAM1K20  Interface Logic : SLEs = 4392; LUTs = 4392;
MACC_PA     Interface Logic : SLEs = 1692; LUTs = 1692;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  23802 + 276 + 4392 + 1692 = 30162;
Total number of LUTs after P&R:  27523 + 276 + 4392 + 1692 = 33883;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:01m:18s; Memory used current: 100MB peak: 398MB)

Process took 0h:02m:11s realtime, 0h:01m:18s cputime
# Mon Aug 12 21:34:52 2024

###########################################################]

</pre></samp></body></html>
