$date
	Sun Jan 16 10:39:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 # bump_left $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 $ bump_right $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 % ground $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var reg 2 & cstate [1:0] $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var reg 2 ' nstate [1:0] $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 ( walk_left $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 ) walk_right $end
$upscope $end
$upscope $end
$scope module tb_Lemmings2 $end
$scope module U0 $end
$var wire 1 * aaah $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
bx '
bx &
1%
0$
0#
0"
0!
$end
#5
b0 '
0*
1(
0)
b0 &
1!
#10
0!
#15
1!
#20
1"
0!
#25
b1 '
0%
1!
#30
0!
#35
1*
1$
0(
b1 &
1!
#40
0!
#45
1#
0$
1!
#50
0!
#55
b0 '
0#
1%
1!
#60
0!
#65
0*
b10 '
1(
b0 &
1#
1!
#70
0!
#75
b0 '
0#
1$
0(
1)
b10 &
1!
#80
0!
#85
b10 '
1(
0)
b0 &
1#
1!
#90
0!
#95
b11 '
0%
0(
1)
b10 &
1!
#100
0!
#105
1*
b10 '
0)
b11 &
0#
0$
1%
1!
#110
0!
#115
0*
1)
b10 &
1!
#120
0!
#125
1!
