#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  9 14:27:46 2022
# Process ID: 97991
# Current directory: /home/lsriw
# Command line: vivado
# Log file: /home/lsriw/vivado.log
# Journal file: /home/lsriw/vivado.jou
# Running On: lsriw-koscielec, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 24, Host memory: 67337 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
INFO: [Vivado 12-5457] ref source:/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci
generate_target Simulation [get_files /home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
INFO: [Vivado 12-12490] The selected simulation model for 'hdmi_vga_vp_0_1' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut_bin.coe'
INFO: [SIM-utils-43] Exported '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_hdmi_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/delay_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_delay
INFO: [VRFC 10-311] analyzing module delay_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_hdmi_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_17
INFO: [VRFC 10-3107] analyzing entity 'op_resize'
INFO: [VRFC 10-3107] analyzing entity 'delay_line'
INFO: [VRFC 10-3107] analyzing entity 'cc_compare'
INFO: [VRFC 10-3107] analyzing entity 'luts'
INFO: [VRFC 10-3107] analyzing entity 'mult18'
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-3107] analyzing entity 'hybrid'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dist_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_sp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_syncmem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_scaled_adder'
INFO: [VRFC 10-3107] analyzing entity 'ccm_operation'
INFO: [VRFC 10-3107] analyzing entity 'ccm'
INFO: [VRFC 10-3107] analyzing entity 'three_input_adder'
INFO: [VRFC 10-3107] analyzing entity 'multmxn_lut6'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_17_viv'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_17'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ce' [/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.hdmi_in
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17 [\mult_gen_v12_0_17(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.single_delay(N=27)
Compiling module xil_defaultlib.delay_module(N=27)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.single_delay
Compiling module xil_defaultlib.delay_module(DELAY=7)
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.rgb2ycbcr_0
Compiling module xil_defaultlib.vp
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -protoinst "protoinst_files/hdmi_vga.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/hdmi_vga.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/hdmi_vga.protoinst for the following reason(s):
There are no instances of module "hdmi_vga" in the design.

Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 8090.488 ; gain = 0.000 ; free physical = 48726 ; free virtual = 57232
run 30 us
out  0.ppm saved
out  1.ppm saved
out  2.ppm saved
run 30 us
out  3.ppm saved
out  4.ppm saved
run 30 us
out  5.ppm saved
out  6.ppm saved
run 30 us
out  7.ppm saved
out  8.ppm saved
run 30 us
out  9.ppm saved
out 10.ppm saved
run 30 us
out 11.ppm saved
out 12.ppm saved
run 30 us
out 13.ppm saved
out 14.ppm saved
run 30 us
out 15.ppm saved
out 16.ppm saved
run 30 us
out 17.ppm saved
out 18.ppm saved
out 19.ppm saved
run 30 us
out 20.ppm saved
out 21.ppm saved
run 30 us
out 22.ppm saved
out 23.ppm saved
run 30 us
out 24.ppm saved
out 25.ppm saved
run 30 us
out 26.ppm saved
out 27.ppm saved
run 30 us
out 28.ppm saved
out 29.ppm saved
run 30 us
out 30.ppm saved
out 31.ppm saved
run 30 us
out 32.ppm saved
out 33.ppm saved
run 30 us
out 34.ppm saved
out 35.ppm saved
out 36.ppm saved
add_force {/tb_hdmi/vp_i/sw} -radix hex {1 0ns}
run 30 us
out 37.ppm saved
out 38.ppm saved
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon May  9 14:48:08 2022] Launched impl_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8111.578 ; gain = 0.000 ; free physical = 47908 ; free virtual = 56631
INFO: [Netlist 29-17] Analyzing 422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  tcl.collectionResultDisplayLimit
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.39 . Memory (MB): peak = 8197.328 ; gain = 0.000 ; free physical = 47368 ; free virtual = 56091
Restored from archive | CPU: 0.410000 secs | Memory: 9.025284 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.39 . Memory (MB): peak = 8197.328 ; gain = 0.000 ; free physical = 47368 ; free virtual = 56091
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8197.328 ; gain = 0.000 ; free physical = 47369 ; free virtual = 56092
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 8422.941 ; gain = 311.363 ; free physical = 47235 ; free virtual = 55959
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:42
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-23:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279785954A
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/lsriw/SR/LechowiczMarek/lab6/hdmi_vga_zybo.xpr/hdmi_vga_zybo/hdmi_vga_zybo.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_project
open_project /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/mlech/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12712-DESKTOP-948FMA1/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/hdmi_vga_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/hdmi_vga_wrapper.v
make_wrapper -files [get_files /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/vp_0/sw

Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
add_files -norecurse /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
update_compile_order -fileset sources_1
set_property top hdmi_vga_wrapper [current_fileset]
update_compile_order -fileset sources_1
open_bd_design {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd}
Reading block design file </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>...
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from block design file </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
startgroup
create_bd_port -dir I -from 2 -to 0 sw
connect_bd_net [get_bd_pins /vp_0/sw] [get_bd_ports sw]
endgroup
export_ip_user_files -of_objects  [get_files /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -top
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
add_files -norecurse /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
Upgrading '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/vp.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon May  9 15:00:25 2022] Launched synth_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
[Mon May  9 15:00:25 2022] Launched impl_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
set_property top hdmi_vga_wrapper [current_fileset]
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
Upgrading '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
Upgrading '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/vp.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Mon May  9 15:04:55 2022] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
[Mon May  9 15:04:55 2022] Launched impl_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 10535.562 ; gain = 0.000 ; free physical = 44328 ; free virtual = 53391
INFO: [Netlist 29-17] Analyzing 521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.43 . Memory (MB): peak = 10535.562 ; gain = 0.000 ; free physical = 44147 ; free virtual = 53210
Restored from archive | CPU: 0.500000 secs | Memory: 14.856949 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.43 . Memory (MB): peak = 10535.562 ; gain = 0.000 ; free physical = 44147 ; free virtual = 53210
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10535.562 ; gain = 0.000 ; free physical = 44148 ; free virtual = 53211
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 192 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:42
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-23:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279785954A
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon May  9 15:16:35 2022] Launched synth_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
[Mon May  9 15:16:35 2022] Launched impl_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
Upgrading '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd> 
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
VHDL Output written to : /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Mon May  9 15:19:15 2022] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/synth_1/runme.log
[Mon May  9 15:19:15 2022] Launched impl_1...
Run output will be captured here: /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/runme.log
set_property PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
archive_project /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo.xpr.zip -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-97991-lsriw-koscielec' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/LechowiczMarek/hdmi_vga_zybo/lut_bin.coe
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/SR/LechowiczMarek/lab7/hdmi_vga_zybo/hdmi_vga_zybo.ipdefs/vivado-library'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'hdmi_vga_rgb2vga_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'hdmi_vga_dvi2rgb_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'hdmi_vga_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'hdmi_vga_vp_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'hdmi_vga_rgb2vga_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'hdmi_vga_dvi2rgb_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'hdmi_vga_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'hdmi_vga_vp_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'hdmi_vga_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'hdmi_vga_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'hdmi_vga_dvi2rgb_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'hdmi_vga_dvi2rgb_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'hdmi_vga_rgb2vga_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'hdmi_vga_rgb2vga_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'hdmi_vga_vp_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'hdmi_vga_vp_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
