
dataAndCommsExperiments.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ce0  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  08009fb0  08009fb0  0000afb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a38c  0800a38c  0000b38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a394  0800a394  0000b394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a398  0800a398  0000b398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800a39c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000608  240001d8  0800a574  0000c1d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240007e0  0800a574  0000c7e0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000158c0  00000000  00000000  0000c206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000028fd  00000000  00000000  00021ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001170  00000000  00000000  000243c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d9d  00000000  00000000  00025538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003402a  00000000  00000000  000262d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019b99  00000000  00000000  0005a2ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014f69d  00000000  00000000  00073e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c3535  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005828  00000000  00000000  001c3578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006b  00000000  00000000  001c8da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001d8 	.word	0x240001d8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08009f98 	.word	0x08009f98

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001dc 	.word	0x240001dc
 800030c:	08009f98 	.word	0x08009f98

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	0000      	movs	r0, r0
	...

080006f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006f6:	f000 fa33 	bl	8000b60 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fa:	f000 fd1b 	bl	8001134 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fe:	f000 f8ad 	bl	800085c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000702:	f000 f9dd 	bl	8000ac0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000706:	f000 f9bb 	bl	8000a80 <MX_DMA_Init>
  MX_TIM24_Init();
 800070a:	f000 f917 	bl	800093c <MX_TIM24_Init>
  MX_USART1_UART_Init();
 800070e:	f000 f96b 	bl	80009e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  QOL_dwtInit();
 8000712:	f007 f825 	bl	8007760 <QOL_dwtInit>
  HAL_TIM_Encoder_Start(&htim24, TIM_CHANNEL_ALL);
 8000716:	213c      	movs	r1, #60	@ 0x3c
 8000718:	4843      	ldr	r0, [pc, #268]	@ (8000828 <main+0x138>)
 800071a:	f005 fbb7 	bl	8005e8c <HAL_TIM_Encoder_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  HAL_IncTick()
	  curEncode = __HAL_TIM_GET_COUNTER(&htim24);
 800071e:	4b42      	ldr	r3, [pc, #264]	@ (8000828 <main+0x138>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000724:	4a41      	ldr	r2, [pc, #260]	@ (800082c <main+0x13c>)
 8000726:	6013      	str	r3, [r2, #0]
	  curTime = DWT->CYCCNT;
 8000728:	4b41      	ldr	r3, [pc, #260]	@ (8000830 <main+0x140>)
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	4a41      	ldr	r2, [pc, #260]	@ (8000834 <main+0x144>)
 800072e:	6013      	str	r3, [r2, #0]
	  DWT->CYCCNT = 0;
 8000730:	4b3f      	ldr	r3, [pc, #252]	@ (8000830 <main+0x140>)
 8000732:	2200      	movs	r2, #0
 8000734:	605a      	str	r2, [r3, #4]
	  encodeDif = curEncode - prevEncode;
 8000736:	4b3d      	ldr	r3, [pc, #244]	@ (800082c <main+0x13c>)
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	4b3f      	ldr	r3, [pc, #252]	@ (8000838 <main+0x148>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	1ad3      	subs	r3, r2, r3
 8000740:	461a      	mov	r2, r3
 8000742:	4b3e      	ldr	r3, [pc, #248]	@ (800083c <main+0x14c>)
 8000744:	601a      	str	r2, [r3, #0]
	  timeDif = curTime;
 8000746:	4b3b      	ldr	r3, [pc, #236]	@ (8000834 <main+0x144>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	461a      	mov	r2, r3
 800074c:	4b3c      	ldr	r3, [pc, #240]	@ (8000840 <main+0x150>)
 800074e:	601a      	str	r2, [r3, #0]
//	  avgSpeed = (float)encodeDif/((float)timeDif/1000000);
	  avgSpeedSet[curAmt] = (float)encodeDif/((float)timeDif/1000000.0);
 8000750:	4b3a      	ldr	r3, [pc, #232]	@ (800083c <main+0x14c>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	ee07 3a90 	vmov	s15, r3
 8000758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800075c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000760:	4b37      	ldr	r3, [pc, #220]	@ (8000840 <main+0x150>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	ee07 3a90 	vmov	s15, r3
 8000768:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800076c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000770:	ed9f 4b2b 	vldr	d4, [pc, #172]	@ 8000820 <main+0x130>
 8000774:	ee87 6b04 	vdiv.f64	d6, d7, d4
 8000778:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800077c:	4b31      	ldr	r3, [pc, #196]	@ (8000844 <main+0x154>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000784:	4a30      	ldr	r2, [pc, #192]	@ (8000848 <main+0x158>)
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	4413      	add	r3, r2
 800078a:	edc3 7a00 	vstr	s15, [r3]
	  for(int i = 0; i < AVG_AMT; i++) {
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	e014      	b.n	80007be <main+0xce>
		  avgSpeed += avgSpeedSet[i] / AVG_AMT;
 8000794:	4a2c      	ldr	r2, [pc, #176]	@ (8000848 <main+0x158>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	4413      	add	r3, r2
 800079c:	edd3 7a00 	vldr	s15, [r3]
 80007a0:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800084c <main+0x15c>
 80007a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80007a8:	4b29      	ldr	r3, [pc, #164]	@ (8000850 <main+0x160>)
 80007aa:	edd3 7a00 	vldr	s15, [r3]
 80007ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80007b2:	4b27      	ldr	r3, [pc, #156]	@ (8000850 <main+0x160>)
 80007b4:	edc3 7a00 	vstr	s15, [r3]
	  for(int i = 0; i < AVG_AMT; i++) {
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	3301      	adds	r3, #1
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	2bc7      	cmp	r3, #199	@ 0xc7
 80007c2:	dde7      	ble.n	8000794 <main+0xa4>
	  }
	  printf("encoder: %.4f, time: %lu, encoder: %lu\n", avgSpeed, timeDif, encodeDif);
 80007c4:	4b22      	ldr	r3, [pc, #136]	@ (8000850 <main+0x160>)
 80007c6:	edd3 7a00 	vldr	s15, [r3]
 80007ca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80007ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000840 <main+0x150>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a1a      	ldr	r2, [pc, #104]	@ (800083c <main+0x14c>)
 80007d4:	6812      	ldr	r2, [r2, #0]
 80007d6:	9201      	str	r2, [sp, #4]
 80007d8:	9300      	str	r3, [sp, #0]
 80007da:	ec53 2b17 	vmov	r2, r3, d7
 80007de:	481d      	ldr	r0, [pc, #116]	@ (8000854 <main+0x164>)
 80007e0:	f007 fcce 	bl	8008180 <iprintf>
//	  printf("encoder: %.4f\n", avgSpeed);
	  avgSpeed = 0;
 80007e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000850 <main+0x160>)
 80007e6:	f04f 0200 	mov.w	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
	  prevEncode = curEncode;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <main+0x13c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a11      	ldr	r2, [pc, #68]	@ (8000838 <main+0x148>)
 80007f2:	6013      	str	r3, [r2, #0]
	  prevTime = curTime;
 80007f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000834 <main+0x144>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a17      	ldr	r2, [pc, #92]	@ (8000858 <main+0x168>)
 80007fa:	6013      	str	r3, [r2, #0]
	  if(curAmt < AVG_AMT) {
 80007fc:	4b11      	ldr	r3, [pc, #68]	@ (8000844 <main+0x154>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2bc7      	cmp	r3, #199	@ 0xc7
 8000802:	dc05      	bgt.n	8000810 <main+0x120>
		  curAmt++;
 8000804:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <main+0x154>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3301      	adds	r3, #1
 800080a:	4a0e      	ldr	r2, [pc, #56]	@ (8000844 <main+0x154>)
 800080c:	6013      	str	r3, [r2, #0]
 800080e:	e002      	b.n	8000816 <main+0x126>
	  } else {
		  curAmt = 0;
 8000810:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <main+0x154>)
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
	  }
	  HAL_Delay(100);
 8000816:	2064      	movs	r0, #100	@ 0x64
 8000818:	f000 fd1e 	bl	8001258 <HAL_Delay>
	  curEncode = __HAL_TIM_GET_COUNTER(&htim24);
 800081c:	e77f      	b.n	800071e <main+0x2e>
 800081e:	bf00      	nop
 8000820:	00000000 	.word	0x00000000
 8000824:	412e8480 	.word	0x412e8480
 8000828:	240001f4 	.word	0x240001f4
 800082c:	24000354 	.word	0x24000354
 8000830:	e0001000 	.word	0xe0001000
 8000834:	24000358 	.word	0x24000358
 8000838:	2400034c 	.word	0x2400034c
 800083c:	2400035c 	.word	0x2400035c
 8000840:	24000360 	.word	0x24000360
 8000844:	24000688 	.word	0x24000688
 8000848:	24000364 	.word	0x24000364
 800084c:	43480000 	.word	0x43480000
 8000850:	24000684 	.word	0x24000684
 8000854:	08009fb0 	.word	0x08009fb0
 8000858:	24000350 	.word	0x24000350

0800085c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b09c      	sub	sp, #112	@ 0x70
 8000860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000862:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000866:	224c      	movs	r2, #76	@ 0x4c
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f007 fcdd 	bl	800822a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000870:	1d3b      	adds	r3, r7, #4
 8000872:	2220      	movs	r2, #32
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f007 fcd7 	bl	800822a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800087c:	2002      	movs	r0, #2
 800087e:	f002 fcfd 	bl	800327c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000882:	2300      	movs	r3, #0
 8000884:	603b      	str	r3, [r7, #0]
 8000886:	4b2c      	ldr	r3, [pc, #176]	@ (8000938 <SystemClock_Config+0xdc>)
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	4a2b      	ldr	r2, [pc, #172]	@ (8000938 <SystemClock_Config+0xdc>)
 800088c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000890:	6193      	str	r3, [r2, #24]
 8000892:	4b29      	ldr	r3, [pc, #164]	@ (8000938 <SystemClock_Config+0xdc>)
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800089a:	603b      	str	r3, [r7, #0]
 800089c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800089e:	bf00      	nop
 80008a0:	4b25      	ldr	r3, [pc, #148]	@ (8000938 <SystemClock_Config+0xdc>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008ac:	d1f8      	bne.n	80008a0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ae:	2302      	movs	r3, #2
 80008b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008b2:	2301      	movs	r3, #1
 80008b4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80008b6:	2340      	movs	r3, #64	@ 0x40
 80008b8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ba:	2302      	movs	r3, #2
 80008bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008be:	2300      	movs	r3, #0
 80008c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 80008c2:	2320      	movs	r3, #32
 80008c4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 80008c6:	f240 1313 	movw	r3, #275	@ 0x113
 80008ca:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80008cc:	2301      	movs	r3, #1
 80008ce:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008d0:	2302      	movs	r3, #2
 80008d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80008d8:	2304      	movs	r3, #4
 80008da:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008dc:	2300      	movs	r3, #0
 80008de:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008e8:	4618      	mov	r0, r3
 80008ea:	f002 fd01 	bl	80032f0 <HAL_RCC_OscConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80008f4:	f000 f960 	bl	8000bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f8:	233f      	movs	r3, #63	@ 0x3f
 80008fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fc:	2303      	movs	r3, #3
 80008fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000904:	2308      	movs	r3, #8
 8000906:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000908:	2340      	movs	r3, #64	@ 0x40
 800090a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800090c:	2340      	movs	r3, #64	@ 0x40
 800090e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000910:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000914:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000916:	2340      	movs	r3, #64	@ 0x40
 8000918:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	2103      	movs	r1, #3
 800091e:	4618      	mov	r0, r3
 8000920:	f003 f8c0 	bl	8003aa4 <HAL_RCC_ClockConfig>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800092a:	f000 f945 	bl	8000bb8 <Error_Handler>
  }
}
 800092e:	bf00      	nop
 8000930:	3770      	adds	r7, #112	@ 0x70
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	58024800 	.word	0x58024800

0800093c <MX_TIM24_Init>:
  * @brief TIM24 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM24_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08c      	sub	sp, #48	@ 0x30
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM24_Init 0 */

  /* USER CODE END TIM24_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000942:	f107 030c 	add.w	r3, r7, #12
 8000946:	2224      	movs	r2, #36	@ 0x24
 8000948:	2100      	movs	r1, #0
 800094a:	4618      	mov	r0, r3
 800094c:	f007 fc6d 	bl	800822a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000950:	463b      	mov	r3, r7
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM24_Init 1 */

  /* USER CODE END TIM24_Init 1 */
  htim24.Instance = TIM24;
 800095a:	4b21      	ldr	r3, [pc, #132]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 800095c:	4a21      	ldr	r2, [pc, #132]	@ (80009e4 <MX_TIM24_Init+0xa8>)
 800095e:	601a      	str	r2, [r3, #0]
  htim24.Init.Prescaler = 1-1;
 8000960:	4b1f      	ldr	r3, [pc, #124]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 8000962:	2200      	movs	r2, #0
 8000964:	605a      	str	r2, [r3, #4]
  htim24.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000966:	4b1e      	ldr	r3, [pc, #120]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  htim24.Init.Period = 4294967296-1;
 800096c:	4b1c      	ldr	r3, [pc, #112]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 800096e:	f04f 32ff 	mov.w	r2, #4294967295
 8000972:	60da      	str	r2, [r3, #12]
  htim24.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000974:	4b1a      	ldr	r3, [pc, #104]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  htim24.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800097a:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000980:	2303      	movs	r3, #3
 8000982:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000984:	2300      	movs	r3, #0
 8000986:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000988:	2301      	movs	r3, #1
 800098a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800098c:	2300      	movs	r3, #0
 800098e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000994:	2300      	movs	r3, #0
 8000996:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000998:	2301      	movs	r3, #1
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800099c:	2300      	movs	r3, #0
 800099e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim24, &sConfig) != HAL_OK)
 80009a4:	f107 030c 	add.w	r3, r7, #12
 80009a8:	4619      	mov	r1, r3
 80009aa:	480d      	ldr	r0, [pc, #52]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 80009ac:	f005 f9c8 	bl	8005d40 <HAL_TIM_Encoder_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_TIM24_Init+0x7e>
  {
    Error_Handler();
 80009b6:	f000 f8ff 	bl	8000bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ba:	2300      	movs	r3, #0
 80009bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009be:	2300      	movs	r3, #0
 80009c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim24, &sMasterConfig) != HAL_OK)
 80009c2:	463b      	mov	r3, r7
 80009c4:	4619      	mov	r1, r3
 80009c6:	4806      	ldr	r0, [pc, #24]	@ (80009e0 <MX_TIM24_Init+0xa4>)
 80009c8:	f005 fbc0 	bl	800614c <HAL_TIMEx_MasterConfigSynchronization>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_TIM24_Init+0x9a>
  {
    Error_Handler();
 80009d2:	f000 f8f1 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM24_Init 2 */

  /* USER CODE END TIM24_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	3730      	adds	r7, #48	@ 0x30
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	240001f4 	.word	0x240001f4
 80009e4:	4000e400 	.word	0x4000e400

080009e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009ec:	4b22      	ldr	r3, [pc, #136]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 80009ee:	4a23      	ldr	r2, [pc, #140]	@ (8000a7c <MX_USART1_UART_Init+0x94>)
 80009f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80009f2:	4b21      	ldr	r3, [pc, #132]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 80009f4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80009f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a00:	4b1d      	ldr	r3, [pc, #116]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a06:	4b1c      	ldr	r3, [pc, #112]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a0e:	220c      	movs	r2, #12
 8000a10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a12:	4b19      	ldr	r3, [pc, #100]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a18:	4b17      	ldr	r3, [pc, #92]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a1e:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a24:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a2a:	4b13      	ldr	r3, [pc, #76]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a30:	4811      	ldr	r0, [pc, #68]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a32:	f005 fc27 	bl	8006284 <HAL_UART_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a3c:	f000 f8bc 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a40:	2100      	movs	r1, #0
 8000a42:	480d      	ldr	r0, [pc, #52]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a44:	f006 fdc1 	bl	80075ca <HAL_UARTEx_SetTxFifoThreshold>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a4e:	f000 f8b3 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a52:	2100      	movs	r1, #0
 8000a54:	4808      	ldr	r0, [pc, #32]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a56:	f006 fdf6 	bl	8007646 <HAL_UARTEx_SetRxFifoThreshold>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a60:	f000 f8aa 	bl	8000bb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a64:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <MX_USART1_UART_Init+0x90>)
 8000a66:	f006 fd77 	bl	8007558 <HAL_UARTEx_DisableFifoMode>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a70:	f000 f8a2 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	240002b8 	.word	0x240002b8
 8000a7c:	40011000 	.word	0x40011000

08000a80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a86:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <MX_DMA_Init+0x3c>)
 8000a88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000abc <MX_DMA_Init+0x3c>)
 8000a8e:	f043 0301 	orr.w	r3, r3, #1
 8000a92:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a96:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <MX_DMA_Init+0x3c>)
 8000a98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	607b      	str	r3, [r7, #4]
 8000aa2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	200b      	movs	r0, #11
 8000aaa:	f000 fcd4 	bl	8001456 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aae:	200b      	movs	r0, #11
 8000ab0:	f000 fceb 	bl	800148a <HAL_NVIC_EnableIRQ>

}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	58024400 	.word	0x58024400

08000ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ac6:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <MX_GPIO_Init+0x50>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000acc:	4a10      	ldr	r2, [pc, #64]	@ (8000b10 <MX_GPIO_Init+0x50>)
 8000ace:	f043 0320 	orr.w	r3, r3, #32
 8000ad2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <MX_GPIO_Init+0x50>)
 8000ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000adc:	f003 0320 	and.w	r3, r3, #32
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <MX_GPIO_Init+0x50>)
 8000ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aea:	4a09      	ldr	r2, [pc, #36]	@ (8000b10 <MX_GPIO_Init+0x50>)
 8000aec:	f043 0302 	orr.w	r3, r3, #2
 8000af0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <MX_GPIO_Init+0x50>)
 8000af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	58024400 	.word	0x58024400

08000b14 <_write>:

/* USER CODE BEGIN 4 */
int _write(int fd, char* ptr, int len) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	60f8      	str	r0, [r7, #12]
 8000b1c:	60b9      	str	r1, [r7, #8]
 8000b1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d002      	beq.n	8000b2c <_write+0x18>
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d111      	bne.n	8000b50 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	f04f 33ff 	mov.w	r3, #4294967295
 8000b34:	68b9      	ldr	r1, [r7, #8]
 8000b36:	4809      	ldr	r0, [pc, #36]	@ (8000b5c <_write+0x48>)
 8000b38:	f005 fbf4 	bl	8006324 <HAL_UART_Transmit>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000b40:	7dfb      	ldrb	r3, [r7, #23]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d101      	bne.n	8000b4a <_write+0x36>
      return len;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	e004      	b.n	8000b54 <_write+0x40>
    else
      return -1;
 8000b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4e:	e001      	b.n	8000b54 <_write+0x40>
  }
  return -1;
 8000b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3718      	adds	r7, #24
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	240002b8 	.word	0x240002b8

08000b60 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b66:	463b      	mov	r3, r7
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b72:	f000 fca5 	bl	80014c0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b76:	2301      	movs	r3, #1
 8000b78:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b82:	231f      	movs	r3, #31
 8000b84:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b86:	2387      	movs	r3, #135	@ 0x87
 8000b88:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b92:	2301      	movs	r3, #1
 8000b94:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b96:	2301      	movs	r3, #1
 8000b98:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ba2:	463b      	mov	r3, r7
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 fcc3 	bl	8001530 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000baa:	2004      	movs	r0, #4
 8000bac:	f000 fca0 	bl	80014f0 <HAL_MPU_Enable>

}
 8000bb0:	bf00      	nop
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbc:	b672      	cpsid	i
}
 8000bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <Error_Handler+0x8>

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bd0:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bd2:	f043 0302 	orr.w	r3, r3, #2
 8000bd6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	58024400 	.word	0x58024400

08000bf8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	@ 0x28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM24)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a31      	ldr	r2, [pc, #196]	@ (8000cdc <HAL_TIM_Encoder_MspInit+0xe4>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d15b      	bne.n	8000cd2 <HAL_TIM_Encoder_MspInit+0xda>
  {
    /* USER CODE BEGIN TIM24_MspInit 0 */

    /* USER CODE END TIM24_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM24_CLK_ENABLE();
 8000c1a:	4b31      	ldr	r3, [pc, #196]	@ (8000ce0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c1c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c20:	4a2f      	ldr	r2, [pc, #188]	@ (8000ce0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c26:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ce0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c2c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c38:	4b29      	ldr	r3, [pc, #164]	@ (8000ce0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c3e:	4a28      	ldr	r2, [pc, #160]	@ (8000ce0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c40:	f043 0320 	orr.w	r3, r3, #32
 8000c44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c48:	4b25      	ldr	r3, [pc, #148]	@ (8000ce0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4e:	f003 0320 	and.w	r3, r3, #32
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	68fb      	ldr	r3, [r7, #12]
    /**TIM24 GPIO Configuration
    PF11     ------> TIM24_CH1
    PF12     ------> TIM24_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000c56:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM24;
 8000c68:	230e      	movs	r3, #14
 8000c6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	4619      	mov	r1, r3
 8000c72:	481c      	ldr	r0, [pc, #112]	@ (8000ce4 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c74:	f002 f95a 	bl	8002f2c <HAL_GPIO_Init>

    /* TIM24 DMA Init */
    /* TIM24_UP Init */
    hdma_tim24_up.Instance = DMA1_Stream0;
 8000c78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000cec <HAL_TIM_Encoder_MspInit+0xf4>)
 8000c7c:	601a      	str	r2, [r3, #0]
    hdma_tim24_up.Init.Request = DMA_REQUEST_TIM24_UP;
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000c80:	2288      	movs	r2, #136	@ 0x88
 8000c82:	605a      	str	r2, [r3, #4]
    hdma_tim24_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c84:	4b18      	ldr	r3, [pc, #96]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
    hdma_tim24_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	60da      	str	r2, [r3, #12]
    hdma_tim24_up.Init.MemInc = DMA_MINC_ENABLE;
 8000c90:	4b15      	ldr	r3, [pc, #84]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000c92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c96:	611a      	str	r2, [r3, #16]
    hdma_tim24_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c98:	4b13      	ldr	r3, [pc, #76]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	615a      	str	r2, [r3, #20]
    hdma_tim24_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c9e:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	619a      	str	r2, [r3, #24]
    hdma_tim24_up.Init.Mode = DMA_NORMAL;
 8000ca4:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	61da      	str	r2, [r3, #28]
    hdma_tim24_up.Init.Priority = DMA_PRIORITY_LOW;
 8000caa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	621a      	str	r2, [r3, #32]
    hdma_tim24_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim24_up) != HAL_OK)
 8000cb6:	480c      	ldr	r0, [pc, #48]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000cb8:	f000 fc7a 	bl	80015b0 <HAL_DMA_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <HAL_TIM_Encoder_MspInit+0xce>
    {
      Error_Handler();
 8000cc2:	f7ff ff79 	bl	8000bb8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_encoder,hdma[TIM_DMA_ID_UPDATE],hdma_tim24_up);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4a07      	ldr	r2, [pc, #28]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000cca:	621a      	str	r2, [r3, #32]
 8000ccc:	4a06      	ldr	r2, [pc, #24]	@ (8000ce8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM24_MspInit 1 */

  }

}
 8000cd2:	bf00      	nop
 8000cd4:	3728      	adds	r7, #40	@ 0x28
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	4000e400 	.word	0x4000e400
 8000ce0:	58024400 	.word	0x58024400
 8000ce4:	58021400 	.word	0x58021400
 8000ce8:	24000240 	.word	0x24000240
 8000cec:	40020010 	.word	0x40020010

08000cf0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b0b8      	sub	sp, #224	@ 0xe0
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
 8000d06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	22b8      	movs	r2, #184	@ 0xb8
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4618      	mov	r0, r3
 8000d12:	f007 fa8a 	bl	800822a <memset>
  if(huart->Instance==USART1)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a27      	ldr	r2, [pc, #156]	@ (8000db8 <HAL_UART_MspInit+0xc8>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d146      	bne.n	8000dae <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d20:	f04f 0201 	mov.w	r2, #1
 8000d24:	f04f 0300 	mov.w	r3, #0
 8000d28:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d32:	f107 0310 	add.w	r3, r7, #16
 8000d36:	4618      	mov	r0, r3
 8000d38:	f003 fa40 	bl	80041bc <HAL_RCCEx_PeriphCLKConfig>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000d42:	f7ff ff39 	bl	8000bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d46:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <HAL_UART_MspInit+0xcc>)
 8000d48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dbc <HAL_UART_MspInit+0xcc>)
 8000d4e:	f043 0310 	orr.w	r3, r3, #16
 8000d52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <HAL_UART_MspInit+0xcc>)
 8000d58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d5c:	f003 0310 	and.w	r3, r3, #16
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d64:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <HAL_UART_MspInit+0xcc>)
 8000d66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d6a:	4a14      	ldr	r2, [pc, #80]	@ (8000dbc <HAL_UART_MspInit+0xcc>)
 8000d6c:	f043 0302 	orr.w	r3, r3, #2
 8000d70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d74:	4b11      	ldr	r3, [pc, #68]	@ (8000dbc <HAL_UART_MspInit+0xcc>)
 8000d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7a:	f003 0302 	and.w	r3, r3, #2
 8000d7e:	60bb      	str	r3, [r7, #8]
 8000d80:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d82:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d86:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d9c:	2304      	movs	r3, #4
 8000d9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	@ (8000dc0 <HAL_UART_MspInit+0xd0>)
 8000daa:	f002 f8bf 	bl	8002f2c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000dae:	bf00      	nop
 8000db0:	37e0      	adds	r7, #224	@ 0xe0
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40011000 	.word	0x40011000
 8000dbc:	58024400 	.word	0x58024400
 8000dc0:	58020400 	.word	0x58020400

08000dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dc8:	bf00      	nop
 8000dca:	e7fd      	b.n	8000dc8 <NMI_Handler+0x4>

08000dcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <HardFault_Handler+0x4>

08000dd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <MemManage_Handler+0x4>

08000ddc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <BusFault_Handler+0x4>

08000de4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <UsageFault_Handler+0x4>

08000dec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e1a:	f000 f9fd 	bl	8001218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim24_up);
 8000e28:	4802      	ldr	r0, [pc, #8]	@ (8000e34 <DMA1_Stream0_IRQHandler+0x10>)
 8000e2a:	f000 ff19 	bl	8001c60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	24000240 	.word	0x24000240

08000e38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  return 1;
 8000e3c:	2301      	movs	r3, #1
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <_kill>:

int _kill(int pid, int sig)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e52:	f007 fa3d 	bl	80082d0 <__errno>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2216      	movs	r2, #22
 8000e5a:	601a      	str	r2, [r3, #0]
  return -1;
 8000e5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <_exit>:

void _exit (int status)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e70:	f04f 31ff 	mov.w	r1, #4294967295
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff ffe7 	bl	8000e48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e7a:	bf00      	nop
 8000e7c:	e7fd      	b.n	8000e7a <_exit+0x12>

08000e7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	60f8      	str	r0, [r7, #12]
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	617b      	str	r3, [r7, #20]
 8000e8e:	e00a      	b.n	8000ea6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e90:	f3af 8000 	nop.w
 8000e94:	4601      	mov	r1, r0
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	60ba      	str	r2, [r7, #8]
 8000e9c:	b2ca      	uxtb	r2, r1
 8000e9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	697a      	ldr	r2, [r7, #20]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	dbf0      	blt.n	8000e90 <_read+0x12>
  }

  return len;
 8000eae:	687b      	ldr	r3, [r7, #4]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ec0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ee0:	605a      	str	r2, [r3, #4]
  return 0;
 8000ee2:	2300      	movs	r3, #0
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <_isatty>:

int _isatty(int file)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ef8:	2301      	movs	r3, #1
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b085      	sub	sp, #20
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	60f8      	str	r0, [r7, #12]
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f28:	4a14      	ldr	r2, [pc, #80]	@ (8000f7c <_sbrk+0x5c>)
 8000f2a:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <_sbrk+0x60>)
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f34:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <_sbrk+0x64>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d102      	bne.n	8000f42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f3c:	4b11      	ldr	r3, [pc, #68]	@ (8000f84 <_sbrk+0x64>)
 8000f3e:	4a12      	ldr	r2, [pc, #72]	@ (8000f88 <_sbrk+0x68>)
 8000f40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f42:	4b10      	ldr	r3, [pc, #64]	@ (8000f84 <_sbrk+0x64>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4413      	add	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d207      	bcs.n	8000f60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f50:	f007 f9be 	bl	80082d0 <__errno>
 8000f54:	4603      	mov	r3, r0
 8000f56:	220c      	movs	r2, #12
 8000f58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	e009      	b.n	8000f74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f66:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <_sbrk+0x64>)
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	4a05      	ldr	r2, [pc, #20]	@ (8000f84 <_sbrk+0x64>)
 8000f70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f72:	68fb      	ldr	r3, [r7, #12]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	24050000 	.word	0x24050000
 8000f80:	00000400 	.word	0x00000400
 8000f84:	2400068c 	.word	0x2400068c
 8000f88:	240007e0 	.word	0x240007e0

08000f8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f90:	4b3e      	ldr	r3, [pc, #248]	@ (800108c <SystemInit+0x100>)
 8000f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f96:	4a3d      	ldr	r2, [pc, #244]	@ (800108c <SystemInit+0x100>)
 8000f98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8001090 <SystemInit+0x104>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 030f 	and.w	r3, r3, #15
 8000fa8:	2b06      	cmp	r3, #6
 8000faa:	d807      	bhi.n	8000fbc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fac:	4b38      	ldr	r3, [pc, #224]	@ (8001090 <SystemInit+0x104>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f023 030f 	bic.w	r3, r3, #15
 8000fb4:	4a36      	ldr	r2, [pc, #216]	@ (8001090 <SystemInit+0x104>)
 8000fb6:	f043 0307 	orr.w	r3, r3, #7
 8000fba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000fbc:	4b35      	ldr	r3, [pc, #212]	@ (8001094 <SystemInit+0x108>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a34      	ldr	r2, [pc, #208]	@ (8001094 <SystemInit+0x108>)
 8000fc2:	f043 0301 	orr.w	r3, r3, #1
 8000fc6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fc8:	4b32      	ldr	r3, [pc, #200]	@ (8001094 <SystemInit+0x108>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000fce:	4b31      	ldr	r3, [pc, #196]	@ (8001094 <SystemInit+0x108>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	4930      	ldr	r1, [pc, #192]	@ (8001094 <SystemInit+0x108>)
 8000fd4:	4b30      	ldr	r3, [pc, #192]	@ (8001098 <SystemInit+0x10c>)
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fda:	4b2d      	ldr	r3, [pc, #180]	@ (8001090 <SystemInit+0x104>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 0308 	and.w	r3, r3, #8
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d007      	beq.n	8000ff6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8001090 <SystemInit+0x104>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f023 030f 	bic.w	r3, r3, #15
 8000fee:	4a28      	ldr	r2, [pc, #160]	@ (8001090 <SystemInit+0x104>)
 8000ff0:	f043 0307 	orr.w	r3, r3, #7
 8000ff4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ff6:	4b27      	ldr	r3, [pc, #156]	@ (8001094 <SystemInit+0x108>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ffc:	4b25      	ldr	r3, [pc, #148]	@ (8001094 <SystemInit+0x108>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001002:	4b24      	ldr	r3, [pc, #144]	@ (8001094 <SystemInit+0x108>)
 8001004:	2200      	movs	r2, #0
 8001006:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001008:	4b22      	ldr	r3, [pc, #136]	@ (8001094 <SystemInit+0x108>)
 800100a:	4a24      	ldr	r2, [pc, #144]	@ (800109c <SystemInit+0x110>)
 800100c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800100e:	4b21      	ldr	r3, [pc, #132]	@ (8001094 <SystemInit+0x108>)
 8001010:	4a23      	ldr	r2, [pc, #140]	@ (80010a0 <SystemInit+0x114>)
 8001012:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <SystemInit+0x108>)
 8001016:	4a23      	ldr	r2, [pc, #140]	@ (80010a4 <SystemInit+0x118>)
 8001018:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800101a:	4b1e      	ldr	r3, [pc, #120]	@ (8001094 <SystemInit+0x108>)
 800101c:	2200      	movs	r2, #0
 800101e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001020:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <SystemInit+0x108>)
 8001022:	4a20      	ldr	r2, [pc, #128]	@ (80010a4 <SystemInit+0x118>)
 8001024:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001026:	4b1b      	ldr	r3, [pc, #108]	@ (8001094 <SystemInit+0x108>)
 8001028:	2200      	movs	r2, #0
 800102a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800102c:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <SystemInit+0x108>)
 800102e:	4a1d      	ldr	r2, [pc, #116]	@ (80010a4 <SystemInit+0x118>)
 8001030:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001032:	4b18      	ldr	r3, [pc, #96]	@ (8001094 <SystemInit+0x108>)
 8001034:	2200      	movs	r2, #0
 8001036:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001038:	4b16      	ldr	r3, [pc, #88]	@ (8001094 <SystemInit+0x108>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a15      	ldr	r2, [pc, #84]	@ (8001094 <SystemInit+0x108>)
 800103e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001042:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001044:	4b13      	ldr	r3, [pc, #76]	@ (8001094 <SystemInit+0x108>)
 8001046:	2200      	movs	r2, #0
 8001048:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800104a:	4b12      	ldr	r3, [pc, #72]	@ (8001094 <SystemInit+0x108>)
 800104c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001050:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d113      	bne.n	8001080 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001058:	4b0e      	ldr	r3, [pc, #56]	@ (8001094 <SystemInit+0x108>)
 800105a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800105e:	4a0d      	ldr	r2, [pc, #52]	@ (8001094 <SystemInit+0x108>)
 8001060:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001064:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001068:	4b0f      	ldr	r3, [pc, #60]	@ (80010a8 <SystemInit+0x11c>)
 800106a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800106e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <SystemInit+0x108>)
 8001072:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001076:	4a07      	ldr	r2, [pc, #28]	@ (8001094 <SystemInit+0x108>)
 8001078:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800107c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	e000ed00 	.word	0xe000ed00
 8001090:	52002000 	.word	0x52002000
 8001094:	58024400 	.word	0x58024400
 8001098:	eaf6ed7f 	.word	0xeaf6ed7f
 800109c:	02020200 	.word	0x02020200
 80010a0:	01ff0000 	.word	0x01ff0000
 80010a4:	01010280 	.word	0x01010280
 80010a8:	52004000 	.word	0x52004000

080010ac <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80010b0:	4b09      	ldr	r3, [pc, #36]	@ (80010d8 <ExitRun0Mode+0x2c>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	4a08      	ldr	r2, [pc, #32]	@ (80010d8 <ExitRun0Mode+0x2c>)
 80010b6:	f043 0302 	orr.w	r3, r3, #2
 80010ba:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80010bc:	bf00      	nop
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <ExitRun0Mode+0x2c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d0f9      	beq.n	80010be <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80010ca:	bf00      	nop
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	58024800 	.word	0x58024800

080010dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010dc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001118 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80010e0:	f7ff ffe4 	bl	80010ac <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010e4:	f7ff ff52 	bl	8000f8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e8:	480c      	ldr	r0, [pc, #48]	@ (800111c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ea:	490d      	ldr	r1, [pc, #52]	@ (8001120 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001124 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f0:	e002      	b.n	80010f8 <LoopCopyDataInit>

080010f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f6:	3304      	adds	r3, #4

080010f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010fc:	d3f9      	bcc.n	80010f2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001128 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001100:	4c0a      	ldr	r4, [pc, #40]	@ (800112c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001104:	e001      	b.n	800110a <LoopFillZerobss>

08001106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001108:	3204      	adds	r2, #4

0800110a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800110c:	d3fb      	bcc.n	8001106 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800110e:	f007 f8e5 	bl	80082dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001112:	f7ff faed 	bl	80006f0 <main>
  bx  lr
 8001116:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001118:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800111c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001120:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001124:	0800a39c 	.word	0x0800a39c
  ldr r2, =_sbss
 8001128:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 800112c:	240007e0 	.word	0x240007e0

08001130 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001130:	e7fe      	b.n	8001130 <ADC3_IRQHandler>
	...

08001134 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800113a:	2003      	movs	r0, #3
 800113c:	f000 f980 	bl	8001440 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001140:	f002 fe66 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8001144:	4602      	mov	r2, r0
 8001146:	4b15      	ldr	r3, [pc, #84]	@ (800119c <HAL_Init+0x68>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	0a1b      	lsrs	r3, r3, #8
 800114c:	f003 030f 	and.w	r3, r3, #15
 8001150:	4913      	ldr	r1, [pc, #76]	@ (80011a0 <HAL_Init+0x6c>)
 8001152:	5ccb      	ldrb	r3, [r1, r3]
 8001154:	f003 031f 	and.w	r3, r3, #31
 8001158:	fa22 f303 	lsr.w	r3, r2, r3
 800115c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800115e:	4b0f      	ldr	r3, [pc, #60]	@ (800119c <HAL_Init+0x68>)
 8001160:	699b      	ldr	r3, [r3, #24]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	4a0e      	ldr	r2, [pc, #56]	@ (80011a0 <HAL_Init+0x6c>)
 8001168:	5cd3      	ldrb	r3, [r2, r3]
 800116a:	f003 031f 	and.w	r3, r3, #31
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	fa22 f303 	lsr.w	r3, r2, r3
 8001174:	4a0b      	ldr	r2, [pc, #44]	@ (80011a4 <HAL_Init+0x70>)
 8001176:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001178:	4a0b      	ldr	r2, [pc, #44]	@ (80011a8 <HAL_Init+0x74>)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800117e:	200f      	movs	r0, #15
 8001180:	f000 f814 	bl	80011ac <HAL_InitTick>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e002      	b.n	8001194 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800118e:	f7ff fd19 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001192:	2300      	movs	r3, #0
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	58024400 	.word	0x58024400
 80011a0:	08009fd8 	.word	0x08009fd8
 80011a4:	24000004 	.word	0x24000004
 80011a8:	24000000 	.word	0x24000000

080011ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011b4:	4b15      	ldr	r3, [pc, #84]	@ (800120c <HAL_InitTick+0x60>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d101      	bne.n	80011c0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e021      	b.n	8001204 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011c0:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <HAL_InitTick+0x64>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b11      	ldr	r3, [pc, #68]	@ (800120c <HAL_InitTick+0x60>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	4619      	mov	r1, r3
 80011ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80011d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d6:	4618      	mov	r0, r3
 80011d8:	f000 f965 	bl	80014a6 <HAL_SYSTICK_Config>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e00e      	b.n	8001204 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b0f      	cmp	r3, #15
 80011ea:	d80a      	bhi.n	8001202 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ec:	2200      	movs	r2, #0
 80011ee:	6879      	ldr	r1, [r7, #4]
 80011f0:	f04f 30ff 	mov.w	r0, #4294967295
 80011f4:	f000 f92f 	bl	8001456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f8:	4a06      	ldr	r2, [pc, #24]	@ (8001214 <HAL_InitTick+0x68>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011fe:	2300      	movs	r3, #0
 8001200:	e000      	b.n	8001204 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
}
 8001204:	4618      	mov	r0, r3
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	2400000c 	.word	0x2400000c
 8001210:	24000000 	.word	0x24000000
 8001214:	24000008 	.word	0x24000008

08001218 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <HAL_IncTick+0x20>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	461a      	mov	r2, r3
 8001222:	4b06      	ldr	r3, [pc, #24]	@ (800123c <HAL_IncTick+0x24>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4413      	add	r3, r2
 8001228:	4a04      	ldr	r2, [pc, #16]	@ (800123c <HAL_IncTick+0x24>)
 800122a:	6013      	str	r3, [r2, #0]
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	2400000c 	.word	0x2400000c
 800123c:	24000690 	.word	0x24000690

08001240 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  return uwTick;
 8001244:	4b03      	ldr	r3, [pc, #12]	@ (8001254 <HAL_GetTick+0x14>)
 8001246:	681b      	ldr	r3, [r3, #0]
}
 8001248:	4618      	mov	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	24000690 	.word	0x24000690

08001258 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001260:	f7ff ffee 	bl	8001240 <HAL_GetTick>
 8001264:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001270:	d005      	beq.n	800127e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001272:	4b0a      	ldr	r3, [pc, #40]	@ (800129c <HAL_Delay+0x44>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	461a      	mov	r2, r3
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	4413      	add	r3, r2
 800127c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800127e:	bf00      	nop
 8001280:	f7ff ffde 	bl	8001240 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	429a      	cmp	r2, r3
 800128e:	d8f7      	bhi.n	8001280 <HAL_Delay+0x28>
  {
  }
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	2400000c 	.word	0x2400000c

080012a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012b0:	4b0b      	ldr	r3, [pc, #44]	@ (80012e0 <__NVIC_SetPriorityGrouping+0x40>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012bc:	4013      	ands	r3, r2
 80012be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <__NVIC_SetPriorityGrouping+0x44>)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ce:	4a04      	ldr	r2, [pc, #16]	@ (80012e0 <__NVIC_SetPriorityGrouping+0x40>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	60d3      	str	r3, [r2, #12]
}
 80012d4:	bf00      	nop
 80012d6:	3714      	adds	r7, #20
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00
 80012e4:	05fa0000 	.word	0x05fa0000

080012e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012ec:	4b04      	ldr	r3, [pc, #16]	@ (8001300 <__NVIC_GetPriorityGrouping+0x18>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	0a1b      	lsrs	r3, r3, #8
 80012f2:	f003 0307 	and.w	r3, r3, #7
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800130e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001312:	2b00      	cmp	r3, #0
 8001314:	db0b      	blt.n	800132e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	f003 021f 	and.w	r2, r3, #31
 800131c:	4907      	ldr	r1, [pc, #28]	@ (800133c <__NVIC_EnableIRQ+0x38>)
 800131e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001322:	095b      	lsrs	r3, r3, #5
 8001324:	2001      	movs	r0, #1
 8001326:	fa00 f202 	lsl.w	r2, r0, r2
 800132a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000e100 	.word	0xe000e100

08001340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	6039      	str	r1, [r7, #0]
 800134a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800134c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001350:	2b00      	cmp	r3, #0
 8001352:	db0a      	blt.n	800136a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	b2da      	uxtb	r2, r3
 8001358:	490c      	ldr	r1, [pc, #48]	@ (800138c <__NVIC_SetPriority+0x4c>)
 800135a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135e:	0112      	lsls	r2, r2, #4
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	440b      	add	r3, r1
 8001364:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001368:	e00a      	b.n	8001380 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4908      	ldr	r1, [pc, #32]	@ (8001390 <__NVIC_SetPriority+0x50>)
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	f003 030f 	and.w	r3, r3, #15
 8001376:	3b04      	subs	r3, #4
 8001378:	0112      	lsls	r2, r2, #4
 800137a:	b2d2      	uxtb	r2, r2
 800137c:	440b      	add	r3, r1
 800137e:	761a      	strb	r2, [r3, #24]
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	e000e100 	.word	0xe000e100
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001394:	b480      	push	{r7}
 8001396:	b089      	sub	sp, #36	@ 0x24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	f1c3 0307 	rsb	r3, r3, #7
 80013ae:	2b04      	cmp	r3, #4
 80013b0:	bf28      	it	cs
 80013b2:	2304      	movcs	r3, #4
 80013b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	3304      	adds	r3, #4
 80013ba:	2b06      	cmp	r3, #6
 80013bc:	d902      	bls.n	80013c4 <NVIC_EncodePriority+0x30>
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	3b03      	subs	r3, #3
 80013c2:	e000      	b.n	80013c6 <NVIC_EncodePriority+0x32>
 80013c4:	2300      	movs	r3, #0
 80013c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c8:	f04f 32ff 	mov.w	r2, #4294967295
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43da      	mvns	r2, r3
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	401a      	ands	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013dc:	f04f 31ff 	mov.w	r1, #4294967295
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	fa01 f303 	lsl.w	r3, r1, r3
 80013e6:	43d9      	mvns	r1, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	4313      	orrs	r3, r2
         );
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3724      	adds	r7, #36	@ 0x24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
	...

080013fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3b01      	subs	r3, #1
 8001408:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800140c:	d301      	bcc.n	8001412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800140e:	2301      	movs	r3, #1
 8001410:	e00f      	b.n	8001432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001412:	4a0a      	ldr	r2, [pc, #40]	@ (800143c <SysTick_Config+0x40>)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3b01      	subs	r3, #1
 8001418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800141a:	210f      	movs	r1, #15
 800141c:	f04f 30ff 	mov.w	r0, #4294967295
 8001420:	f7ff ff8e 	bl	8001340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <SysTick_Config+0x40>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800142a:	4b04      	ldr	r3, [pc, #16]	@ (800143c <SysTick_Config+0x40>)
 800142c:	2207      	movs	r2, #7
 800142e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	e000e010 	.word	0xe000e010

08001440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff ff29 	bl	80012a0 <__NVIC_SetPriorityGrouping>
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b086      	sub	sp, #24
 800145a:	af00      	add	r7, sp, #0
 800145c:	4603      	mov	r3, r0
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
 8001462:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001464:	f7ff ff40 	bl	80012e8 <__NVIC_GetPriorityGrouping>
 8001468:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	68b9      	ldr	r1, [r7, #8]
 800146e:	6978      	ldr	r0, [r7, #20]
 8001470:	f7ff ff90 	bl	8001394 <NVIC_EncodePriority>
 8001474:	4602      	mov	r2, r0
 8001476:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800147a:	4611      	mov	r1, r2
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff5f 	bl	8001340 <__NVIC_SetPriority>
}
 8001482:	bf00      	nop
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b082      	sub	sp, #8
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001494:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff33 	bl	8001304 <__NVIC_EnableIRQ>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff ffa4 	bl	80013fc <SysTick_Config>
 80014b4:	4603      	mov	r3, r0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80014c4:	f3bf 8f5f 	dmb	sy
}
 80014c8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80014ca:	4b07      	ldr	r3, [pc, #28]	@ (80014e8 <HAL_MPU_Disable+0x28>)
 80014cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ce:	4a06      	ldr	r2, [pc, #24]	@ (80014e8 <HAL_MPU_Disable+0x28>)
 80014d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014d4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80014d6:	4b05      	ldr	r3, [pc, #20]	@ (80014ec <HAL_MPU_Disable+0x2c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	605a      	str	r2, [r3, #4]
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00
 80014ec:	e000ed90 	.word	0xe000ed90

080014f0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80014f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <HAL_MPU_Enable+0x38>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001502:	4b0a      	ldr	r3, [pc, #40]	@ (800152c <HAL_MPU_Enable+0x3c>)
 8001504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001506:	4a09      	ldr	r2, [pc, #36]	@ (800152c <HAL_MPU_Enable+0x3c>)
 8001508:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800150c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800150e:	f3bf 8f4f 	dsb	sy
}
 8001512:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001514:	f3bf 8f6f 	isb	sy
}
 8001518:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	e000ed90 	.word	0xe000ed90
 800152c:	e000ed00 	.word	0xe000ed00

08001530 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	785a      	ldrb	r2, [r3, #1]
 800153c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ac <HAL_MPU_ConfigRegion+0x7c>)
 800153e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001540:	4b1a      	ldr	r3, [pc, #104]	@ (80015ac <HAL_MPU_ConfigRegion+0x7c>)
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	4a19      	ldr	r2, [pc, #100]	@ (80015ac <HAL_MPU_ConfigRegion+0x7c>)
 8001546:	f023 0301 	bic.w	r3, r3, #1
 800154a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800154c:	4a17      	ldr	r2, [pc, #92]	@ (80015ac <HAL_MPU_ConfigRegion+0x7c>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	7b1b      	ldrb	r3, [r3, #12]
 8001558:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	7adb      	ldrb	r3, [r3, #11]
 800155e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001560:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	7a9b      	ldrb	r3, [r3, #10]
 8001566:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001568:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	7b5b      	ldrb	r3, [r3, #13]
 800156e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001570:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	7b9b      	ldrb	r3, [r3, #14]
 8001576:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001578:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	7bdb      	ldrb	r3, [r3, #15]
 800157e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001580:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	7a5b      	ldrb	r3, [r3, #9]
 8001586:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001588:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	7a1b      	ldrb	r3, [r3, #8]
 800158e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001590:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	7812      	ldrb	r2, [r2, #0]
 8001596:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001598:	4a04      	ldr	r2, [pc, #16]	@ (80015ac <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800159a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800159c:	6113      	str	r3, [r2, #16]
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	e000ed90 	.word	0xe000ed90

080015b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80015b8:	f7ff fe42 	bl	8001240 <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e312      	b.n	8001bee <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a66      	ldr	r2, [pc, #408]	@ (8001768 <HAL_DMA_Init+0x1b8>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d04a      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a65      	ldr	r2, [pc, #404]	@ (800176c <HAL_DMA_Init+0x1bc>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d045      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a63      	ldr	r2, [pc, #396]	@ (8001770 <HAL_DMA_Init+0x1c0>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d040      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a62      	ldr	r2, [pc, #392]	@ (8001774 <HAL_DMA_Init+0x1c4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d03b      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a60      	ldr	r2, [pc, #384]	@ (8001778 <HAL_DMA_Init+0x1c8>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d036      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a5f      	ldr	r2, [pc, #380]	@ (800177c <HAL_DMA_Init+0x1cc>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d031      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a5d      	ldr	r2, [pc, #372]	@ (8001780 <HAL_DMA_Init+0x1d0>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d02c      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a5c      	ldr	r2, [pc, #368]	@ (8001784 <HAL_DMA_Init+0x1d4>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d027      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a5a      	ldr	r2, [pc, #360]	@ (8001788 <HAL_DMA_Init+0x1d8>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d022      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a59      	ldr	r2, [pc, #356]	@ (800178c <HAL_DMA_Init+0x1dc>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d01d      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a57      	ldr	r2, [pc, #348]	@ (8001790 <HAL_DMA_Init+0x1e0>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d018      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a56      	ldr	r2, [pc, #344]	@ (8001794 <HAL_DMA_Init+0x1e4>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d013      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a54      	ldr	r2, [pc, #336]	@ (8001798 <HAL_DMA_Init+0x1e8>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d00e      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a53      	ldr	r2, [pc, #332]	@ (800179c <HAL_DMA_Init+0x1ec>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d009      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a51      	ldr	r2, [pc, #324]	@ (80017a0 <HAL_DMA_Init+0x1f0>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d004      	beq.n	8001668 <HAL_DMA_Init+0xb8>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a50      	ldr	r2, [pc, #320]	@ (80017a4 <HAL_DMA_Init+0x1f4>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d101      	bne.n	800166c <HAL_DMA_Init+0xbc>
 8001668:	2301      	movs	r3, #1
 800166a:	e000      	b.n	800166e <HAL_DMA_Init+0xbe>
 800166c:	2300      	movs	r3, #0
 800166e:	2b00      	cmp	r3, #0
 8001670:	f000 813c 	beq.w	80018ec <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2202      	movs	r2, #2
 8001678:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a37      	ldr	r2, [pc, #220]	@ (8001768 <HAL_DMA_Init+0x1b8>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d04a      	beq.n	8001724 <HAL_DMA_Init+0x174>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a36      	ldr	r2, [pc, #216]	@ (800176c <HAL_DMA_Init+0x1bc>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d045      	beq.n	8001724 <HAL_DMA_Init+0x174>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a34      	ldr	r2, [pc, #208]	@ (8001770 <HAL_DMA_Init+0x1c0>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d040      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a33      	ldr	r2, [pc, #204]	@ (8001774 <HAL_DMA_Init+0x1c4>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d03b      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a31      	ldr	r2, [pc, #196]	@ (8001778 <HAL_DMA_Init+0x1c8>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d036      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a30      	ldr	r2, [pc, #192]	@ (800177c <HAL_DMA_Init+0x1cc>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d031      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a2e      	ldr	r2, [pc, #184]	@ (8001780 <HAL_DMA_Init+0x1d0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d02c      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a2d      	ldr	r2, [pc, #180]	@ (8001784 <HAL_DMA_Init+0x1d4>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d027      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a2b      	ldr	r2, [pc, #172]	@ (8001788 <HAL_DMA_Init+0x1d8>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d022      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a2a      	ldr	r2, [pc, #168]	@ (800178c <HAL_DMA_Init+0x1dc>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d01d      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a28      	ldr	r2, [pc, #160]	@ (8001790 <HAL_DMA_Init+0x1e0>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d018      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a27      	ldr	r2, [pc, #156]	@ (8001794 <HAL_DMA_Init+0x1e4>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d013      	beq.n	8001724 <HAL_DMA_Init+0x174>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a25      	ldr	r2, [pc, #148]	@ (8001798 <HAL_DMA_Init+0x1e8>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d00e      	beq.n	8001724 <HAL_DMA_Init+0x174>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a24      	ldr	r2, [pc, #144]	@ (800179c <HAL_DMA_Init+0x1ec>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d009      	beq.n	8001724 <HAL_DMA_Init+0x174>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a22      	ldr	r2, [pc, #136]	@ (80017a0 <HAL_DMA_Init+0x1f0>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d004      	beq.n	8001724 <HAL_DMA_Init+0x174>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a21      	ldr	r2, [pc, #132]	@ (80017a4 <HAL_DMA_Init+0x1f4>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d108      	bne.n	8001736 <HAL_DMA_Init+0x186>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0201 	bic.w	r2, r2, #1
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	e007      	b.n	8001746 <HAL_DMA_Init+0x196>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f022 0201 	bic.w	r2, r2, #1
 8001744:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001746:	e02f      	b.n	80017a8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001748:	f7ff fd7a 	bl	8001240 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b05      	cmp	r3, #5
 8001754:	d928      	bls.n	80017a8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2220      	movs	r2, #32
 800175a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2203      	movs	r2, #3
 8001760:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e242      	b.n	8001bee <HAL_DMA_Init+0x63e>
 8001768:	40020010 	.word	0x40020010
 800176c:	40020028 	.word	0x40020028
 8001770:	40020040 	.word	0x40020040
 8001774:	40020058 	.word	0x40020058
 8001778:	40020070 	.word	0x40020070
 800177c:	40020088 	.word	0x40020088
 8001780:	400200a0 	.word	0x400200a0
 8001784:	400200b8 	.word	0x400200b8
 8001788:	40020410 	.word	0x40020410
 800178c:	40020428 	.word	0x40020428
 8001790:	40020440 	.word	0x40020440
 8001794:	40020458 	.word	0x40020458
 8001798:	40020470 	.word	0x40020470
 800179c:	40020488 	.word	0x40020488
 80017a0:	400204a0 	.word	0x400204a0
 80017a4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1c8      	bne.n	8001748 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017be:	697a      	ldr	r2, [r7, #20]
 80017c0:	4b83      	ldr	r3, [pc, #524]	@ (80019d0 <HAL_DMA_Init+0x420>)
 80017c2:	4013      	ands	r3, r2
 80017c4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80017ce:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017da:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017e6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	d107      	bne.n	800180c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001804:	4313      	orrs	r3, r2
 8001806:	697a      	ldr	r2, [r7, #20]
 8001808:	4313      	orrs	r3, r2
 800180a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	2b28      	cmp	r3, #40	@ 0x28
 8001812:	d903      	bls.n	800181c <HAL_DMA_Init+0x26c>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b2e      	cmp	r3, #46	@ 0x2e
 800181a:	d91f      	bls.n	800185c <HAL_DMA_Init+0x2ac>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b3e      	cmp	r3, #62	@ 0x3e
 8001822:	d903      	bls.n	800182c <HAL_DMA_Init+0x27c>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b42      	cmp	r3, #66	@ 0x42
 800182a:	d917      	bls.n	800185c <HAL_DMA_Init+0x2ac>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2b46      	cmp	r3, #70	@ 0x46
 8001832:	d903      	bls.n	800183c <HAL_DMA_Init+0x28c>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b48      	cmp	r3, #72	@ 0x48
 800183a:	d90f      	bls.n	800185c <HAL_DMA_Init+0x2ac>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	2b4e      	cmp	r3, #78	@ 0x4e
 8001842:	d903      	bls.n	800184c <HAL_DMA_Init+0x29c>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b52      	cmp	r3, #82	@ 0x52
 800184a:	d907      	bls.n	800185c <HAL_DMA_Init+0x2ac>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	2b73      	cmp	r3, #115	@ 0x73
 8001852:	d905      	bls.n	8001860 <HAL_DMA_Init+0x2b0>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b77      	cmp	r3, #119	@ 0x77
 800185a:	d801      	bhi.n	8001860 <HAL_DMA_Init+0x2b0>
 800185c:	2301      	movs	r3, #1
 800185e:	e000      	b.n	8001862 <HAL_DMA_Init+0x2b2>
 8001860:	2300      	movs	r3, #0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800186c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	697a      	ldr	r2, [r7, #20]
 8001874:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	f023 0307 	bic.w	r3, r3, #7
 8001884:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	4313      	orrs	r3, r2
 800188e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001894:	2b04      	cmp	r3, #4
 8001896:	d117      	bne.n	80018c8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	4313      	orrs	r3, r2
 80018a0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00e      	beq.n	80018c8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f001 f9b4 	bl	8002c18 <DMA_CheckFifoParam>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d008      	beq.n	80018c8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2240      	movs	r2, #64	@ 0x40
 80018ba:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e192      	b.n	8001bee <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	697a      	ldr	r2, [r7, #20]
 80018ce:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f001 f8ef 	bl	8002ab4 <DMA_CalcBaseAndBitshift>
 80018d6:	4603      	mov	r3, r0
 80018d8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018de:	f003 031f 	and.w	r3, r3, #31
 80018e2:	223f      	movs	r2, #63	@ 0x3f
 80018e4:	409a      	lsls	r2, r3
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	e0c8      	b.n	8001a7e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a38      	ldr	r2, [pc, #224]	@ (80019d4 <HAL_DMA_Init+0x424>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d022      	beq.n	800193c <HAL_DMA_Init+0x38c>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a37      	ldr	r2, [pc, #220]	@ (80019d8 <HAL_DMA_Init+0x428>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d01d      	beq.n	800193c <HAL_DMA_Init+0x38c>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a35      	ldr	r2, [pc, #212]	@ (80019dc <HAL_DMA_Init+0x42c>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d018      	beq.n	800193c <HAL_DMA_Init+0x38c>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a34      	ldr	r2, [pc, #208]	@ (80019e0 <HAL_DMA_Init+0x430>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d013      	beq.n	800193c <HAL_DMA_Init+0x38c>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a32      	ldr	r2, [pc, #200]	@ (80019e4 <HAL_DMA_Init+0x434>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d00e      	beq.n	800193c <HAL_DMA_Init+0x38c>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a31      	ldr	r2, [pc, #196]	@ (80019e8 <HAL_DMA_Init+0x438>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d009      	beq.n	800193c <HAL_DMA_Init+0x38c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a2f      	ldr	r2, [pc, #188]	@ (80019ec <HAL_DMA_Init+0x43c>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d004      	beq.n	800193c <HAL_DMA_Init+0x38c>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a2e      	ldr	r2, [pc, #184]	@ (80019f0 <HAL_DMA_Init+0x440>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d101      	bne.n	8001940 <HAL_DMA_Init+0x390>
 800193c:	2301      	movs	r3, #1
 800193e:	e000      	b.n	8001942 <HAL_DMA_Init+0x392>
 8001940:	2300      	movs	r3, #0
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 8092 	beq.w	8001a6c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a21      	ldr	r2, [pc, #132]	@ (80019d4 <HAL_DMA_Init+0x424>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d021      	beq.n	8001996 <HAL_DMA_Init+0x3e6>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a20      	ldr	r2, [pc, #128]	@ (80019d8 <HAL_DMA_Init+0x428>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d01c      	beq.n	8001996 <HAL_DMA_Init+0x3e6>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a1e      	ldr	r2, [pc, #120]	@ (80019dc <HAL_DMA_Init+0x42c>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d017      	beq.n	8001996 <HAL_DMA_Init+0x3e6>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a1d      	ldr	r2, [pc, #116]	@ (80019e0 <HAL_DMA_Init+0x430>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d012      	beq.n	8001996 <HAL_DMA_Init+0x3e6>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a1b      	ldr	r2, [pc, #108]	@ (80019e4 <HAL_DMA_Init+0x434>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d00d      	beq.n	8001996 <HAL_DMA_Init+0x3e6>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a1a      	ldr	r2, [pc, #104]	@ (80019e8 <HAL_DMA_Init+0x438>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d008      	beq.n	8001996 <HAL_DMA_Init+0x3e6>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a18      	ldr	r2, [pc, #96]	@ (80019ec <HAL_DMA_Init+0x43c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d003      	beq.n	8001996 <HAL_DMA_Init+0x3e6>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a17      	ldr	r2, [pc, #92]	@ (80019f0 <HAL_DMA_Init+0x440>)
 8001994:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2202      	movs	r2, #2
 800199a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80019ae:	697a      	ldr	r2, [r7, #20]
 80019b0:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <HAL_DMA_Init+0x444>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2b40      	cmp	r3, #64	@ 0x40
 80019bc:	d01c      	beq.n	80019f8 <HAL_DMA_Init+0x448>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2b80      	cmp	r3, #128	@ 0x80
 80019c4:	d102      	bne.n	80019cc <HAL_DMA_Init+0x41c>
 80019c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019ca:	e016      	b.n	80019fa <HAL_DMA_Init+0x44a>
 80019cc:	2300      	movs	r3, #0
 80019ce:	e014      	b.n	80019fa <HAL_DMA_Init+0x44a>
 80019d0:	fe10803f 	.word	0xfe10803f
 80019d4:	58025408 	.word	0x58025408
 80019d8:	5802541c 	.word	0x5802541c
 80019dc:	58025430 	.word	0x58025430
 80019e0:	58025444 	.word	0x58025444
 80019e4:	58025458 	.word	0x58025458
 80019e8:	5802546c 	.word	0x5802546c
 80019ec:	58025480 	.word	0x58025480
 80019f0:	58025494 	.word	0x58025494
 80019f4:	fffe000f 	.word	0xfffe000f
 80019f8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	68d2      	ldr	r2, [r2, #12]
 80019fe:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001a00:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	691b      	ldr	r3, [r3, #16]
 8001a06:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001a08:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001a10:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	699b      	ldr	r3, [r3, #24]
 8001a16:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001a18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001a20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a1b      	ldr	r3, [r3, #32]
 8001a26:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001a28:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001a2a:	697a      	ldr	r2, [r7, #20]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b6e      	ldr	r3, [pc, #440]	@ (8001bf8 <HAL_DMA_Init+0x648>)
 8001a40:	4413      	add	r3, r2
 8001a42:	4a6e      	ldr	r2, [pc, #440]	@ (8001bfc <HAL_DMA_Init+0x64c>)
 8001a44:	fba2 2303 	umull	r2, r3, r2, r3
 8001a48:	091b      	lsrs	r3, r3, #4
 8001a4a:	009a      	lsls	r2, r3, #2
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f001 f82f 	bl	8002ab4 <DMA_CalcBaseAndBitshift>
 8001a56:	4603      	mov	r3, r0
 8001a58:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a5e:	f003 031f 	and.w	r3, r3, #31
 8001a62:	2201      	movs	r2, #1
 8001a64:	409a      	lsls	r2, r3
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	e008      	b.n	8001a7e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2240      	movs	r2, #64	@ 0x40
 8001a70:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2203      	movs	r2, #3
 8001a76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e0b7      	b.n	8001bee <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a5f      	ldr	r2, [pc, #380]	@ (8001c00 <HAL_DMA_Init+0x650>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d072      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a5d      	ldr	r2, [pc, #372]	@ (8001c04 <HAL_DMA_Init+0x654>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d06d      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a5c      	ldr	r2, [pc, #368]	@ (8001c08 <HAL_DMA_Init+0x658>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d068      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a5a      	ldr	r2, [pc, #360]	@ (8001c0c <HAL_DMA_Init+0x65c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d063      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a59      	ldr	r2, [pc, #356]	@ (8001c10 <HAL_DMA_Init+0x660>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d05e      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a57      	ldr	r2, [pc, #348]	@ (8001c14 <HAL_DMA_Init+0x664>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d059      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a56      	ldr	r2, [pc, #344]	@ (8001c18 <HAL_DMA_Init+0x668>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d054      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a54      	ldr	r2, [pc, #336]	@ (8001c1c <HAL_DMA_Init+0x66c>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d04f      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a53      	ldr	r2, [pc, #332]	@ (8001c20 <HAL_DMA_Init+0x670>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d04a      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a51      	ldr	r2, [pc, #324]	@ (8001c24 <HAL_DMA_Init+0x674>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d045      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a50      	ldr	r2, [pc, #320]	@ (8001c28 <HAL_DMA_Init+0x678>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d040      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a4e      	ldr	r2, [pc, #312]	@ (8001c2c <HAL_DMA_Init+0x67c>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d03b      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a4d      	ldr	r2, [pc, #308]	@ (8001c30 <HAL_DMA_Init+0x680>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d036      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a4b      	ldr	r2, [pc, #300]	@ (8001c34 <HAL_DMA_Init+0x684>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d031      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a4a      	ldr	r2, [pc, #296]	@ (8001c38 <HAL_DMA_Init+0x688>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d02c      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a48      	ldr	r2, [pc, #288]	@ (8001c3c <HAL_DMA_Init+0x68c>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d027      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a47      	ldr	r2, [pc, #284]	@ (8001c40 <HAL_DMA_Init+0x690>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d022      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a45      	ldr	r2, [pc, #276]	@ (8001c44 <HAL_DMA_Init+0x694>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d01d      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a44      	ldr	r2, [pc, #272]	@ (8001c48 <HAL_DMA_Init+0x698>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d018      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a42      	ldr	r2, [pc, #264]	@ (8001c4c <HAL_DMA_Init+0x69c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d013      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a41      	ldr	r2, [pc, #260]	@ (8001c50 <HAL_DMA_Init+0x6a0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d00e      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a3f      	ldr	r2, [pc, #252]	@ (8001c54 <HAL_DMA_Init+0x6a4>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d009      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a3e      	ldr	r2, [pc, #248]	@ (8001c58 <HAL_DMA_Init+0x6a8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d004      	beq.n	8001b6e <HAL_DMA_Init+0x5be>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a3c      	ldr	r2, [pc, #240]	@ (8001c5c <HAL_DMA_Init+0x6ac>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d101      	bne.n	8001b72 <HAL_DMA_Init+0x5c2>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <HAL_DMA_Init+0x5c4>
 8001b72:	2300      	movs	r3, #0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d032      	beq.n	8001bde <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f001 f8c9 	bl	8002d10 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	2b80      	cmp	r3, #128	@ 0x80
 8001b84:	d102      	bne.n	8001b8c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b94:	b2d2      	uxtb	r2, r2
 8001b96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001ba0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d010      	beq.n	8001bcc <HAL_DMA_Init+0x61c>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b08      	cmp	r3, #8
 8001bb0:	d80c      	bhi.n	8001bcc <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f001 f946 	bl	8002e44 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	e008      	b.n	8001bde <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3718      	adds	r7, #24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	a7fdabf8 	.word	0xa7fdabf8
 8001bfc:	cccccccd 	.word	0xcccccccd
 8001c00:	40020010 	.word	0x40020010
 8001c04:	40020028 	.word	0x40020028
 8001c08:	40020040 	.word	0x40020040
 8001c0c:	40020058 	.word	0x40020058
 8001c10:	40020070 	.word	0x40020070
 8001c14:	40020088 	.word	0x40020088
 8001c18:	400200a0 	.word	0x400200a0
 8001c1c:	400200b8 	.word	0x400200b8
 8001c20:	40020410 	.word	0x40020410
 8001c24:	40020428 	.word	0x40020428
 8001c28:	40020440 	.word	0x40020440
 8001c2c:	40020458 	.word	0x40020458
 8001c30:	40020470 	.word	0x40020470
 8001c34:	40020488 	.word	0x40020488
 8001c38:	400204a0 	.word	0x400204a0
 8001c3c:	400204b8 	.word	0x400204b8
 8001c40:	58025408 	.word	0x58025408
 8001c44:	5802541c 	.word	0x5802541c
 8001c48:	58025430 	.word	0x58025430
 8001c4c:	58025444 	.word	0x58025444
 8001c50:	58025458 	.word	0x58025458
 8001c54:	5802546c 	.word	0x5802546c
 8001c58:	58025480 	.word	0x58025480
 8001c5c:	58025494 	.word	0x58025494

08001c60 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08a      	sub	sp, #40	@ 0x28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c6c:	4b67      	ldr	r3, [pc, #412]	@ (8001e0c <HAL_DMA_IRQHandler+0x1ac>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a67      	ldr	r2, [pc, #412]	@ (8001e10 <HAL_DMA_IRQHandler+0x1b0>)
 8001c72:	fba2 2303 	umull	r2, r3, r2, r3
 8001c76:	0a9b      	lsrs	r3, r3, #10
 8001c78:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c84:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001c86:	6a3b      	ldr	r3, [r7, #32]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a5f      	ldr	r2, [pc, #380]	@ (8001e14 <HAL_DMA_IRQHandler+0x1b4>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d04a      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a5d      	ldr	r2, [pc, #372]	@ (8001e18 <HAL_DMA_IRQHandler+0x1b8>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d045      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a5c      	ldr	r2, [pc, #368]	@ (8001e1c <HAL_DMA_IRQHandler+0x1bc>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d040      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a5a      	ldr	r2, [pc, #360]	@ (8001e20 <HAL_DMA_IRQHandler+0x1c0>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d03b      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a59      	ldr	r2, [pc, #356]	@ (8001e24 <HAL_DMA_IRQHandler+0x1c4>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d036      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a57      	ldr	r2, [pc, #348]	@ (8001e28 <HAL_DMA_IRQHandler+0x1c8>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d031      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a56      	ldr	r2, [pc, #344]	@ (8001e2c <HAL_DMA_IRQHandler+0x1cc>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d02c      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a54      	ldr	r2, [pc, #336]	@ (8001e30 <HAL_DMA_IRQHandler+0x1d0>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d027      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a53      	ldr	r2, [pc, #332]	@ (8001e34 <HAL_DMA_IRQHandler+0x1d4>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d022      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a51      	ldr	r2, [pc, #324]	@ (8001e38 <HAL_DMA_IRQHandler+0x1d8>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d01d      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a50      	ldr	r2, [pc, #320]	@ (8001e3c <HAL_DMA_IRQHandler+0x1dc>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d018      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a4e      	ldr	r2, [pc, #312]	@ (8001e40 <HAL_DMA_IRQHandler+0x1e0>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d013      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a4d      	ldr	r2, [pc, #308]	@ (8001e44 <HAL_DMA_IRQHandler+0x1e4>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d00e      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a4b      	ldr	r2, [pc, #300]	@ (8001e48 <HAL_DMA_IRQHandler+0x1e8>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d009      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a4a      	ldr	r2, [pc, #296]	@ (8001e4c <HAL_DMA_IRQHandler+0x1ec>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d004      	beq.n	8001d32 <HAL_DMA_IRQHandler+0xd2>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a48      	ldr	r2, [pc, #288]	@ (8001e50 <HAL_DMA_IRQHandler+0x1f0>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d101      	bne.n	8001d36 <HAL_DMA_IRQHandler+0xd6>
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <HAL_DMA_IRQHandler+0xd8>
 8001d36:	2300      	movs	r3, #0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f000 842b 	beq.w	8002594 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d42:	f003 031f 	and.w	r3, r3, #31
 8001d46:	2208      	movs	r2, #8
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f000 80a2 	beq.w	8001e98 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a2e      	ldr	r2, [pc, #184]	@ (8001e14 <HAL_DMA_IRQHandler+0x1b4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d04a      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a2d      	ldr	r2, [pc, #180]	@ (8001e18 <HAL_DMA_IRQHandler+0x1b8>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d045      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a2b      	ldr	r2, [pc, #172]	@ (8001e1c <HAL_DMA_IRQHandler+0x1bc>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d040      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a2a      	ldr	r2, [pc, #168]	@ (8001e20 <HAL_DMA_IRQHandler+0x1c0>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d03b      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a28      	ldr	r2, [pc, #160]	@ (8001e24 <HAL_DMA_IRQHandler+0x1c4>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d036      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a27      	ldr	r2, [pc, #156]	@ (8001e28 <HAL_DMA_IRQHandler+0x1c8>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d031      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a25      	ldr	r2, [pc, #148]	@ (8001e2c <HAL_DMA_IRQHandler+0x1cc>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d02c      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a24      	ldr	r2, [pc, #144]	@ (8001e30 <HAL_DMA_IRQHandler+0x1d0>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d027      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a22      	ldr	r2, [pc, #136]	@ (8001e34 <HAL_DMA_IRQHandler+0x1d4>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d022      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a21      	ldr	r2, [pc, #132]	@ (8001e38 <HAL_DMA_IRQHandler+0x1d8>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d01d      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8001e3c <HAL_DMA_IRQHandler+0x1dc>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d018      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e40 <HAL_DMA_IRQHandler+0x1e0>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d013      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a1c      	ldr	r2, [pc, #112]	@ (8001e44 <HAL_DMA_IRQHandler+0x1e4>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d00e      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a1b      	ldr	r2, [pc, #108]	@ (8001e48 <HAL_DMA_IRQHandler+0x1e8>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d009      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	@ (8001e4c <HAL_DMA_IRQHandler+0x1ec>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d004      	beq.n	8001df4 <HAL_DMA_IRQHandler+0x194>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a18      	ldr	r2, [pc, #96]	@ (8001e50 <HAL_DMA_IRQHandler+0x1f0>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d12f      	bne.n	8001e54 <HAL_DMA_IRQHandler+0x1f4>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0304 	and.w	r3, r3, #4
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	bf14      	ite	ne
 8001e02:	2301      	movne	r3, #1
 8001e04:	2300      	moveq	r3, #0
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	e02e      	b.n	8001e68 <HAL_DMA_IRQHandler+0x208>
 8001e0a:	bf00      	nop
 8001e0c:	24000000 	.word	0x24000000
 8001e10:	1b4e81b5 	.word	0x1b4e81b5
 8001e14:	40020010 	.word	0x40020010
 8001e18:	40020028 	.word	0x40020028
 8001e1c:	40020040 	.word	0x40020040
 8001e20:	40020058 	.word	0x40020058
 8001e24:	40020070 	.word	0x40020070
 8001e28:	40020088 	.word	0x40020088
 8001e2c:	400200a0 	.word	0x400200a0
 8001e30:	400200b8 	.word	0x400200b8
 8001e34:	40020410 	.word	0x40020410
 8001e38:	40020428 	.word	0x40020428
 8001e3c:	40020440 	.word	0x40020440
 8001e40:	40020458 	.word	0x40020458
 8001e44:	40020470 	.word	0x40020470
 8001e48:	40020488 	.word	0x40020488
 8001e4c:	400204a0 	.word	0x400204a0
 8001e50:	400204b8 	.word	0x400204b8
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0308 	and.w	r3, r3, #8
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	bf14      	ite	ne
 8001e62:	2301      	movne	r3, #1
 8001e64:	2300      	moveq	r3, #0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d015      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 0204 	bic.w	r2, r2, #4
 8001e7a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e80:	f003 031f 	and.w	r3, r3, #31
 8001e84:	2208      	movs	r2, #8
 8001e86:	409a      	lsls	r2, r3
 8001e88:	6a3b      	ldr	r3, [r7, #32]
 8001e8a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e90:	f043 0201 	orr.w	r2, r3, #1
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9c:	f003 031f 	and.w	r3, r3, #31
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d06e      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a69      	ldr	r2, [pc, #420]	@ (8002058 <HAL_DMA_IRQHandler+0x3f8>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d04a      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a67      	ldr	r2, [pc, #412]	@ (800205c <HAL_DMA_IRQHandler+0x3fc>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d045      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a66      	ldr	r2, [pc, #408]	@ (8002060 <HAL_DMA_IRQHandler+0x400>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d040      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a64      	ldr	r2, [pc, #400]	@ (8002064 <HAL_DMA_IRQHandler+0x404>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d03b      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a63      	ldr	r2, [pc, #396]	@ (8002068 <HAL_DMA_IRQHandler+0x408>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d036      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a61      	ldr	r2, [pc, #388]	@ (800206c <HAL_DMA_IRQHandler+0x40c>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d031      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a60      	ldr	r2, [pc, #384]	@ (8002070 <HAL_DMA_IRQHandler+0x410>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d02c      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a5e      	ldr	r2, [pc, #376]	@ (8002074 <HAL_DMA_IRQHandler+0x414>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d027      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a5d      	ldr	r2, [pc, #372]	@ (8002078 <HAL_DMA_IRQHandler+0x418>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d022      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a5b      	ldr	r2, [pc, #364]	@ (800207c <HAL_DMA_IRQHandler+0x41c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d01d      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a5a      	ldr	r2, [pc, #360]	@ (8002080 <HAL_DMA_IRQHandler+0x420>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d018      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a58      	ldr	r2, [pc, #352]	@ (8002084 <HAL_DMA_IRQHandler+0x424>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d013      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a57      	ldr	r2, [pc, #348]	@ (8002088 <HAL_DMA_IRQHandler+0x428>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d00e      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a55      	ldr	r2, [pc, #340]	@ (800208c <HAL_DMA_IRQHandler+0x42c>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d009      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a54      	ldr	r2, [pc, #336]	@ (8002090 <HAL_DMA_IRQHandler+0x430>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d004      	beq.n	8001f4e <HAL_DMA_IRQHandler+0x2ee>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a52      	ldr	r2, [pc, #328]	@ (8002094 <HAL_DMA_IRQHandler+0x434>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d10a      	bne.n	8001f64 <HAL_DMA_IRQHandler+0x304>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	695b      	ldr	r3, [r3, #20]
 8001f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	bf14      	ite	ne
 8001f5c:	2301      	movne	r3, #1
 8001f5e:	2300      	moveq	r3, #0
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	e003      	b.n	8001f6c <HAL_DMA_IRQHandler+0x30c>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d00d      	beq.n	8001f8c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f74:	f003 031f 	and.w	r3, r3, #31
 8001f78:	2201      	movs	r2, #1
 8001f7a:	409a      	lsls	r2, r3
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f84:	f043 0202 	orr.w	r2, r3, #2
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f90:	f003 031f 	and.w	r3, r3, #31
 8001f94:	2204      	movs	r2, #4
 8001f96:	409a      	lsls	r2, r3
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f000 808f 	beq.w	80020c0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a2c      	ldr	r2, [pc, #176]	@ (8002058 <HAL_DMA_IRQHandler+0x3f8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d04a      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a2a      	ldr	r2, [pc, #168]	@ (800205c <HAL_DMA_IRQHandler+0x3fc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d045      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a29      	ldr	r2, [pc, #164]	@ (8002060 <HAL_DMA_IRQHandler+0x400>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d040      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a27      	ldr	r2, [pc, #156]	@ (8002064 <HAL_DMA_IRQHandler+0x404>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d03b      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a26      	ldr	r2, [pc, #152]	@ (8002068 <HAL_DMA_IRQHandler+0x408>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d036      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a24      	ldr	r2, [pc, #144]	@ (800206c <HAL_DMA_IRQHandler+0x40c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d031      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a23      	ldr	r2, [pc, #140]	@ (8002070 <HAL_DMA_IRQHandler+0x410>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d02c      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a21      	ldr	r2, [pc, #132]	@ (8002074 <HAL_DMA_IRQHandler+0x414>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d027      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a20      	ldr	r2, [pc, #128]	@ (8002078 <HAL_DMA_IRQHandler+0x418>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d022      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a1e      	ldr	r2, [pc, #120]	@ (800207c <HAL_DMA_IRQHandler+0x41c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d01d      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a1d      	ldr	r2, [pc, #116]	@ (8002080 <HAL_DMA_IRQHandler+0x420>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d018      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a1b      	ldr	r2, [pc, #108]	@ (8002084 <HAL_DMA_IRQHandler+0x424>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d013      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a1a      	ldr	r2, [pc, #104]	@ (8002088 <HAL_DMA_IRQHandler+0x428>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d00e      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a18      	ldr	r2, [pc, #96]	@ (800208c <HAL_DMA_IRQHandler+0x42c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d009      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a17      	ldr	r2, [pc, #92]	@ (8002090 <HAL_DMA_IRQHandler+0x430>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d004      	beq.n	8002042 <HAL_DMA_IRQHandler+0x3e2>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a15      	ldr	r2, [pc, #84]	@ (8002094 <HAL_DMA_IRQHandler+0x434>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d12a      	bne.n	8002098 <HAL_DMA_IRQHandler+0x438>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b00      	cmp	r3, #0
 800204e:	bf14      	ite	ne
 8002050:	2301      	movne	r3, #1
 8002052:	2300      	moveq	r3, #0
 8002054:	b2db      	uxtb	r3, r3
 8002056:	e023      	b.n	80020a0 <HAL_DMA_IRQHandler+0x440>
 8002058:	40020010 	.word	0x40020010
 800205c:	40020028 	.word	0x40020028
 8002060:	40020040 	.word	0x40020040
 8002064:	40020058 	.word	0x40020058
 8002068:	40020070 	.word	0x40020070
 800206c:	40020088 	.word	0x40020088
 8002070:	400200a0 	.word	0x400200a0
 8002074:	400200b8 	.word	0x400200b8
 8002078:	40020410 	.word	0x40020410
 800207c:	40020428 	.word	0x40020428
 8002080:	40020440 	.word	0x40020440
 8002084:	40020458 	.word	0x40020458
 8002088:	40020470 	.word	0x40020470
 800208c:	40020488 	.word	0x40020488
 8002090:	400204a0 	.word	0x400204a0
 8002094:	400204b8 	.word	0x400204b8
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2300      	movs	r3, #0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00d      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a8:	f003 031f 	and.w	r3, r3, #31
 80020ac:	2204      	movs	r2, #4
 80020ae:	409a      	lsls	r2, r3
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b8:	f043 0204 	orr.w	r2, r3, #4
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020c4:	f003 031f 	and.w	r3, r3, #31
 80020c8:	2210      	movs	r2, #16
 80020ca:	409a      	lsls	r2, r3
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80a6 	beq.w	8002222 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a85      	ldr	r2, [pc, #532]	@ (80022f0 <HAL_DMA_IRQHandler+0x690>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d04a      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a83      	ldr	r2, [pc, #524]	@ (80022f4 <HAL_DMA_IRQHandler+0x694>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d045      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a82      	ldr	r2, [pc, #520]	@ (80022f8 <HAL_DMA_IRQHandler+0x698>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d040      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a80      	ldr	r2, [pc, #512]	@ (80022fc <HAL_DMA_IRQHandler+0x69c>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d03b      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a7f      	ldr	r2, [pc, #508]	@ (8002300 <HAL_DMA_IRQHandler+0x6a0>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d036      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a7d      	ldr	r2, [pc, #500]	@ (8002304 <HAL_DMA_IRQHandler+0x6a4>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d031      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a7c      	ldr	r2, [pc, #496]	@ (8002308 <HAL_DMA_IRQHandler+0x6a8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d02c      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a7a      	ldr	r2, [pc, #488]	@ (800230c <HAL_DMA_IRQHandler+0x6ac>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d027      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a79      	ldr	r2, [pc, #484]	@ (8002310 <HAL_DMA_IRQHandler+0x6b0>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d022      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a77      	ldr	r2, [pc, #476]	@ (8002314 <HAL_DMA_IRQHandler+0x6b4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d01d      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a76      	ldr	r2, [pc, #472]	@ (8002318 <HAL_DMA_IRQHandler+0x6b8>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d018      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a74      	ldr	r2, [pc, #464]	@ (800231c <HAL_DMA_IRQHandler+0x6bc>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d013      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a73      	ldr	r2, [pc, #460]	@ (8002320 <HAL_DMA_IRQHandler+0x6c0>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d00e      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a71      	ldr	r2, [pc, #452]	@ (8002324 <HAL_DMA_IRQHandler+0x6c4>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d009      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a70      	ldr	r2, [pc, #448]	@ (8002328 <HAL_DMA_IRQHandler+0x6c8>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d004      	beq.n	8002176 <HAL_DMA_IRQHandler+0x516>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a6e      	ldr	r2, [pc, #440]	@ (800232c <HAL_DMA_IRQHandler+0x6cc>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d10a      	bne.n	800218c <HAL_DMA_IRQHandler+0x52c>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf14      	ite	ne
 8002184:	2301      	movne	r3, #1
 8002186:	2300      	moveq	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	e009      	b.n	80021a0 <HAL_DMA_IRQHandler+0x540>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	2b00      	cmp	r3, #0
 8002198:	bf14      	ite	ne
 800219a:	2301      	movne	r3, #1
 800219c:	2300      	moveq	r3, #0
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d03e      	beq.n	8002222 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	2210      	movs	r2, #16
 80021ae:	409a      	lsls	r2, r3
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d018      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d108      	bne.n	80021e2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d024      	beq.n	8002222 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	4798      	blx	r3
 80021e0:	e01f      	b.n	8002222 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d01b      	beq.n	8002222 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	4798      	blx	r3
 80021f2:	e016      	b.n	8002222 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d107      	bne.n	8002212 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0208 	bic.w	r2, r2, #8
 8002210:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002226:	f003 031f 	and.w	r3, r3, #31
 800222a:	2220      	movs	r2, #32
 800222c:	409a      	lsls	r2, r3
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	2b00      	cmp	r3, #0
 8002234:	f000 8110 	beq.w	8002458 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a2c      	ldr	r2, [pc, #176]	@ (80022f0 <HAL_DMA_IRQHandler+0x690>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d04a      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a2b      	ldr	r2, [pc, #172]	@ (80022f4 <HAL_DMA_IRQHandler+0x694>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d045      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a29      	ldr	r2, [pc, #164]	@ (80022f8 <HAL_DMA_IRQHandler+0x698>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d040      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a28      	ldr	r2, [pc, #160]	@ (80022fc <HAL_DMA_IRQHandler+0x69c>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d03b      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a26      	ldr	r2, [pc, #152]	@ (8002300 <HAL_DMA_IRQHandler+0x6a0>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d036      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a25      	ldr	r2, [pc, #148]	@ (8002304 <HAL_DMA_IRQHandler+0x6a4>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d031      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a23      	ldr	r2, [pc, #140]	@ (8002308 <HAL_DMA_IRQHandler+0x6a8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d02c      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a22      	ldr	r2, [pc, #136]	@ (800230c <HAL_DMA_IRQHandler+0x6ac>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d027      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a20      	ldr	r2, [pc, #128]	@ (8002310 <HAL_DMA_IRQHandler+0x6b0>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d022      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a1f      	ldr	r2, [pc, #124]	@ (8002314 <HAL_DMA_IRQHandler+0x6b4>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d01d      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002318 <HAL_DMA_IRQHandler+0x6b8>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d018      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a1c      	ldr	r2, [pc, #112]	@ (800231c <HAL_DMA_IRQHandler+0x6bc>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d013      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002320 <HAL_DMA_IRQHandler+0x6c0>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d00e      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a19      	ldr	r2, [pc, #100]	@ (8002324 <HAL_DMA_IRQHandler+0x6c4>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d009      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a17      	ldr	r2, [pc, #92]	@ (8002328 <HAL_DMA_IRQHandler+0x6c8>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d004      	beq.n	80022d8 <HAL_DMA_IRQHandler+0x678>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a16      	ldr	r2, [pc, #88]	@ (800232c <HAL_DMA_IRQHandler+0x6cc>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d12b      	bne.n	8002330 <HAL_DMA_IRQHandler+0x6d0>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	bf14      	ite	ne
 80022e6:	2301      	movne	r3, #1
 80022e8:	2300      	moveq	r3, #0
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	e02a      	b.n	8002344 <HAL_DMA_IRQHandler+0x6e4>
 80022ee:	bf00      	nop
 80022f0:	40020010 	.word	0x40020010
 80022f4:	40020028 	.word	0x40020028
 80022f8:	40020040 	.word	0x40020040
 80022fc:	40020058 	.word	0x40020058
 8002300:	40020070 	.word	0x40020070
 8002304:	40020088 	.word	0x40020088
 8002308:	400200a0 	.word	0x400200a0
 800230c:	400200b8 	.word	0x400200b8
 8002310:	40020410 	.word	0x40020410
 8002314:	40020428 	.word	0x40020428
 8002318:	40020440 	.word	0x40020440
 800231c:	40020458 	.word	0x40020458
 8002320:	40020470 	.word	0x40020470
 8002324:	40020488 	.word	0x40020488
 8002328:	400204a0 	.word	0x400204a0
 800232c:	400204b8 	.word	0x400204b8
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	bf14      	ite	ne
 800233e:	2301      	movne	r3, #1
 8002340:	2300      	moveq	r3, #0
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 8087 	beq.w	8002458 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234e:	f003 031f 	and.w	r3, r3, #31
 8002352:	2220      	movs	r2, #32
 8002354:	409a      	lsls	r2, r3
 8002356:	6a3b      	ldr	r3, [r7, #32]
 8002358:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b04      	cmp	r3, #4
 8002364:	d139      	bne.n	80023da <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0216 	bic.w	r2, r2, #22
 8002374:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695a      	ldr	r2, [r3, #20]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002384:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	2b00      	cmp	r3, #0
 800238c:	d103      	bne.n	8002396 <HAL_DMA_IRQHandler+0x736>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002392:	2b00      	cmp	r3, #0
 8002394:	d007      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0208 	bic.w	r2, r2, #8
 80023a4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023aa:	f003 031f 	and.w	r3, r3, #31
 80023ae:	223f      	movs	r2, #63	@ 0x3f
 80023b0:	409a      	lsls	r2, r3
 80023b2:	6a3b      	ldr	r3, [r7, #32]
 80023b4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	f000 834a 	beq.w	8002a64 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	4798      	blx	r3
          }
          return;
 80023d8:	e344      	b.n	8002a64 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d018      	beq.n	800241a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d108      	bne.n	8002408 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d02c      	beq.n	8002458 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	4798      	blx	r3
 8002406:	e027      	b.n	8002458 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800240c:	2b00      	cmp	r3, #0
 800240e:	d023      	beq.n	8002458 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4798      	blx	r3
 8002418:	e01e      	b.n	8002458 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10f      	bne.n	8002448 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0210 	bic.w	r2, r2, #16
 8002436:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 8306 	beq.w	8002a6e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 8088 	beq.w	8002580 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2204      	movs	r2, #4
 8002474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a7a      	ldr	r2, [pc, #488]	@ (8002668 <HAL_DMA_IRQHandler+0xa08>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d04a      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a79      	ldr	r2, [pc, #484]	@ (800266c <HAL_DMA_IRQHandler+0xa0c>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d045      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a77      	ldr	r2, [pc, #476]	@ (8002670 <HAL_DMA_IRQHandler+0xa10>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d040      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a76      	ldr	r2, [pc, #472]	@ (8002674 <HAL_DMA_IRQHandler+0xa14>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d03b      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a74      	ldr	r2, [pc, #464]	@ (8002678 <HAL_DMA_IRQHandler+0xa18>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d036      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a73      	ldr	r2, [pc, #460]	@ (800267c <HAL_DMA_IRQHandler+0xa1c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d031      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a71      	ldr	r2, [pc, #452]	@ (8002680 <HAL_DMA_IRQHandler+0xa20>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d02c      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a70      	ldr	r2, [pc, #448]	@ (8002684 <HAL_DMA_IRQHandler+0xa24>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d027      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a6e      	ldr	r2, [pc, #440]	@ (8002688 <HAL_DMA_IRQHandler+0xa28>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d022      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a6d      	ldr	r2, [pc, #436]	@ (800268c <HAL_DMA_IRQHandler+0xa2c>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d01d      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002690 <HAL_DMA_IRQHandler+0xa30>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d018      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a6a      	ldr	r2, [pc, #424]	@ (8002694 <HAL_DMA_IRQHandler+0xa34>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d013      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a68      	ldr	r2, [pc, #416]	@ (8002698 <HAL_DMA_IRQHandler+0xa38>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00e      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a67      	ldr	r2, [pc, #412]	@ (800269c <HAL_DMA_IRQHandler+0xa3c>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d009      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a65      	ldr	r2, [pc, #404]	@ (80026a0 <HAL_DMA_IRQHandler+0xa40>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d004      	beq.n	8002518 <HAL_DMA_IRQHandler+0x8b8>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a64      	ldr	r2, [pc, #400]	@ (80026a4 <HAL_DMA_IRQHandler+0xa44>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d108      	bne.n	800252a <HAL_DMA_IRQHandler+0x8ca>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 0201 	bic.w	r2, r2, #1
 8002526:	601a      	str	r2, [r3, #0]
 8002528:	e007      	b.n	800253a <HAL_DMA_IRQHandler+0x8da>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 0201 	bic.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3301      	adds	r3, #1
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002542:	429a      	cmp	r2, r3
 8002544:	d307      	bcc.n	8002556 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f2      	bne.n	800253a <HAL_DMA_IRQHandler+0x8da>
 8002554:	e000      	b.n	8002558 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002556:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d004      	beq.n	8002570 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2203      	movs	r2, #3
 800256a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800256e:	e003      	b.n	8002578 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002584:	2b00      	cmp	r3, #0
 8002586:	f000 8272 	beq.w	8002a6e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	4798      	blx	r3
 8002592:	e26c      	b.n	8002a6e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a43      	ldr	r2, [pc, #268]	@ (80026a8 <HAL_DMA_IRQHandler+0xa48>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d022      	beq.n	80025e4 <HAL_DMA_IRQHandler+0x984>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a42      	ldr	r2, [pc, #264]	@ (80026ac <HAL_DMA_IRQHandler+0xa4c>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d01d      	beq.n	80025e4 <HAL_DMA_IRQHandler+0x984>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a40      	ldr	r2, [pc, #256]	@ (80026b0 <HAL_DMA_IRQHandler+0xa50>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d018      	beq.n	80025e4 <HAL_DMA_IRQHandler+0x984>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a3f      	ldr	r2, [pc, #252]	@ (80026b4 <HAL_DMA_IRQHandler+0xa54>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d013      	beq.n	80025e4 <HAL_DMA_IRQHandler+0x984>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a3d      	ldr	r2, [pc, #244]	@ (80026b8 <HAL_DMA_IRQHandler+0xa58>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d00e      	beq.n	80025e4 <HAL_DMA_IRQHandler+0x984>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a3c      	ldr	r2, [pc, #240]	@ (80026bc <HAL_DMA_IRQHandler+0xa5c>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d009      	beq.n	80025e4 <HAL_DMA_IRQHandler+0x984>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a3a      	ldr	r2, [pc, #232]	@ (80026c0 <HAL_DMA_IRQHandler+0xa60>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d004      	beq.n	80025e4 <HAL_DMA_IRQHandler+0x984>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a39      	ldr	r2, [pc, #228]	@ (80026c4 <HAL_DMA_IRQHandler+0xa64>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d101      	bne.n	80025e8 <HAL_DMA_IRQHandler+0x988>
 80025e4:	2301      	movs	r3, #1
 80025e6:	e000      	b.n	80025ea <HAL_DMA_IRQHandler+0x98a>
 80025e8:	2300      	movs	r3, #0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 823f 	beq.w	8002a6e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2204      	movs	r2, #4
 8002602:	409a      	lsls	r2, r3
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	4013      	ands	r3, r2
 8002608:	2b00      	cmp	r3, #0
 800260a:	f000 80cd 	beq.w	80027a8 <HAL_DMA_IRQHandler+0xb48>
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 80c7 	beq.w	80027a8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800261e:	f003 031f 	and.w	r3, r3, #31
 8002622:	2204      	movs	r2, #4
 8002624:	409a      	lsls	r2, r3
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d049      	beq.n	80026c8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d109      	bne.n	8002652 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	2b00      	cmp	r3, #0
 8002644:	f000 8210 	beq.w	8002a68 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002650:	e20a      	b.n	8002a68 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	2b00      	cmp	r3, #0
 8002658:	f000 8206 	beq.w	8002a68 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002664:	e200      	b.n	8002a68 <HAL_DMA_IRQHandler+0xe08>
 8002666:	bf00      	nop
 8002668:	40020010 	.word	0x40020010
 800266c:	40020028 	.word	0x40020028
 8002670:	40020040 	.word	0x40020040
 8002674:	40020058 	.word	0x40020058
 8002678:	40020070 	.word	0x40020070
 800267c:	40020088 	.word	0x40020088
 8002680:	400200a0 	.word	0x400200a0
 8002684:	400200b8 	.word	0x400200b8
 8002688:	40020410 	.word	0x40020410
 800268c:	40020428 	.word	0x40020428
 8002690:	40020440 	.word	0x40020440
 8002694:	40020458 	.word	0x40020458
 8002698:	40020470 	.word	0x40020470
 800269c:	40020488 	.word	0x40020488
 80026a0:	400204a0 	.word	0x400204a0
 80026a4:	400204b8 	.word	0x400204b8
 80026a8:	58025408 	.word	0x58025408
 80026ac:	5802541c 	.word	0x5802541c
 80026b0:	58025430 	.word	0x58025430
 80026b4:	58025444 	.word	0x58025444
 80026b8:	58025458 	.word	0x58025458
 80026bc:	5802546c 	.word	0x5802546c
 80026c0:	58025480 	.word	0x58025480
 80026c4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	f003 0320 	and.w	r3, r3, #32
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d160      	bne.n	8002794 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a7f      	ldr	r2, [pc, #508]	@ (80028d4 <HAL_DMA_IRQHandler+0xc74>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d04a      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a7d      	ldr	r2, [pc, #500]	@ (80028d8 <HAL_DMA_IRQHandler+0xc78>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d045      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a7c      	ldr	r2, [pc, #496]	@ (80028dc <HAL_DMA_IRQHandler+0xc7c>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d040      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a7a      	ldr	r2, [pc, #488]	@ (80028e0 <HAL_DMA_IRQHandler+0xc80>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d03b      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a79      	ldr	r2, [pc, #484]	@ (80028e4 <HAL_DMA_IRQHandler+0xc84>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d036      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a77      	ldr	r2, [pc, #476]	@ (80028e8 <HAL_DMA_IRQHandler+0xc88>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d031      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a76      	ldr	r2, [pc, #472]	@ (80028ec <HAL_DMA_IRQHandler+0xc8c>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d02c      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a74      	ldr	r2, [pc, #464]	@ (80028f0 <HAL_DMA_IRQHandler+0xc90>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d027      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a73      	ldr	r2, [pc, #460]	@ (80028f4 <HAL_DMA_IRQHandler+0xc94>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d022      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a71      	ldr	r2, [pc, #452]	@ (80028f8 <HAL_DMA_IRQHandler+0xc98>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d01d      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a70      	ldr	r2, [pc, #448]	@ (80028fc <HAL_DMA_IRQHandler+0xc9c>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d018      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a6e      	ldr	r2, [pc, #440]	@ (8002900 <HAL_DMA_IRQHandler+0xca0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d013      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a6d      	ldr	r2, [pc, #436]	@ (8002904 <HAL_DMA_IRQHandler+0xca4>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d00e      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a6b      	ldr	r2, [pc, #428]	@ (8002908 <HAL_DMA_IRQHandler+0xca8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d009      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a6a      	ldr	r2, [pc, #424]	@ (800290c <HAL_DMA_IRQHandler+0xcac>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d004      	beq.n	8002772 <HAL_DMA_IRQHandler+0xb12>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a68      	ldr	r2, [pc, #416]	@ (8002910 <HAL_DMA_IRQHandler+0xcb0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d108      	bne.n	8002784 <HAL_DMA_IRQHandler+0xb24>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 0208 	bic.w	r2, r2, #8
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	e007      	b.n	8002794 <HAL_DMA_IRQHandler+0xb34>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0204 	bic.w	r2, r2, #4
 8002792:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 8165 	beq.w	8002a68 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027a6:	e15f      	b.n	8002a68 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ac:	f003 031f 	and.w	r3, r3, #31
 80027b0:	2202      	movs	r2, #2
 80027b2:	409a      	lsls	r2, r3
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	4013      	ands	r3, r2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 80c5 	beq.w	8002948 <HAL_DMA_IRQHandler+0xce8>
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 80bf 	beq.w	8002948 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ce:	f003 031f 	and.w	r3, r3, #31
 80027d2:	2202      	movs	r2, #2
 80027d4:	409a      	lsls	r2, r3
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d018      	beq.n	8002816 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d109      	bne.n	8002802 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 813a 	beq.w	8002a6c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002800:	e134      	b.n	8002a6c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002806:	2b00      	cmp	r3, #0
 8002808:	f000 8130 	beq.w	8002a6c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002814:	e12a      	b.n	8002a6c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b00      	cmp	r3, #0
 800281e:	f040 8089 	bne.w	8002934 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a2b      	ldr	r2, [pc, #172]	@ (80028d4 <HAL_DMA_IRQHandler+0xc74>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d04a      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a29      	ldr	r2, [pc, #164]	@ (80028d8 <HAL_DMA_IRQHandler+0xc78>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d045      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a28      	ldr	r2, [pc, #160]	@ (80028dc <HAL_DMA_IRQHandler+0xc7c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d040      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a26      	ldr	r2, [pc, #152]	@ (80028e0 <HAL_DMA_IRQHandler+0xc80>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d03b      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a25      	ldr	r2, [pc, #148]	@ (80028e4 <HAL_DMA_IRQHandler+0xc84>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d036      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a23      	ldr	r2, [pc, #140]	@ (80028e8 <HAL_DMA_IRQHandler+0xc88>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d031      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a22      	ldr	r2, [pc, #136]	@ (80028ec <HAL_DMA_IRQHandler+0xc8c>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d02c      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a20      	ldr	r2, [pc, #128]	@ (80028f0 <HAL_DMA_IRQHandler+0xc90>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d027      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a1f      	ldr	r2, [pc, #124]	@ (80028f4 <HAL_DMA_IRQHandler+0xc94>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d022      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a1d      	ldr	r2, [pc, #116]	@ (80028f8 <HAL_DMA_IRQHandler+0xc98>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d01d      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a1c      	ldr	r2, [pc, #112]	@ (80028fc <HAL_DMA_IRQHandler+0xc9c>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d018      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a1a      	ldr	r2, [pc, #104]	@ (8002900 <HAL_DMA_IRQHandler+0xca0>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d013      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a19      	ldr	r2, [pc, #100]	@ (8002904 <HAL_DMA_IRQHandler+0xca4>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d00e      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a17      	ldr	r2, [pc, #92]	@ (8002908 <HAL_DMA_IRQHandler+0xca8>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d009      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a16      	ldr	r2, [pc, #88]	@ (800290c <HAL_DMA_IRQHandler+0xcac>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d004      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xc62>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <HAL_DMA_IRQHandler+0xcb0>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d128      	bne.n	8002914 <HAL_DMA_IRQHandler+0xcb4>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 0214 	bic.w	r2, r2, #20
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	e027      	b.n	8002924 <HAL_DMA_IRQHandler+0xcc4>
 80028d4:	40020010 	.word	0x40020010
 80028d8:	40020028 	.word	0x40020028
 80028dc:	40020040 	.word	0x40020040
 80028e0:	40020058 	.word	0x40020058
 80028e4:	40020070 	.word	0x40020070
 80028e8:	40020088 	.word	0x40020088
 80028ec:	400200a0 	.word	0x400200a0
 80028f0:	400200b8 	.word	0x400200b8
 80028f4:	40020410 	.word	0x40020410
 80028f8:	40020428 	.word	0x40020428
 80028fc:	40020440 	.word	0x40020440
 8002900:	40020458 	.word	0x40020458
 8002904:	40020470 	.word	0x40020470
 8002908:	40020488 	.word	0x40020488
 800290c:	400204a0 	.word	0x400204a0
 8002910:	400204b8 	.word	0x400204b8
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 020a 	bic.w	r2, r2, #10
 8002922:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 8097 	beq.w	8002a6c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002946:	e091      	b.n	8002a6c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294c:	f003 031f 	and.w	r3, r3, #31
 8002950:	2208      	movs	r2, #8
 8002952:	409a      	lsls	r2, r3
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	4013      	ands	r3, r2
 8002958:	2b00      	cmp	r3, #0
 800295a:	f000 8088 	beq.w	8002a6e <HAL_DMA_IRQHandler+0xe0e>
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b00      	cmp	r3, #0
 8002966:	f000 8082 	beq.w	8002a6e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a41      	ldr	r2, [pc, #260]	@ (8002a74 <HAL_DMA_IRQHandler+0xe14>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d04a      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a3f      	ldr	r2, [pc, #252]	@ (8002a78 <HAL_DMA_IRQHandler+0xe18>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d045      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a3e      	ldr	r2, [pc, #248]	@ (8002a7c <HAL_DMA_IRQHandler+0xe1c>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d040      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a3c      	ldr	r2, [pc, #240]	@ (8002a80 <HAL_DMA_IRQHandler+0xe20>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d03b      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a3b      	ldr	r2, [pc, #236]	@ (8002a84 <HAL_DMA_IRQHandler+0xe24>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d036      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a39      	ldr	r2, [pc, #228]	@ (8002a88 <HAL_DMA_IRQHandler+0xe28>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d031      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a38      	ldr	r2, [pc, #224]	@ (8002a8c <HAL_DMA_IRQHandler+0xe2c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d02c      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a36      	ldr	r2, [pc, #216]	@ (8002a90 <HAL_DMA_IRQHandler+0xe30>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d027      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a35      	ldr	r2, [pc, #212]	@ (8002a94 <HAL_DMA_IRQHandler+0xe34>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d022      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a33      	ldr	r2, [pc, #204]	@ (8002a98 <HAL_DMA_IRQHandler+0xe38>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d01d      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a32      	ldr	r2, [pc, #200]	@ (8002a9c <HAL_DMA_IRQHandler+0xe3c>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d018      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a30      	ldr	r2, [pc, #192]	@ (8002aa0 <HAL_DMA_IRQHandler+0xe40>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d013      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a2f      	ldr	r2, [pc, #188]	@ (8002aa4 <HAL_DMA_IRQHandler+0xe44>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d00e      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa8 <HAL_DMA_IRQHandler+0xe48>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d009      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a2c      	ldr	r2, [pc, #176]	@ (8002aac <HAL_DMA_IRQHandler+0xe4c>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d004      	beq.n	8002a0a <HAL_DMA_IRQHandler+0xdaa>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a2a      	ldr	r2, [pc, #168]	@ (8002ab0 <HAL_DMA_IRQHandler+0xe50>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d108      	bne.n	8002a1c <HAL_DMA_IRQHandler+0xdbc>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f022 021c 	bic.w	r2, r2, #28
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	e007      	b.n	8002a2c <HAL_DMA_IRQHandler+0xdcc>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f022 020e 	bic.w	r2, r2, #14
 8002a2a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a30:	f003 031f 	and.w	r3, r3, #31
 8002a34:	2201      	movs	r2, #1
 8002a36:	409a      	lsls	r2, r3
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d009      	beq.n	8002a6e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	4798      	blx	r3
 8002a62:	e004      	b.n	8002a6e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002a64:	bf00      	nop
 8002a66:	e002      	b.n	8002a6e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a68:	bf00      	nop
 8002a6a:	e000      	b.n	8002a6e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a6c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002a6e:	3728      	adds	r7, #40	@ 0x28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40020010 	.word	0x40020010
 8002a78:	40020028 	.word	0x40020028
 8002a7c:	40020040 	.word	0x40020040
 8002a80:	40020058 	.word	0x40020058
 8002a84:	40020070 	.word	0x40020070
 8002a88:	40020088 	.word	0x40020088
 8002a8c:	400200a0 	.word	0x400200a0
 8002a90:	400200b8 	.word	0x400200b8
 8002a94:	40020410 	.word	0x40020410
 8002a98:	40020428 	.word	0x40020428
 8002a9c:	40020440 	.word	0x40020440
 8002aa0:	40020458 	.word	0x40020458
 8002aa4:	40020470 	.word	0x40020470
 8002aa8:	40020488 	.word	0x40020488
 8002aac:	400204a0 	.word	0x400204a0
 8002ab0:	400204b8 	.word	0x400204b8

08002ab4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a42      	ldr	r2, [pc, #264]	@ (8002bcc <DMA_CalcBaseAndBitshift+0x118>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d04a      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a41      	ldr	r2, [pc, #260]	@ (8002bd0 <DMA_CalcBaseAndBitshift+0x11c>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d045      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a3f      	ldr	r2, [pc, #252]	@ (8002bd4 <DMA_CalcBaseAndBitshift+0x120>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d040      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a3e      	ldr	r2, [pc, #248]	@ (8002bd8 <DMA_CalcBaseAndBitshift+0x124>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d03b      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8002bdc <DMA_CalcBaseAndBitshift+0x128>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d036      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a3b      	ldr	r2, [pc, #236]	@ (8002be0 <DMA_CalcBaseAndBitshift+0x12c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d031      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a39      	ldr	r2, [pc, #228]	@ (8002be4 <DMA_CalcBaseAndBitshift+0x130>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d02c      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a38      	ldr	r2, [pc, #224]	@ (8002be8 <DMA_CalcBaseAndBitshift+0x134>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d027      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a36      	ldr	r2, [pc, #216]	@ (8002bec <DMA_CalcBaseAndBitshift+0x138>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d022      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a35      	ldr	r2, [pc, #212]	@ (8002bf0 <DMA_CalcBaseAndBitshift+0x13c>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d01d      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a33      	ldr	r2, [pc, #204]	@ (8002bf4 <DMA_CalcBaseAndBitshift+0x140>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d018      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a32      	ldr	r2, [pc, #200]	@ (8002bf8 <DMA_CalcBaseAndBitshift+0x144>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d013      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a30      	ldr	r2, [pc, #192]	@ (8002bfc <DMA_CalcBaseAndBitshift+0x148>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d00e      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a2f      	ldr	r2, [pc, #188]	@ (8002c00 <DMA_CalcBaseAndBitshift+0x14c>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d009      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a2d      	ldr	r2, [pc, #180]	@ (8002c04 <DMA_CalcBaseAndBitshift+0x150>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d004      	beq.n	8002b5c <DMA_CalcBaseAndBitshift+0xa8>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a2c      	ldr	r2, [pc, #176]	@ (8002c08 <DMA_CalcBaseAndBitshift+0x154>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d101      	bne.n	8002b60 <DMA_CalcBaseAndBitshift+0xac>
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e000      	b.n	8002b62 <DMA_CalcBaseAndBitshift+0xae>
 8002b60:	2300      	movs	r3, #0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d024      	beq.n	8002bb0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	3b10      	subs	r3, #16
 8002b6e:	4a27      	ldr	r2, [pc, #156]	@ (8002c0c <DMA_CalcBaseAndBitshift+0x158>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	091b      	lsrs	r3, r3, #4
 8002b76:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f003 0307 	and.w	r3, r3, #7
 8002b7e:	4a24      	ldr	r2, [pc, #144]	@ (8002c10 <DMA_CalcBaseAndBitshift+0x15c>)
 8002b80:	5cd3      	ldrb	r3, [r2, r3]
 8002b82:	461a      	mov	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d908      	bls.n	8002ba0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	4b1f      	ldr	r3, [pc, #124]	@ (8002c14 <DMA_CalcBaseAndBitshift+0x160>)
 8002b96:	4013      	ands	r3, r2
 8002b98:	1d1a      	adds	r2, r3, #4
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b9e:	e00d      	b.n	8002bbc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c14 <DMA_CalcBaseAndBitshift+0x160>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bae:	e005      	b.n	8002bbc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	40020010 	.word	0x40020010
 8002bd0:	40020028 	.word	0x40020028
 8002bd4:	40020040 	.word	0x40020040
 8002bd8:	40020058 	.word	0x40020058
 8002bdc:	40020070 	.word	0x40020070
 8002be0:	40020088 	.word	0x40020088
 8002be4:	400200a0 	.word	0x400200a0
 8002be8:	400200b8 	.word	0x400200b8
 8002bec:	40020410 	.word	0x40020410
 8002bf0:	40020428 	.word	0x40020428
 8002bf4:	40020440 	.word	0x40020440
 8002bf8:	40020458 	.word	0x40020458
 8002bfc:	40020470 	.word	0x40020470
 8002c00:	40020488 	.word	0x40020488
 8002c04:	400204a0 	.word	0x400204a0
 8002c08:	400204b8 	.word	0x400204b8
 8002c0c:	aaaaaaab 	.word	0xaaaaaaab
 8002c10:	08009fe8 	.word	0x08009fe8
 8002c14:	fffffc00 	.word	0xfffffc00

08002c18 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b085      	sub	sp, #20
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c20:	2300      	movs	r3, #0
 8002c22:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d120      	bne.n	8002c6e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c30:	2b03      	cmp	r3, #3
 8002c32:	d858      	bhi.n	8002ce6 <DMA_CheckFifoParam+0xce>
 8002c34:	a201      	add	r2, pc, #4	@ (adr r2, 8002c3c <DMA_CheckFifoParam+0x24>)
 8002c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3a:	bf00      	nop
 8002c3c:	08002c4d 	.word	0x08002c4d
 8002c40:	08002c5f 	.word	0x08002c5f
 8002c44:	08002c4d 	.word	0x08002c4d
 8002c48:	08002ce7 	.word	0x08002ce7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c50:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d048      	beq.n	8002cea <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002c5c:	e045      	b.n	8002cea <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c62:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c66:	d142      	bne.n	8002cee <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002c6c:	e03f      	b.n	8002cee <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c76:	d123      	bne.n	8002cc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	d838      	bhi.n	8002cf2 <DMA_CheckFifoParam+0xda>
 8002c80:	a201      	add	r2, pc, #4	@ (adr r2, 8002c88 <DMA_CheckFifoParam+0x70>)
 8002c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c86:	bf00      	nop
 8002c88:	08002c99 	.word	0x08002c99
 8002c8c:	08002c9f 	.word	0x08002c9f
 8002c90:	08002c99 	.word	0x08002c99
 8002c94:	08002cb1 	.word	0x08002cb1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	73fb      	strb	r3, [r7, #15]
        break;
 8002c9c:	e030      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ca2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d025      	beq.n	8002cf6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002cae:	e022      	b.n	8002cf6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002cb8:	d11f      	bne.n	8002cfa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002cbe:	e01c      	b.n	8002cfa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d902      	bls.n	8002cce <DMA_CheckFifoParam+0xb6>
 8002cc8:	2b03      	cmp	r3, #3
 8002cca:	d003      	beq.n	8002cd4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002ccc:	e018      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	73fb      	strb	r3, [r7, #15]
        break;
 8002cd2:	e015      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00e      	beq.n	8002cfe <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	73fb      	strb	r3, [r7, #15]
    break;
 8002ce4:	e00b      	b.n	8002cfe <DMA_CheckFifoParam+0xe6>
        break;
 8002ce6:	bf00      	nop
 8002ce8:	e00a      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
        break;
 8002cea:	bf00      	nop
 8002cec:	e008      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
        break;
 8002cee:	bf00      	nop
 8002cf0:	e006      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
        break;
 8002cf2:	bf00      	nop
 8002cf4:	e004      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
        break;
 8002cf6:	bf00      	nop
 8002cf8:	e002      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
        break;
 8002cfa:	bf00      	nop
 8002cfc:	e000      	b.n	8002d00 <DMA_CheckFifoParam+0xe8>
    break;
 8002cfe:	bf00      	nop
    }
  }

  return status;
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3714      	adds	r7, #20
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop

08002d10 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a38      	ldr	r2, [pc, #224]	@ (8002e04 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d022      	beq.n	8002d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a36      	ldr	r2, [pc, #216]	@ (8002e08 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d01d      	beq.n	8002d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a35      	ldr	r2, [pc, #212]	@ (8002e0c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d018      	beq.n	8002d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a33      	ldr	r2, [pc, #204]	@ (8002e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d013      	beq.n	8002d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a32      	ldr	r2, [pc, #200]	@ (8002e14 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d00e      	beq.n	8002d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a30      	ldr	r2, [pc, #192]	@ (8002e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d009      	beq.n	8002d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a2f      	ldr	r2, [pc, #188]	@ (8002e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d004      	beq.n	8002d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a2d      	ldr	r2, [pc, #180]	@ (8002e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d101      	bne.n	8002d72 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8002d72:	2300      	movs	r3, #0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d01a      	beq.n	8002dae <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	3b08      	subs	r3, #8
 8002d80:	4a28      	ldr	r2, [pc, #160]	@ (8002e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8002d82:	fba2 2303 	umull	r2, r3, r2, r3
 8002d86:	091b      	lsrs	r3, r3, #4
 8002d88:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	4b26      	ldr	r3, [pc, #152]	@ (8002e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002d8e:	4413      	add	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	461a      	mov	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a24      	ldr	r2, [pc, #144]	@ (8002e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002d9c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2201      	movs	r2, #1
 8002da6:	409a      	lsls	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002dac:	e024      	b.n	8002df8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	3b10      	subs	r3, #16
 8002db6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8002db8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dbc:	091b      	lsrs	r3, r3, #4
 8002dbe:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8002e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d806      	bhi.n	8002dd6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	4a1b      	ldr	r2, [pc, #108]	@ (8002e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d902      	bls.n	8002dd6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	3308      	adds	r3, #8
 8002dd4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	4b18      	ldr	r3, [pc, #96]	@ (8002e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8002dda:	4413      	add	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	461a      	mov	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a16      	ldr	r2, [pc, #88]	@ (8002e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8002de8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f003 031f 	and.w	r3, r3, #31
 8002df0:	2201      	movs	r2, #1
 8002df2:	409a      	lsls	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002df8:	bf00      	nop
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr
 8002e04:	58025408 	.word	0x58025408
 8002e08:	5802541c 	.word	0x5802541c
 8002e0c:	58025430 	.word	0x58025430
 8002e10:	58025444 	.word	0x58025444
 8002e14:	58025458 	.word	0x58025458
 8002e18:	5802546c 	.word	0x5802546c
 8002e1c:	58025480 	.word	0x58025480
 8002e20:	58025494 	.word	0x58025494
 8002e24:	cccccccd 	.word	0xcccccccd
 8002e28:	16009600 	.word	0x16009600
 8002e2c:	58025880 	.word	0x58025880
 8002e30:	aaaaaaab 	.word	0xaaaaaaab
 8002e34:	400204b8 	.word	0x400204b8
 8002e38:	4002040f 	.word	0x4002040f
 8002e3c:	10008200 	.word	0x10008200
 8002e40:	40020880 	.word	0x40020880

08002e44 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d04a      	beq.n	8002ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d847      	bhi.n	8002ef0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a25      	ldr	r2, [pc, #148]	@ (8002efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d022      	beq.n	8002eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a24      	ldr	r2, [pc, #144]	@ (8002f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d01d      	beq.n	8002eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a22      	ldr	r2, [pc, #136]	@ (8002f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d018      	beq.n	8002eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a21      	ldr	r2, [pc, #132]	@ (8002f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d013      	beq.n	8002eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a1f      	ldr	r2, [pc, #124]	@ (8002f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d00e      	beq.n	8002eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a1e      	ldr	r2, [pc, #120]	@ (8002f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d009      	beq.n	8002eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8002f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d004      	beq.n	8002eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8002f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d101      	bne.n	8002eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e000      	b.n	8002eb6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00a      	beq.n	8002ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	4b17      	ldr	r3, [pc, #92]	@ (8002f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8002ebe:	4413      	add	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a15      	ldr	r2, [pc, #84]	@ (8002f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8002ecc:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ece:	e009      	b.n	8002ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	4b14      	ldr	r3, [pc, #80]	@ (8002f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8002ed4:	4413      	add	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	461a      	mov	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a11      	ldr	r2, [pc, #68]	@ (8002f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8002ee2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	2201      	movs	r2, #1
 8002eea:	409a      	lsls	r2, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8002ef0:	bf00      	nop
 8002ef2:	3714      	adds	r7, #20
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	58025408 	.word	0x58025408
 8002f00:	5802541c 	.word	0x5802541c
 8002f04:	58025430 	.word	0x58025430
 8002f08:	58025444 	.word	0x58025444
 8002f0c:	58025458 	.word	0x58025458
 8002f10:	5802546c 	.word	0x5802546c
 8002f14:	58025480 	.word	0x58025480
 8002f18:	58025494 	.word	0x58025494
 8002f1c:	1600963f 	.word	0x1600963f
 8002f20:	58025940 	.word	0x58025940
 8002f24:	1000823f 	.word	0x1000823f
 8002f28:	40020940 	.word	0x40020940

08002f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b089      	sub	sp, #36	@ 0x24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002f3a:	4b86      	ldr	r3, [pc, #536]	@ (8003154 <HAL_GPIO_Init+0x228>)
 8002f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002f3e:	e18c      	b.n	800325a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	2101      	movs	r1, #1
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f000 817e 	beq.w	8003254 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d005      	beq.n	8002f70 <HAL_GPIO_Init+0x44>
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d130      	bne.n	8002fd2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	2203      	movs	r2, #3
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4013      	ands	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	68da      	ldr	r2, [r3, #12]
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	091b      	lsrs	r3, r3, #4
 8002fbc:	f003 0201 	and.w	r2, r3, #1
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	69ba      	ldr	r2, [r7, #24]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	69ba      	ldr	r2, [r7, #24]
 8002fd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 0303 	and.w	r3, r3, #3
 8002fda:	2b03      	cmp	r3, #3
 8002fdc:	d017      	beq.n	800300e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	2203      	movs	r2, #3
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4313      	orrs	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69ba      	ldr	r2, [r7, #24]
 800300c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d123      	bne.n	8003062 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	08da      	lsrs	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	3208      	adds	r2, #8
 8003022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f003 0307 	and.w	r3, r3, #7
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	220f      	movs	r2, #15
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	43db      	mvns	r3, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4013      	ands	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	691a      	ldr	r2, [r3, #16]
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	fa02 f303 	lsl.w	r3, r2, r3
 800304e:	69ba      	ldr	r2, [r7, #24]
 8003050:	4313      	orrs	r3, r2
 8003052:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	08da      	lsrs	r2, r3, #3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3208      	adds	r2, #8
 800305c:	69b9      	ldr	r1, [r7, #24]
 800305e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	2203      	movs	r2, #3
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43db      	mvns	r3, r3
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f003 0203 	and.w	r2, r3, #3
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4313      	orrs	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 80d8 	beq.w	8003254 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030a4:	4b2c      	ldr	r3, [pc, #176]	@ (8003158 <HAL_GPIO_Init+0x22c>)
 80030a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030aa:	4a2b      	ldr	r2, [pc, #172]	@ (8003158 <HAL_GPIO_Init+0x22c>)
 80030ac:	f043 0302 	orr.w	r3, r3, #2
 80030b0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80030b4:	4b28      	ldr	r3, [pc, #160]	@ (8003158 <HAL_GPIO_Init+0x22c>)
 80030b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	60fb      	str	r3, [r7, #12]
 80030c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030c2:	4a26      	ldr	r2, [pc, #152]	@ (800315c <HAL_GPIO_Init+0x230>)
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	089b      	lsrs	r3, r3, #2
 80030c8:	3302      	adds	r3, #2
 80030ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	f003 0303 	and.w	r3, r3, #3
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	220f      	movs	r2, #15
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	43db      	mvns	r3, r3
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	4013      	ands	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003160 <HAL_GPIO_Init+0x234>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d04a      	beq.n	8003184 <HAL_GPIO_Init+0x258>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a1c      	ldr	r2, [pc, #112]	@ (8003164 <HAL_GPIO_Init+0x238>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d02b      	beq.n	800314e <HAL_GPIO_Init+0x222>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a1b      	ldr	r2, [pc, #108]	@ (8003168 <HAL_GPIO_Init+0x23c>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d025      	beq.n	800314a <HAL_GPIO_Init+0x21e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a1a      	ldr	r2, [pc, #104]	@ (800316c <HAL_GPIO_Init+0x240>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d01f      	beq.n	8003146 <HAL_GPIO_Init+0x21a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a19      	ldr	r2, [pc, #100]	@ (8003170 <HAL_GPIO_Init+0x244>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d019      	beq.n	8003142 <HAL_GPIO_Init+0x216>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a18      	ldr	r2, [pc, #96]	@ (8003174 <HAL_GPIO_Init+0x248>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d013      	beq.n	800313e <HAL_GPIO_Init+0x212>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a17      	ldr	r2, [pc, #92]	@ (8003178 <HAL_GPIO_Init+0x24c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d00d      	beq.n	800313a <HAL_GPIO_Init+0x20e>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a16      	ldr	r2, [pc, #88]	@ (800317c <HAL_GPIO_Init+0x250>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d007      	beq.n	8003136 <HAL_GPIO_Init+0x20a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a15      	ldr	r2, [pc, #84]	@ (8003180 <HAL_GPIO_Init+0x254>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d101      	bne.n	8003132 <HAL_GPIO_Init+0x206>
 800312e:	2309      	movs	r3, #9
 8003130:	e029      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 8003132:	230a      	movs	r3, #10
 8003134:	e027      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 8003136:	2307      	movs	r3, #7
 8003138:	e025      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 800313a:	2306      	movs	r3, #6
 800313c:	e023      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 800313e:	2305      	movs	r3, #5
 8003140:	e021      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 8003142:	2304      	movs	r3, #4
 8003144:	e01f      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 8003146:	2303      	movs	r3, #3
 8003148:	e01d      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 800314a:	2302      	movs	r3, #2
 800314c:	e01b      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 800314e:	2301      	movs	r3, #1
 8003150:	e019      	b.n	8003186 <HAL_GPIO_Init+0x25a>
 8003152:	bf00      	nop
 8003154:	58000080 	.word	0x58000080
 8003158:	58024400 	.word	0x58024400
 800315c:	58000400 	.word	0x58000400
 8003160:	58020000 	.word	0x58020000
 8003164:	58020400 	.word	0x58020400
 8003168:	58020800 	.word	0x58020800
 800316c:	58020c00 	.word	0x58020c00
 8003170:	58021000 	.word	0x58021000
 8003174:	58021400 	.word	0x58021400
 8003178:	58021800 	.word	0x58021800
 800317c:	58021c00 	.word	0x58021c00
 8003180:	58022400 	.word	0x58022400
 8003184:	2300      	movs	r3, #0
 8003186:	69fa      	ldr	r2, [r7, #28]
 8003188:	f002 0203 	and.w	r2, r2, #3
 800318c:	0092      	lsls	r2, r2, #2
 800318e:	4093      	lsls	r3, r2
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003196:	4938      	ldr	r1, [pc, #224]	@ (8003278 <HAL_GPIO_Init+0x34c>)
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	089b      	lsrs	r3, r3, #2
 800319c:	3302      	adds	r3, #2
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80031a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	43db      	mvns	r3, r3
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	4013      	ands	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80031ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80031d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	43db      	mvns	r3, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d003      	beq.n	80031f8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80031f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	43db      	mvns	r3, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4013      	ands	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d003      	beq.n	800324e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	4313      	orrs	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	3301      	adds	r3, #1
 8003258:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	f47f ae6b 	bne.w	8002f40 <HAL_GPIO_Init+0x14>
  }
}
 800326a:	bf00      	nop
 800326c:	bf00      	nop
 800326e:	3724      	adds	r7, #36	@ 0x24
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	58000400 	.word	0x58000400

0800327c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003284:	4b19      	ldr	r3, [pc, #100]	@ (80032ec <HAL_PWREx_ConfigSupply+0x70>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b04      	cmp	r3, #4
 800328e:	d00a      	beq.n	80032a6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003290:	4b16      	ldr	r3, [pc, #88]	@ (80032ec <HAL_PWREx_ConfigSupply+0x70>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	429a      	cmp	r2, r3
 800329c:	d001      	beq.n	80032a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e01f      	b.n	80032e2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	e01d      	b.n	80032e2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80032a6:	4b11      	ldr	r3, [pc, #68]	@ (80032ec <HAL_PWREx_ConfigSupply+0x70>)
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f023 0207 	bic.w	r2, r3, #7
 80032ae:	490f      	ldr	r1, [pc, #60]	@ (80032ec <HAL_PWREx_ConfigSupply+0x70>)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80032b6:	f7fd ffc3 	bl	8001240 <HAL_GetTick>
 80032ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032bc:	e009      	b.n	80032d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80032be:	f7fd ffbf 	bl	8001240 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032cc:	d901      	bls.n	80032d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e007      	b.n	80032e2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032d2:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <HAL_PWREx_ConfigSupply+0x70>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032de:	d1ee      	bne.n	80032be <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	58024800 	.word	0x58024800

080032f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08c      	sub	sp, #48	@ 0x30
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e3c8      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	f000 8087 	beq.w	800341e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003310:	4b88      	ldr	r3, [pc, #544]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003318:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800331a:	4b86      	ldr	r3, [pc, #536]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 800331c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800331e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003322:	2b10      	cmp	r3, #16
 8003324:	d007      	beq.n	8003336 <HAL_RCC_OscConfig+0x46>
 8003326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003328:	2b18      	cmp	r3, #24
 800332a:	d110      	bne.n	800334e <HAL_RCC_OscConfig+0x5e>
 800332c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d10b      	bne.n	800334e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003336:	4b7f      	ldr	r3, [pc, #508]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d06c      	beq.n	800341c <HAL_RCC_OscConfig+0x12c>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d168      	bne.n	800341c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e3a2      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003356:	d106      	bne.n	8003366 <HAL_RCC_OscConfig+0x76>
 8003358:	4b76      	ldr	r3, [pc, #472]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a75      	ldr	r2, [pc, #468]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 800335e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003362:	6013      	str	r3, [r2, #0]
 8003364:	e02e      	b.n	80033c4 <HAL_RCC_OscConfig+0xd4>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10c      	bne.n	8003388 <HAL_RCC_OscConfig+0x98>
 800336e:	4b71      	ldr	r3, [pc, #452]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a70      	ldr	r2, [pc, #448]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003374:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003378:	6013      	str	r3, [r2, #0]
 800337a:	4b6e      	ldr	r3, [pc, #440]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a6d      	ldr	r2, [pc, #436]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003380:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003384:	6013      	str	r3, [r2, #0]
 8003386:	e01d      	b.n	80033c4 <HAL_RCC_OscConfig+0xd4>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003390:	d10c      	bne.n	80033ac <HAL_RCC_OscConfig+0xbc>
 8003392:	4b68      	ldr	r3, [pc, #416]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a67      	ldr	r2, [pc, #412]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003398:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800339c:	6013      	str	r3, [r2, #0]
 800339e:	4b65      	ldr	r3, [pc, #404]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a64      	ldr	r2, [pc, #400]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80033a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033a8:	6013      	str	r3, [r2, #0]
 80033aa:	e00b      	b.n	80033c4 <HAL_RCC_OscConfig+0xd4>
 80033ac:	4b61      	ldr	r3, [pc, #388]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a60      	ldr	r2, [pc, #384]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80033b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033b6:	6013      	str	r3, [r2, #0]
 80033b8:	4b5e      	ldr	r3, [pc, #376]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a5d      	ldr	r2, [pc, #372]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80033be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d013      	beq.n	80033f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033cc:	f7fd ff38 	bl	8001240 <HAL_GetTick>
 80033d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033d4:	f7fd ff34 	bl	8001240 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b64      	cmp	r3, #100	@ 0x64
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e356      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033e6:	4b53      	ldr	r3, [pc, #332]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d0f0      	beq.n	80033d4 <HAL_RCC_OscConfig+0xe4>
 80033f2:	e014      	b.n	800341e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f4:	f7fd ff24 	bl	8001240 <HAL_GetTick>
 80033f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033fc:	f7fd ff20 	bl	8001240 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b64      	cmp	r3, #100	@ 0x64
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e342      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800340e:	4b49      	ldr	r3, [pc, #292]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1f0      	bne.n	80033fc <HAL_RCC_OscConfig+0x10c>
 800341a:	e000      	b.n	800341e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800341c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	f000 808c 	beq.w	8003544 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800342c:	4b41      	ldr	r3, [pc, #260]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003434:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003436:	4b3f      	ldr	r3, [pc, #252]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d007      	beq.n	8003452 <HAL_RCC_OscConfig+0x162>
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	2b18      	cmp	r3, #24
 8003446:	d137      	bne.n	80034b8 <HAL_RCC_OscConfig+0x1c8>
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	f003 0303 	and.w	r3, r3, #3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d132      	bne.n	80034b8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003452:	4b38      	ldr	r3, [pc, #224]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0304 	and.w	r3, r3, #4
 800345a:	2b00      	cmp	r3, #0
 800345c:	d005      	beq.n	800346a <HAL_RCC_OscConfig+0x17a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e314      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800346a:	4b32      	ldr	r3, [pc, #200]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f023 0219 	bic.w	r2, r3, #25
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	492f      	ldr	r1, [pc, #188]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003478:	4313      	orrs	r3, r2
 800347a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800347c:	f7fd fee0 	bl	8001240 <HAL_GetTick>
 8003480:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003484:	f7fd fedc 	bl	8001240 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e2fe      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003496:	4b27      	ldr	r3, [pc, #156]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d0f0      	beq.n	8003484 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a2:	4b24      	ldr	r3, [pc, #144]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	061b      	lsls	r3, r3, #24
 80034b0:	4920      	ldr	r1, [pc, #128]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034b6:	e045      	b.n	8003544 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d026      	beq.n	800350e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80034c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f023 0219 	bic.w	r2, r3, #25
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	4919      	ldr	r1, [pc, #100]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d2:	f7fd feb5 	bl	8001240 <HAL_GetTick>
 80034d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034da:	f7fd feb1 	bl	8001240 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e2d3      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034ec:	4b11      	ldr	r3, [pc, #68]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d0f0      	beq.n	80034da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	061b      	lsls	r3, r3, #24
 8003506:	490b      	ldr	r1, [pc, #44]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003508:	4313      	orrs	r3, r2
 800350a:	604b      	str	r3, [r1, #4]
 800350c:	e01a      	b.n	8003544 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800350e:	4b09      	ldr	r3, [pc, #36]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a08      	ldr	r2, [pc, #32]	@ (8003534 <HAL_RCC_OscConfig+0x244>)
 8003514:	f023 0301 	bic.w	r3, r3, #1
 8003518:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800351a:	f7fd fe91 	bl	8001240 <HAL_GetTick>
 800351e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003520:	e00a      	b.n	8003538 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003522:	f7fd fe8d 	bl	8001240 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d903      	bls.n	8003538 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e2af      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
 8003534:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003538:	4b96      	ldr	r3, [pc, #600]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1ee      	bne.n	8003522 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0310 	and.w	r3, r3, #16
 800354c:	2b00      	cmp	r3, #0
 800354e:	d06a      	beq.n	8003626 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003550:	4b90      	ldr	r3, [pc, #576]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003558:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800355a:	4b8e      	ldr	r3, [pc, #568]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800355c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	2b08      	cmp	r3, #8
 8003564:	d007      	beq.n	8003576 <HAL_RCC_OscConfig+0x286>
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	2b18      	cmp	r3, #24
 800356a:	d11b      	bne.n	80035a4 <HAL_RCC_OscConfig+0x2b4>
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	2b01      	cmp	r3, #1
 8003574:	d116      	bne.n	80035a4 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003576:	4b87      	ldr	r3, [pc, #540]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357e:	2b00      	cmp	r3, #0
 8003580:	d005      	beq.n	800358e <HAL_RCC_OscConfig+0x29e>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	2b80      	cmp	r3, #128	@ 0x80
 8003588:	d001      	beq.n	800358e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e282      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800358e:	4b81      	ldr	r3, [pc, #516]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a1b      	ldr	r3, [r3, #32]
 800359a:	061b      	lsls	r3, r3, #24
 800359c:	497d      	ldr	r1, [pc, #500]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80035a2:	e040      	b.n	8003626 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d023      	beq.n	80035f4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80035ac:	4b79      	ldr	r3, [pc, #484]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a78      	ldr	r2, [pc, #480]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80035b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b8:	f7fd fe42 	bl	8001240 <HAL_GetTick>
 80035bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80035c0:	f7fd fe3e 	bl	8001240 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e260      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035d2:	4b70      	ldr	r3, [pc, #448]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0f0      	beq.n	80035c0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80035de:	4b6d      	ldr	r3, [pc, #436]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	061b      	lsls	r3, r3, #24
 80035ec:	4969      	ldr	r1, [pc, #420]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	60cb      	str	r3, [r1, #12]
 80035f2:	e018      	b.n	8003626 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80035f4:	4b67      	ldr	r3, [pc, #412]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a66      	ldr	r2, [pc, #408]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80035fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003600:	f7fd fe1e 	bl	8001240 <HAL_GetTick>
 8003604:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003608:	f7fd fe1a 	bl	8001240 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e23c      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800361a:	4b5e      	ldr	r3, [pc, #376]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1f0      	bne.n	8003608 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0308 	and.w	r3, r3, #8
 800362e:	2b00      	cmp	r3, #0
 8003630:	d036      	beq.n	80036a0 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d019      	beq.n	800366e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800363a:	4b56      	ldr	r3, [pc, #344]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800363c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800363e:	4a55      	ldr	r2, [pc, #340]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003640:	f043 0301 	orr.w	r3, r3, #1
 8003644:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003646:	f7fd fdfb 	bl	8001240 <HAL_GetTick>
 800364a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800364c:	e008      	b.n	8003660 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800364e:	f7fd fdf7 	bl	8001240 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e219      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003660:	4b4c      	ldr	r3, [pc, #304]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0f0      	beq.n	800364e <HAL_RCC_OscConfig+0x35e>
 800366c:	e018      	b.n	80036a0 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366e:	4b49      	ldr	r3, [pc, #292]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003672:	4a48      	ldr	r2, [pc, #288]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003674:	f023 0301 	bic.w	r3, r3, #1
 8003678:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800367a:	f7fd fde1 	bl	8001240 <HAL_GetTick>
 800367e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003680:	e008      	b.n	8003694 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003682:	f7fd fddd 	bl	8001240 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d901      	bls.n	8003694 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e1ff      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003694:	4b3f      	ldr	r3, [pc, #252]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d1f0      	bne.n	8003682 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0320 	and.w	r3, r3, #32
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d036      	beq.n	800371a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d019      	beq.n	80036e8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036b4:	4b37      	ldr	r3, [pc, #220]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a36      	ldr	r2, [pc, #216]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80036ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80036be:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036c0:	f7fd fdbe 	bl	8001240 <HAL_GetTick>
 80036c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036c8:	f7fd fdba 	bl	8001240 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e1dc      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80036da:	4b2e      	ldr	r3, [pc, #184]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0f0      	beq.n	80036c8 <HAL_RCC_OscConfig+0x3d8>
 80036e6:	e018      	b.n	800371a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a29      	ldr	r2, [pc, #164]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 80036ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036f2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80036f4:	f7fd fda4 	bl	8001240 <HAL_GetTick>
 80036f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036fc:	f7fd fda0 	bl	8001240 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b02      	cmp	r3, #2
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e1c2      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800370e:	4b21      	ldr	r3, [pc, #132]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1f0      	bne.n	80036fc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0304 	and.w	r3, r3, #4
 8003722:	2b00      	cmp	r3, #0
 8003724:	f000 8086 	beq.w	8003834 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003728:	4b1b      	ldr	r3, [pc, #108]	@ (8003798 <HAL_RCC_OscConfig+0x4a8>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a1a      	ldr	r2, [pc, #104]	@ (8003798 <HAL_RCC_OscConfig+0x4a8>)
 800372e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003732:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003734:	f7fd fd84 	bl	8001240 <HAL_GetTick>
 8003738:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800373c:	f7fd fd80 	bl	8001240 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b64      	cmp	r3, #100	@ 0x64
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e1a2      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800374e:	4b12      	ldr	r3, [pc, #72]	@ (8003798 <HAL_RCC_OscConfig+0x4a8>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003756:	2b00      	cmp	r3, #0
 8003758:	d0f0      	beq.n	800373c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d106      	bne.n	8003770 <HAL_RCC_OscConfig+0x480>
 8003762:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003766:	4a0b      	ldr	r2, [pc, #44]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003768:	f043 0301 	orr.w	r3, r3, #1
 800376c:	6713      	str	r3, [r2, #112]	@ 0x70
 800376e:	e032      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e6>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d111      	bne.n	800379c <HAL_RCC_OscConfig+0x4ac>
 8003778:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800377a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377c:	4a05      	ldr	r2, [pc, #20]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	6713      	str	r3, [r2, #112]	@ 0x70
 8003784:	4b03      	ldr	r3, [pc, #12]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 8003786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003788:	4a02      	ldr	r2, [pc, #8]	@ (8003794 <HAL_RCC_OscConfig+0x4a4>)
 800378a:	f023 0304 	bic.w	r3, r3, #4
 800378e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003790:	e021      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e6>
 8003792:	bf00      	nop
 8003794:	58024400 	.word	0x58024400
 8003798:	58024800 	.word	0x58024800
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b05      	cmp	r3, #5
 80037a2:	d10c      	bne.n	80037be <HAL_RCC_OscConfig+0x4ce>
 80037a4:	4b83      	ldr	r3, [pc, #524]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a8:	4a82      	ldr	r2, [pc, #520]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037aa:	f043 0304 	orr.w	r3, r3, #4
 80037ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b0:	4b80      	ldr	r3, [pc, #512]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b4:	4a7f      	ldr	r2, [pc, #508]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80037bc:	e00b      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e6>
 80037be:	4b7d      	ldr	r3, [pc, #500]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c2:	4a7c      	ldr	r2, [pc, #496]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037c4:	f023 0301 	bic.w	r3, r3, #1
 80037c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ca:	4b7a      	ldr	r3, [pc, #488]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ce:	4a79      	ldr	r2, [pc, #484]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037d0:	f023 0304 	bic.w	r3, r3, #4
 80037d4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d015      	beq.n	800380a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037de:	f7fd fd2f 	bl	8001240 <HAL_GetTick>
 80037e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037e4:	e00a      	b.n	80037fc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e6:	f7fd fd2b 	bl	8001240 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e14b      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80037fc:	4b6d      	ldr	r3, [pc, #436]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80037fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0ee      	beq.n	80037e6 <HAL_RCC_OscConfig+0x4f6>
 8003808:	e014      	b.n	8003834 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380a:	f7fd fd19 	bl	8001240 <HAL_GetTick>
 800380e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003810:	e00a      	b.n	8003828 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003812:	f7fd fd15 	bl	8001240 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e135      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003828:	4b62      	ldr	r3, [pc, #392]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800382a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1ee      	bne.n	8003812 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 812a 	beq.w	8003a92 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800383e:	4b5d      	ldr	r3, [pc, #372]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003846:	2b18      	cmp	r3, #24
 8003848:	f000 80ba 	beq.w	80039c0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	2b02      	cmp	r3, #2
 8003852:	f040 8095 	bne.w	8003980 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003856:	4b57      	ldr	r3, [pc, #348]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a56      	ldr	r2, [pc, #344]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800385c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003860:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003862:	f7fd fced 	bl	8001240 <HAL_GetTick>
 8003866:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800386a:	f7fd fce9 	bl	8001240 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e10b      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800387c:	4b4d      	ldr	r3, [pc, #308]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1f0      	bne.n	800386a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003888:	4b4a      	ldr	r3, [pc, #296]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800388a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800388c:	4b4a      	ldr	r3, [pc, #296]	@ (80039b8 <HAL_RCC_OscConfig+0x6c8>)
 800388e:	4013      	ands	r3, r2
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003898:	0112      	lsls	r2, r2, #4
 800389a:	430a      	orrs	r2, r1
 800389c:	4945      	ldr	r1, [pc, #276]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	628b      	str	r3, [r1, #40]	@ 0x28
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a6:	3b01      	subs	r3, #1
 80038a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038b0:	3b01      	subs	r3, #1
 80038b2:	025b      	lsls	r3, r3, #9
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038bc:	3b01      	subs	r3, #1
 80038be:	041b      	lsls	r3, r3, #16
 80038c0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80038c4:	431a      	orrs	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ca:	3b01      	subs	r3, #1
 80038cc:	061b      	lsls	r3, r3, #24
 80038ce:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80038d2:	4938      	ldr	r1, [pc, #224]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80038d8:	4b36      	ldr	r3, [pc, #216]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80038da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038dc:	4a35      	ldr	r2, [pc, #212]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80038de:	f023 0301 	bic.w	r3, r3, #1
 80038e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80038e4:	4b33      	ldr	r3, [pc, #204]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80038e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80038e8:	4b34      	ldr	r3, [pc, #208]	@ (80039bc <HAL_RCC_OscConfig+0x6cc>)
 80038ea:	4013      	ands	r3, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80038f0:	00d2      	lsls	r2, r2, #3
 80038f2:	4930      	ldr	r1, [pc, #192]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80038f8:	4b2e      	ldr	r3, [pc, #184]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80038fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fc:	f023 020c 	bic.w	r2, r3, #12
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003904:	492b      	ldr	r1, [pc, #172]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003906:	4313      	orrs	r3, r2
 8003908:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800390a:	4b2a      	ldr	r3, [pc, #168]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800390c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390e:	f023 0202 	bic.w	r2, r3, #2
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003916:	4927      	ldr	r1, [pc, #156]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003918:	4313      	orrs	r3, r2
 800391a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800391c:	4b25      	ldr	r3, [pc, #148]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800391e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003920:	4a24      	ldr	r2, [pc, #144]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003922:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003926:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003928:	4b22      	ldr	r3, [pc, #136]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800392a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392c:	4a21      	ldr	r2, [pc, #132]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800392e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003932:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003934:	4b1f      	ldr	r3, [pc, #124]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003938:	4a1e      	ldr	r2, [pc, #120]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800393a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800393e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003940:	4b1c      	ldr	r3, [pc, #112]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003944:	4a1b      	ldr	r2, [pc, #108]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003946:	f043 0301 	orr.w	r3, r3, #1
 800394a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800394c:	4b19      	ldr	r3, [pc, #100]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a18      	ldr	r2, [pc, #96]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003952:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7fd fc72 	bl	8001240 <HAL_GetTick>
 800395c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003960:	f7fd fc6e 	bl	8001240 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e090      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003972:	4b10      	ldr	r3, [pc, #64]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0f0      	beq.n	8003960 <HAL_RCC_OscConfig+0x670>
 800397e:	e088      	b.n	8003a92 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003980:	4b0c      	ldr	r3, [pc, #48]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a0b      	ldr	r2, [pc, #44]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 8003986:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800398a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398c:	f7fd fc58 	bl	8001240 <HAL_GetTick>
 8003990:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003994:	f7fd fc54 	bl	8001240 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e076      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039a6:	4b03      	ldr	r3, [pc, #12]	@ (80039b4 <HAL_RCC_OscConfig+0x6c4>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0x6a4>
 80039b2:	e06e      	b.n	8003a92 <HAL_RCC_OscConfig+0x7a2>
 80039b4:	58024400 	.word	0x58024400
 80039b8:	fffffc0c 	.word	0xfffffc0c
 80039bc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80039c0:	4b36      	ldr	r3, [pc, #216]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 80039c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80039c6:	4b35      	ldr	r3, [pc, #212]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 80039c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d031      	beq.n	8003a38 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f003 0203 	and.w	r2, r3, #3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039de:	429a      	cmp	r2, r3
 80039e0:	d12a      	bne.n	8003a38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	091b      	lsrs	r3, r3, #4
 80039e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d122      	bne.n	8003a38 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d11a      	bne.n	8003a38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	0a5b      	lsrs	r3, r3, #9
 8003a06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d111      	bne.n	8003a38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	0c1b      	lsrs	r3, r3, #16
 8003a18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a20:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d108      	bne.n	8003a38 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	0e1b      	lsrs	r3, r3, #24
 8003a2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a32:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e02b      	b.n	8003a94 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003a3c:	4b17      	ldr	r3, [pc, #92]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 8003a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a40:	08db      	lsrs	r3, r3, #3
 8003a42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a46:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d01f      	beq.n	8003a92 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003a52:	4b12      	ldr	r3, [pc, #72]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 8003a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a56:	4a11      	ldr	r2, [pc, #68]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 8003a58:	f023 0301 	bic.w	r3, r3, #1
 8003a5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a5e:	f7fd fbef 	bl	8001240 <HAL_GetTick>
 8003a62:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003a64:	bf00      	nop
 8003a66:	f7fd fbeb 	bl	8001240 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d0f9      	beq.n	8003a66 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003a72:	4b0a      	ldr	r3, [pc, #40]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 8003a74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a76:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa0 <HAL_RCC_OscConfig+0x7b0>)
 8003a78:	4013      	ands	r3, r2
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003a7e:	00d2      	lsls	r2, r2, #3
 8003a80:	4906      	ldr	r1, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003a86:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 8003a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8a:	4a04      	ldr	r2, [pc, #16]	@ (8003a9c <HAL_RCC_OscConfig+0x7ac>)
 8003a8c:	f043 0301 	orr.w	r3, r3, #1
 8003a90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3730      	adds	r7, #48	@ 0x30
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	58024400 	.word	0x58024400
 8003aa0:	ffff0007 	.word	0xffff0007

08003aa4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e19c      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab8:	4b8a      	ldr	r3, [pc, #552]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d910      	bls.n	8003ae8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac6:	4b87      	ldr	r3, [pc, #540]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f023 020f 	bic.w	r2, r3, #15
 8003ace:	4985      	ldr	r1, [pc, #532]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ad6:	4b83      	ldr	r3, [pc, #524]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 030f 	and.w	r3, r3, #15
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d001      	beq.n	8003ae8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e184      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d010      	beq.n	8003b16 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	4b7b      	ldr	r3, [pc, #492]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d908      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003b04:	4b78      	ldr	r3, [pc, #480]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	4975      	ldr	r1, [pc, #468]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d010      	beq.n	8003b44 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	695a      	ldr	r2, [r3, #20]
 8003b26:	4b70      	ldr	r3, [pc, #448]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b28:	69db      	ldr	r3, [r3, #28]
 8003b2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d908      	bls.n	8003b44 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003b32:	4b6d      	ldr	r3, [pc, #436]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	496a      	ldr	r1, [pc, #424]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0310 	and.w	r3, r3, #16
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d010      	beq.n	8003b72 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	699a      	ldr	r2, [r3, #24]
 8003b54:	4b64      	ldr	r3, [pc, #400]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d908      	bls.n	8003b72 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003b60:	4b61      	ldr	r3, [pc, #388]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b62:	69db      	ldr	r3, [r3, #28]
 8003b64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	495e      	ldr	r1, [pc, #376]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0320 	and.w	r3, r3, #32
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d010      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69da      	ldr	r2, [r3, #28]
 8003b82:	4b59      	ldr	r3, [pc, #356]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d908      	bls.n	8003ba0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003b8e:	4b56      	ldr	r3, [pc, #344]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	4953      	ldr	r1, [pc, #332]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d010      	beq.n	8003bce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68da      	ldr	r2, [r3, #12]
 8003bb0:	4b4d      	ldr	r3, [pc, #308]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	f003 030f 	and.w	r3, r3, #15
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d908      	bls.n	8003bce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bbc:	4b4a      	ldr	r3, [pc, #296]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f023 020f 	bic.w	r2, r3, #15
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4947      	ldr	r1, [pc, #284]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d055      	beq.n	8003c86 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003bda:	4b43      	ldr	r3, [pc, #268]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	4940      	ldr	r1, [pc, #256]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d107      	bne.n	8003c04 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bf4:	4b3c      	ldr	r3, [pc, #240]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d121      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0f6      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	2b03      	cmp	r3, #3
 8003c0a:	d107      	bne.n	8003c1c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c0c:	4b36      	ldr	r3, [pc, #216]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d115      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e0ea      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d107      	bne.n	8003c34 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c24:	4b30      	ldr	r3, [pc, #192]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d109      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e0de      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c34:	4b2c      	ldr	r3, [pc, #176]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0304 	and.w	r3, r3, #4
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d101      	bne.n	8003c44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0d6      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c44:	4b28      	ldr	r3, [pc, #160]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	f023 0207 	bic.w	r2, r3, #7
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	4925      	ldr	r1, [pc, #148]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c56:	f7fd faf3 	bl	8001240 <HAL_GetTick>
 8003c5a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c5c:	e00a      	b.n	8003c74 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c5e:	f7fd faef 	bl	8001240 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d901      	bls.n	8003c74 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e0be      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c74:	4b1c      	ldr	r3, [pc, #112]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d1eb      	bne.n	8003c5e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d010      	beq.n	8003cb4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	4b14      	ldr	r3, [pc, #80]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d208      	bcs.n	8003cb4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ca2:	4b11      	ldr	r3, [pc, #68]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	f023 020f 	bic.w	r2, r3, #15
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	490e      	ldr	r1, [pc, #56]	@ (8003ce8 <HAL_RCC_ClockConfig+0x244>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 030f 	and.w	r3, r3, #15
 8003cbc:	683a      	ldr	r2, [r7, #0]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d214      	bcs.n	8003cec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cc2:	4b08      	ldr	r3, [pc, #32]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f023 020f 	bic.w	r2, r3, #15
 8003cca:	4906      	ldr	r1, [pc, #24]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cd2:	4b04      	ldr	r3, [pc, #16]	@ (8003ce4 <HAL_RCC_ClockConfig+0x240>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 030f 	and.w	r3, r3, #15
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d005      	beq.n	8003cec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e086      	b.n	8003df2 <HAL_RCC_ClockConfig+0x34e>
 8003ce4:	52002000 	.word	0x52002000
 8003ce8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d010      	beq.n	8003d1a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	4b3f      	ldr	r3, [pc, #252]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d208      	bcs.n	8003d1a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d08:	4b3c      	ldr	r3, [pc, #240]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	4939      	ldr	r1, [pc, #228]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d010      	beq.n	8003d48 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	695a      	ldr	r2, [r3, #20]
 8003d2a:	4b34      	ldr	r3, [pc, #208]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d208      	bcs.n	8003d48 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d36:	4b31      	ldr	r3, [pc, #196]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	492e      	ldr	r1, [pc, #184]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0310 	and.w	r3, r3, #16
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d010      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	699a      	ldr	r2, [r3, #24]
 8003d58:	4b28      	ldr	r3, [pc, #160]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d208      	bcs.n	8003d76 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003d64:	4b25      	ldr	r3, [pc, #148]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d66:	69db      	ldr	r3, [r3, #28]
 8003d68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	4922      	ldr	r1, [pc, #136]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0320 	and.w	r3, r3, #32
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d010      	beq.n	8003da4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	69da      	ldr	r2, [r3, #28]
 8003d86:	4b1d      	ldr	r3, [pc, #116]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d208      	bcs.n	8003da4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003d92:	4b1a      	ldr	r3, [pc, #104]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69db      	ldr	r3, [r3, #28]
 8003d9e:	4917      	ldr	r1, [pc, #92]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003da4:	f000 f834 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8003da8:	4602      	mov	r2, r0
 8003daa:	4b14      	ldr	r3, [pc, #80]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	0a1b      	lsrs	r3, r3, #8
 8003db0:	f003 030f 	and.w	r3, r3, #15
 8003db4:	4912      	ldr	r1, [pc, #72]	@ (8003e00 <HAL_RCC_ClockConfig+0x35c>)
 8003db6:	5ccb      	ldrb	r3, [r1, r3]
 8003db8:	f003 031f 	and.w	r3, r3, #31
 8003dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8003dfc <HAL_RCC_ClockConfig+0x358>)
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	4a0d      	ldr	r2, [pc, #52]	@ (8003e00 <HAL_RCC_ClockConfig+0x35c>)
 8003dcc:	5cd3      	ldrb	r3, [r2, r3]
 8003dce:	f003 031f 	and.w	r3, r3, #31
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8003e04 <HAL_RCC_ClockConfig+0x360>)
 8003dda:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <HAL_RCC_ClockConfig+0x364>)
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003de2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_RCC_ClockConfig+0x368>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fd f9e0 	bl	80011ac <HAL_InitTick>
 8003dec:	4603      	mov	r3, r0
 8003dee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	58024400 	.word	0x58024400
 8003e00:	08009fd8 	.word	0x08009fd8
 8003e04:	24000004 	.word	0x24000004
 8003e08:	24000000 	.word	0x24000000
 8003e0c:	24000008 	.word	0x24000008

08003e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b089      	sub	sp, #36	@ 0x24
 8003e14:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e16:	4bb3      	ldr	r3, [pc, #716]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e1e:	2b18      	cmp	r3, #24
 8003e20:	f200 8155 	bhi.w	80040ce <HAL_RCC_GetSysClockFreq+0x2be>
 8003e24:	a201      	add	r2, pc, #4	@ (adr r2, 8003e2c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003e26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2a:	bf00      	nop
 8003e2c:	08003e91 	.word	0x08003e91
 8003e30:	080040cf 	.word	0x080040cf
 8003e34:	080040cf 	.word	0x080040cf
 8003e38:	080040cf 	.word	0x080040cf
 8003e3c:	080040cf 	.word	0x080040cf
 8003e40:	080040cf 	.word	0x080040cf
 8003e44:	080040cf 	.word	0x080040cf
 8003e48:	080040cf 	.word	0x080040cf
 8003e4c:	08003eb7 	.word	0x08003eb7
 8003e50:	080040cf 	.word	0x080040cf
 8003e54:	080040cf 	.word	0x080040cf
 8003e58:	080040cf 	.word	0x080040cf
 8003e5c:	080040cf 	.word	0x080040cf
 8003e60:	080040cf 	.word	0x080040cf
 8003e64:	080040cf 	.word	0x080040cf
 8003e68:	080040cf 	.word	0x080040cf
 8003e6c:	08003ebd 	.word	0x08003ebd
 8003e70:	080040cf 	.word	0x080040cf
 8003e74:	080040cf 	.word	0x080040cf
 8003e78:	080040cf 	.word	0x080040cf
 8003e7c:	080040cf 	.word	0x080040cf
 8003e80:	080040cf 	.word	0x080040cf
 8003e84:	080040cf 	.word	0x080040cf
 8003e88:	080040cf 	.word	0x080040cf
 8003e8c:	08003ec3 	.word	0x08003ec3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e90:	4b94      	ldr	r3, [pc, #592]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0320 	and.w	r3, r3, #32
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d009      	beq.n	8003eb0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e9c:	4b91      	ldr	r3, [pc, #580]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	08db      	lsrs	r3, r3, #3
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	4a90      	ldr	r2, [pc, #576]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8003eac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003eae:	e111      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003eb0:	4b8d      	ldr	r3, [pc, #564]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003eb2:	61bb      	str	r3, [r7, #24]
      break;
 8003eb4:	e10e      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003eb6:	4b8d      	ldr	r3, [pc, #564]	@ (80040ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003eb8:	61bb      	str	r3, [r7, #24]
      break;
 8003eba:	e10b      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003ebc:	4b8c      	ldr	r3, [pc, #560]	@ (80040f0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003ebe:	61bb      	str	r3, [r7, #24]
      break;
 8003ec0:	e108      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ec2:	4b88      	ldr	r3, [pc, #544]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec6:	f003 0303 	and.w	r3, r3, #3
 8003eca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003ecc:	4b85      	ldr	r3, [pc, #532]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed0:	091b      	lsrs	r3, r3, #4
 8003ed2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ed6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003ed8:	4b82      	ldr	r3, [pc, #520]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003ee2:	4b80      	ldr	r3, [pc, #512]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ee4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee6:	08db      	lsrs	r3, r3, #3
 8003ee8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	fb02 f303 	mul.w	r3, r2, r3
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003efa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 80e1 	beq.w	80040c8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	f000 8083 	beq.w	8004014 <HAL_RCC_GetSysClockFreq+0x204>
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	f200 80a1 	bhi.w	8004058 <HAL_RCC_GetSysClockFreq+0x248>
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <HAL_RCC_GetSysClockFreq+0x114>
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d056      	beq.n	8003fd0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003f22:	e099      	b.n	8004058 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f24:	4b6f      	ldr	r3, [pc, #444]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0320 	and.w	r3, r3, #32
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d02d      	beq.n	8003f8c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f30:	4b6c      	ldr	r3, [pc, #432]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	08db      	lsrs	r3, r3, #3
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	4a6b      	ldr	r2, [pc, #428]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f40:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	ee07 3a90 	vmov	s15, r3
 8003f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	ee07 3a90 	vmov	s15, r3
 8003f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f5a:	4b62      	ldr	r3, [pc, #392]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f62:	ee07 3a90 	vmov	s15, r3
 8003f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f6e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80040f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f86:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003f8a:	e087      	b.n	800409c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f96:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80040f8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f9e:	4b51      	ldr	r3, [pc, #324]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fae:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fb2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80040f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fce:	e065      	b.n	800409c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	ee07 3a90 	vmov	s15, r3
 8003fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fda:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80040fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8003fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fe2:	4b40      	ldr	r3, [pc, #256]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fea:	ee07 3a90 	vmov	s15, r3
 8003fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ff2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ff6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80040f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800400a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800400e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004012:	e043      	b.n	800409c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	ee07 3a90 	vmov	s15, r3
 800401a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800401e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004100 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004026:	4b2f      	ldr	r3, [pc, #188]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800402e:	ee07 3a90 	vmov	s15, r3
 8004032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004036:	ed97 6a02 	vldr	s12, [r7, #8]
 800403a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80040f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800403e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004046:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800404a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800404e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004052:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004056:	e021      	b.n	800409c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004062:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80040fc <HAL_RCC_GetSysClockFreq+0x2ec>
 8004066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800406a:	4b1e      	ldr	r3, [pc, #120]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800406c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004072:	ee07 3a90 	vmov	s15, r3
 8004076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800407a:	ed97 6a02 	vldr	s12, [r7, #8]
 800407e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80040f4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800408a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800408e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004096:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800409a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800409c:	4b11      	ldr	r3, [pc, #68]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800409e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a0:	0a5b      	lsrs	r3, r3, #9
 80040a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040a6:	3301      	adds	r3, #1
 80040a8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	ee07 3a90 	vmov	s15, r3
 80040b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80040b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040c0:	ee17 3a90 	vmov	r3, s15
 80040c4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80040c6:	e005      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	61bb      	str	r3, [r7, #24]
      break;
 80040cc:	e002      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80040ce:	4b07      	ldr	r3, [pc, #28]	@ (80040ec <HAL_RCC_GetSysClockFreq+0x2dc>)
 80040d0:	61bb      	str	r3, [r7, #24]
      break;
 80040d2:	bf00      	nop
  }

  return sysclockfreq;
 80040d4:	69bb      	ldr	r3, [r7, #24]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3724      	adds	r7, #36	@ 0x24
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	58024400 	.word	0x58024400
 80040e8:	03d09000 	.word	0x03d09000
 80040ec:	003d0900 	.word	0x003d0900
 80040f0:	017d7840 	.word	0x017d7840
 80040f4:	46000000 	.word	0x46000000
 80040f8:	4c742400 	.word	0x4c742400
 80040fc:	4a742400 	.word	0x4a742400
 8004100:	4bbebc20 	.word	0x4bbebc20

08004104 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800410a:	f7ff fe81 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 800410e:	4602      	mov	r2, r0
 8004110:	4b10      	ldr	r3, [pc, #64]	@ (8004154 <HAL_RCC_GetHCLKFreq+0x50>)
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	0a1b      	lsrs	r3, r3, #8
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	490f      	ldr	r1, [pc, #60]	@ (8004158 <HAL_RCC_GetHCLKFreq+0x54>)
 800411c:	5ccb      	ldrb	r3, [r1, r3]
 800411e:	f003 031f 	and.w	r3, r3, #31
 8004122:	fa22 f303 	lsr.w	r3, r2, r3
 8004126:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004128:	4b0a      	ldr	r3, [pc, #40]	@ (8004154 <HAL_RCC_GetHCLKFreq+0x50>)
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	f003 030f 	and.w	r3, r3, #15
 8004130:	4a09      	ldr	r2, [pc, #36]	@ (8004158 <HAL_RCC_GetHCLKFreq+0x54>)
 8004132:	5cd3      	ldrb	r3, [r2, r3]
 8004134:	f003 031f 	and.w	r3, r3, #31
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	fa22 f303 	lsr.w	r3, r2, r3
 800413e:	4a07      	ldr	r2, [pc, #28]	@ (800415c <HAL_RCC_GetHCLKFreq+0x58>)
 8004140:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004142:	4a07      	ldr	r2, [pc, #28]	@ (8004160 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004148:	4b04      	ldr	r3, [pc, #16]	@ (800415c <HAL_RCC_GetHCLKFreq+0x58>)
 800414a:	681b      	ldr	r3, [r3, #0]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3708      	adds	r7, #8
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	58024400 	.word	0x58024400
 8004158:	08009fd8 	.word	0x08009fd8
 800415c:	24000004 	.word	0x24000004
 8004160:	24000000 	.word	0x24000000

08004164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004168:	f7ff ffcc 	bl	8004104 <HAL_RCC_GetHCLKFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b06      	ldr	r3, [pc, #24]	@ (8004188 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	4904      	ldr	r1, [pc, #16]	@ (800418c <HAL_RCC_GetPCLK1Freq+0x28>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004184:	4618      	mov	r0, r3
 8004186:	bd80      	pop	{r7, pc}
 8004188:	58024400 	.word	0x58024400
 800418c:	08009fd8 	.word	0x08009fd8

08004190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004194:	f7ff ffb6 	bl	8004104 <HAL_RCC_GetHCLKFreq>
 8004198:	4602      	mov	r2, r0
 800419a:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	0a1b      	lsrs	r3, r3, #8
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	4904      	ldr	r1, [pc, #16]	@ (80041b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041a6:	5ccb      	ldrb	r3, [r1, r3]
 80041a8:	f003 031f 	and.w	r3, r3, #31
 80041ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	58024400 	.word	0x58024400
 80041b8:	08009fd8 	.word	0x08009fd8

080041bc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041c0:	b0c6      	sub	sp, #280	@ 0x118
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041c8:	2300      	movs	r3, #0
 80041ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041ce:	2300      	movs	r3, #0
 80041d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80041d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041dc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80041e0:	2500      	movs	r5, #0
 80041e2:	ea54 0305 	orrs.w	r3, r4, r5
 80041e6:	d049      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80041e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041f2:	d02f      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80041f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041f8:	d828      	bhi.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80041fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041fe:	d01a      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004200:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004204:	d822      	bhi.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800420a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800420e:	d007      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004210:	e01c      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004212:	4bab      	ldr	r3, [pc, #684]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004216:	4aaa      	ldr	r2, [pc, #680]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004218:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800421c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800421e:	e01a      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004224:	3308      	adds	r3, #8
 8004226:	2102      	movs	r1, #2
 8004228:	4618      	mov	r0, r3
 800422a:	f001 fc25 	bl	8005a78 <RCCEx_PLL2_Config>
 800422e:	4603      	mov	r3, r0
 8004230:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004234:	e00f      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800423a:	3328      	adds	r3, #40	@ 0x28
 800423c:	2102      	movs	r1, #2
 800423e:	4618      	mov	r0, r3
 8004240:	f001 fccc 	bl	8005bdc <RCCEx_PLL3_Config>
 8004244:	4603      	mov	r3, r0
 8004246:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800424a:	e004      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004252:	e000      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004254:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004256:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10a      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800425e:	4b98      	ldr	r3, [pc, #608]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004260:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004262:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800426a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800426c:	4a94      	ldr	r2, [pc, #592]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800426e:	430b      	orrs	r3, r1
 8004270:	6513      	str	r3, [r2, #80]	@ 0x50
 8004272:	e003      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004274:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004278:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800427c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004284:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004288:	f04f 0900 	mov.w	r9, #0
 800428c:	ea58 0309 	orrs.w	r3, r8, r9
 8004290:	d047      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004292:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004298:	2b04      	cmp	r3, #4
 800429a:	d82a      	bhi.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800429c:	a201      	add	r2, pc, #4	@ (adr r2, 80042a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a2:	bf00      	nop
 80042a4:	080042b9 	.word	0x080042b9
 80042a8:	080042c7 	.word	0x080042c7
 80042ac:	080042dd 	.word	0x080042dd
 80042b0:	080042fb 	.word	0x080042fb
 80042b4:	080042fb 	.word	0x080042fb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042b8:	4b81      	ldr	r3, [pc, #516]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80042ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042bc:	4a80      	ldr	r2, [pc, #512]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80042be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042c4:	e01a      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042ca:	3308      	adds	r3, #8
 80042cc:	2100      	movs	r1, #0
 80042ce:	4618      	mov	r0, r3
 80042d0:	f001 fbd2 	bl	8005a78 <RCCEx_PLL2_Config>
 80042d4:	4603      	mov	r3, r0
 80042d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042da:	e00f      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042e0:	3328      	adds	r3, #40	@ 0x28
 80042e2:	2100      	movs	r1, #0
 80042e4:	4618      	mov	r0, r3
 80042e6:	f001 fc79 	bl	8005bdc <RCCEx_PLL3_Config>
 80042ea:	4603      	mov	r3, r0
 80042ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042f0:	e004      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80042f8:	e000      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80042fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004304:	4b6e      	ldr	r3, [pc, #440]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004308:	f023 0107 	bic.w	r1, r3, #7
 800430c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004312:	4a6b      	ldr	r2, [pc, #428]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004314:	430b      	orrs	r3, r1
 8004316:	6513      	str	r3, [r2, #80]	@ 0x50
 8004318:	e003      	b.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800431a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800431e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800432e:	f04f 0b00 	mov.w	fp, #0
 8004332:	ea5a 030b 	orrs.w	r3, sl, fp
 8004336:	d05b      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800433c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004340:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004344:	d03b      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004346:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800434a:	d834      	bhi.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800434c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004350:	d037      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004352:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004356:	d82e      	bhi.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004358:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800435c:	d033      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800435e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004362:	d828      	bhi.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004364:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004368:	d01a      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800436a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800436e:	d822      	bhi.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004370:	2b00      	cmp	r3, #0
 8004372:	d003      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004374:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004378:	d007      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800437a:	e01c      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800437c:	4b50      	ldr	r3, [pc, #320]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800437e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004380:	4a4f      	ldr	r2, [pc, #316]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004382:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004386:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004388:	e01e      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800438a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800438e:	3308      	adds	r3, #8
 8004390:	2100      	movs	r1, #0
 8004392:	4618      	mov	r0, r3
 8004394:	f001 fb70 	bl	8005a78 <RCCEx_PLL2_Config>
 8004398:	4603      	mov	r3, r0
 800439a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800439e:	e013      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80043a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043a4:	3328      	adds	r3, #40	@ 0x28
 80043a6:	2100      	movs	r1, #0
 80043a8:	4618      	mov	r0, r3
 80043aa:	f001 fc17 	bl	8005bdc <RCCEx_PLL3_Config>
 80043ae:	4603      	mov	r3, r0
 80043b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043b4:	e008      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80043bc:	e004      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80043be:	bf00      	nop
 80043c0:	e002      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80043c2:	bf00      	nop
 80043c4:	e000      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80043c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10b      	bne.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80043d0:	4b3b      	ldr	r3, [pc, #236]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80043d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80043d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80043e0:	4a37      	ldr	r2, [pc, #220]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80043e2:	430b      	orrs	r3, r1
 80043e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80043e6:	e003      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80043f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80043fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004400:	2300      	movs	r3, #0
 8004402:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004406:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800440a:	460b      	mov	r3, r1
 800440c:	4313      	orrs	r3, r2
 800440e:	d05d      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004414:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004418:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800441c:	d03b      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800441e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004422:	d834      	bhi.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004424:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004428:	d037      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800442a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800442e:	d82e      	bhi.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004430:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004434:	d033      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004436:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800443a:	d828      	bhi.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800443c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004440:	d01a      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004446:	d822      	bhi.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800444c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004450:	d007      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004452:	e01c      	b.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004454:	4b1a      	ldr	r3, [pc, #104]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004458:	4a19      	ldr	r2, [pc, #100]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800445a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800445e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004460:	e01e      	b.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004466:	3308      	adds	r3, #8
 8004468:	2100      	movs	r1, #0
 800446a:	4618      	mov	r0, r3
 800446c:	f001 fb04 	bl	8005a78 <RCCEx_PLL2_Config>
 8004470:	4603      	mov	r3, r0
 8004472:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004476:	e013      	b.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800447c:	3328      	adds	r3, #40	@ 0x28
 800447e:	2100      	movs	r1, #0
 8004480:	4618      	mov	r0, r3
 8004482:	f001 fbab 	bl	8005bdc <RCCEx_PLL3_Config>
 8004486:	4603      	mov	r3, r0
 8004488:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800448c:	e008      	b.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004494:	e004      	b.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004496:	bf00      	nop
 8004498:	e002      	b.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800449a:	bf00      	nop
 800449c:	e000      	b.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800449e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10d      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80044a8:	4b05      	ldr	r3, [pc, #20]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80044b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80044b8:	4a01      	ldr	r2, [pc, #4]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044ba:	430b      	orrs	r3, r1
 80044bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80044be:	e005      	b.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80044c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80044cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80044d8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80044dc:	2300      	movs	r3, #0
 80044de:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80044e2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80044e6:	460b      	mov	r3, r1
 80044e8:	4313      	orrs	r3, r2
 80044ea:	d03a      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80044ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f2:	2b30      	cmp	r3, #48	@ 0x30
 80044f4:	d01f      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80044f6:	2b30      	cmp	r3, #48	@ 0x30
 80044f8:	d819      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x372>
 80044fa:	2b20      	cmp	r3, #32
 80044fc:	d00c      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80044fe:	2b20      	cmp	r3, #32
 8004500:	d815      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004502:	2b00      	cmp	r3, #0
 8004504:	d019      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004506:	2b10      	cmp	r3, #16
 8004508:	d111      	bne.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800450a:	4baa      	ldr	r3, [pc, #680]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800450c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450e:	4aa9      	ldr	r2, [pc, #676]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004510:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004514:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004516:	e011      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800451c:	3308      	adds	r3, #8
 800451e:	2102      	movs	r1, #2
 8004520:	4618      	mov	r0, r3
 8004522:	f001 faa9 	bl	8005a78 <RCCEx_PLL2_Config>
 8004526:	4603      	mov	r3, r0
 8004528:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800452c:	e006      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004534:	e002      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004536:	bf00      	nop
 8004538:	e000      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800453a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800453c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004544:	4b9b      	ldr	r3, [pc, #620]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004548:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800454c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004552:	4a98      	ldr	r2, [pc, #608]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004554:	430b      	orrs	r3, r1
 8004556:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004558:	e003      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800455a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800455e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800456e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004572:	2300      	movs	r3, #0
 8004574:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004578:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800457c:	460b      	mov	r3, r1
 800457e:	4313      	orrs	r3, r2
 8004580:	d051      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004582:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004588:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800458c:	d035      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800458e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004592:	d82e      	bhi.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004594:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004598:	d031      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0x442>
 800459a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800459e:	d828      	bhi.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80045a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045a4:	d01a      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x420>
 80045a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045aa:	d822      	bhi.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d003      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80045b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b4:	d007      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80045b6:	e01c      	b.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045b8:	4b7e      	ldr	r3, [pc, #504]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80045ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045bc:	4a7d      	ldr	r2, [pc, #500]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80045be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80045c4:	e01c      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045ca:	3308      	adds	r3, #8
 80045cc:	2100      	movs	r1, #0
 80045ce:	4618      	mov	r0, r3
 80045d0:	f001 fa52 	bl	8005a78 <RCCEx_PLL2_Config>
 80045d4:	4603      	mov	r3, r0
 80045d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80045da:	e011      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045e0:	3328      	adds	r3, #40	@ 0x28
 80045e2:	2100      	movs	r1, #0
 80045e4:	4618      	mov	r0, r3
 80045e6:	f001 faf9 	bl	8005bdc <RCCEx_PLL3_Config>
 80045ea:	4603      	mov	r3, r0
 80045ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80045f0:	e006      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80045f8:	e002      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80045fa:	bf00      	nop
 80045fc:	e000      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80045fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004600:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10a      	bne.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004608:	4b6a      	ldr	r3, [pc, #424]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800460a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800460c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004616:	4a67      	ldr	r2, [pc, #412]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004618:	430b      	orrs	r3, r1
 800461a:	6513      	str	r3, [r2, #80]	@ 0x50
 800461c:	e003      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800461e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004622:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800462a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004632:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004636:	2300      	movs	r3, #0
 8004638:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800463c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004640:	460b      	mov	r3, r1
 8004642:	4313      	orrs	r3, r2
 8004644:	d053      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800464a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800464c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004650:	d033      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004652:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004656:	d82c      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004658:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800465c:	d02f      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x502>
 800465e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004662:	d826      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004664:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004668:	d02b      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800466a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800466e:	d820      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004670:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004674:	d012      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004676:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800467a:	d81a      	bhi.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800467c:	2b00      	cmp	r3, #0
 800467e:	d022      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004684:	d115      	bne.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004686:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800468a:	3308      	adds	r3, #8
 800468c:	2101      	movs	r1, #1
 800468e:	4618      	mov	r0, r3
 8004690:	f001 f9f2 	bl	8005a78 <RCCEx_PLL2_Config>
 8004694:	4603      	mov	r3, r0
 8004696:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800469a:	e015      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800469c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046a0:	3328      	adds	r3, #40	@ 0x28
 80046a2:	2101      	movs	r1, #1
 80046a4:	4618      	mov	r0, r3
 80046a6:	f001 fa99 	bl	8005bdc <RCCEx_PLL3_Config>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80046b0:	e00a      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80046b8:	e006      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80046ba:	bf00      	nop
 80046bc:	e004      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80046be:	bf00      	nop
 80046c0:	e002      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80046c2:	bf00      	nop
 80046c4:	e000      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80046c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10a      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80046d0:	4b38      	ldr	r3, [pc, #224]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80046d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046d4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80046d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046de:	4a35      	ldr	r2, [pc, #212]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80046e0:	430b      	orrs	r3, r1
 80046e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80046e4:	e003      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046ea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80046ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80046fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80046fe:	2300      	movs	r3, #0
 8004700:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004704:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004708:	460b      	mov	r3, r1
 800470a:	4313      	orrs	r3, r2
 800470c:	d058      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800470e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004712:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800471a:	d033      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800471c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004720:	d82c      	bhi.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004726:	d02f      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472c:	d826      	bhi.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800472e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004732:	d02b      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004734:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004738:	d820      	bhi.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800473a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800473e:	d012      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004744:	d81a      	bhi.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004746:	2b00      	cmp	r3, #0
 8004748:	d022      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800474a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800474e:	d115      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004754:	3308      	adds	r3, #8
 8004756:	2101      	movs	r1, #1
 8004758:	4618      	mov	r0, r3
 800475a:	f001 f98d 	bl	8005a78 <RCCEx_PLL2_Config>
 800475e:	4603      	mov	r3, r0
 8004760:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004764:	e015      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800476a:	3328      	adds	r3, #40	@ 0x28
 800476c:	2101      	movs	r1, #1
 800476e:	4618      	mov	r0, r3
 8004770:	f001 fa34 	bl	8005bdc <RCCEx_PLL3_Config>
 8004774:	4603      	mov	r3, r0
 8004776:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800477a:	e00a      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004782:	e006      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004784:	bf00      	nop
 8004786:	e004      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004788:	bf00      	nop
 800478a:	e002      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800478c:	bf00      	nop
 800478e:	e000      	b.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004792:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10e      	bne.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800479a:	4b06      	ldr	r3, [pc, #24]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800479c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800479e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80047a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80047aa:	4a02      	ldr	r2, [pc, #8]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80047ac:	430b      	orrs	r3, r1
 80047ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80047b0:	e006      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80047b2:	bf00      	nop
 80047b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80047c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80047cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80047d0:	2300      	movs	r3, #0
 80047d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80047d6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80047da:	460b      	mov	r3, r1
 80047dc:	4313      	orrs	r3, r2
 80047de:	d037      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80047e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047ea:	d00e      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80047ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047f0:	d816      	bhi.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d018      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80047f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047fa:	d111      	bne.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047fc:	4bc4      	ldr	r3, [pc, #784]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80047fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004800:	4ac3      	ldr	r2, [pc, #780]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004802:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004806:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004808:	e00f      	b.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800480a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800480e:	3308      	adds	r3, #8
 8004810:	2101      	movs	r1, #1
 8004812:	4618      	mov	r0, r3
 8004814:	f001 f930 	bl	8005a78 <RCCEx_PLL2_Config>
 8004818:	4603      	mov	r3, r0
 800481a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800481e:	e004      	b.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004826:	e000      	b.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004828:	bf00      	nop
    }

    if (ret == HAL_OK)
 800482a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10a      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004832:	4bb7      	ldr	r3, [pc, #732]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004836:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800483a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800483e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004840:	4ab3      	ldr	r2, [pc, #716]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004842:	430b      	orrs	r3, r1
 8004844:	6513      	str	r3, [r2, #80]	@ 0x50
 8004846:	e003      	b.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004848:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800484c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004850:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004858:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800485c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004860:	2300      	movs	r3, #0
 8004862:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004866:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800486a:	460b      	mov	r3, r1
 800486c:	4313      	orrs	r3, r2
 800486e:	d039      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004876:	2b03      	cmp	r3, #3
 8004878:	d81c      	bhi.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800487a:	a201      	add	r2, pc, #4	@ (adr r2, 8004880 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800487c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004880:	080048bd 	.word	0x080048bd
 8004884:	08004891 	.word	0x08004891
 8004888:	0800489f 	.word	0x0800489f
 800488c:	080048bd 	.word	0x080048bd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004890:	4b9f      	ldr	r3, [pc, #636]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004894:	4a9e      	ldr	r2, [pc, #632]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004896:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800489a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800489c:	e00f      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800489e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048a2:	3308      	adds	r3, #8
 80048a4:	2102      	movs	r1, #2
 80048a6:	4618      	mov	r0, r3
 80048a8:	f001 f8e6 	bl	8005a78 <RCCEx_PLL2_Config>
 80048ac:	4603      	mov	r3, r0
 80048ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80048b2:	e004      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80048ba:	e000      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80048bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10a      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80048c6:	4b92      	ldr	r3, [pc, #584]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80048c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ca:	f023 0103 	bic.w	r1, r3, #3
 80048ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d4:	4a8e      	ldr	r2, [pc, #568]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80048d6:	430b      	orrs	r3, r1
 80048d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80048da:	e003      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80048f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80048f4:	2300      	movs	r3, #0
 80048f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80048fa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80048fe:	460b      	mov	r3, r1
 8004900:	4313      	orrs	r3, r2
 8004902:	f000 8099 	beq.w	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004906:	4b83      	ldr	r3, [pc, #524]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a82      	ldr	r2, [pc, #520]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800490c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004910:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004912:	f7fc fc95 	bl	8001240 <HAL_GetTick>
 8004916:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800491a:	e00b      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800491c:	f7fc fc90 	bl	8001240 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b64      	cmp	r3, #100	@ 0x64
 800492a:	d903      	bls.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004932:	e005      	b.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004934:	4b77      	ldr	r3, [pc, #476]	@ (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800493c:	2b00      	cmp	r3, #0
 800493e:	d0ed      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004940:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004944:	2b00      	cmp	r3, #0
 8004946:	d173      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004948:	4b71      	ldr	r3, [pc, #452]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800494a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800494c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004950:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004954:	4053      	eors	r3, r2
 8004956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800495a:	2b00      	cmp	r3, #0
 800495c:	d015      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800495e:	4b6c      	ldr	r3, [pc, #432]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004962:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004966:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800496a:	4b69      	ldr	r3, [pc, #420]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800496c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800496e:	4a68      	ldr	r2, [pc, #416]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004974:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004976:	4b66      	ldr	r3, [pc, #408]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800497a:	4a65      	ldr	r2, [pc, #404]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800497c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004980:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004982:	4a63      	ldr	r2, [pc, #396]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004984:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004988:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800498a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800498e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004992:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004996:	d118      	bne.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004998:	f7fc fc52 	bl	8001240 <HAL_GetTick>
 800499c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80049a0:	e00d      	b.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049a2:	f7fc fc4d 	bl	8001240 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80049ac:	1ad2      	subs	r2, r2, r3
 80049ae:	f241 3388 	movw	r3, #5000	@ 0x1388
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d903      	bls.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80049bc:	e005      	b.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80049be:	4b54      	ldr	r3, [pc, #336]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80049c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d0eb      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80049ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d129      	bne.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049d6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80049da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049e2:	d10e      	bne.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80049e4:	4b4a      	ldr	r3, [pc, #296]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80049ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80049f4:	091a      	lsrs	r2, r3, #4
 80049f6:	4b48      	ldr	r3, [pc, #288]	@ (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	4a45      	ldr	r2, [pc, #276]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80049fc:	430b      	orrs	r3, r1
 80049fe:	6113      	str	r3, [r2, #16]
 8004a00:	e005      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004a02:	4b43      	ldr	r3, [pc, #268]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	4a42      	ldr	r2, [pc, #264]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004a0c:	6113      	str	r3, [r2, #16]
 8004a0e:	4b40      	ldr	r3, [pc, #256]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a10:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a16:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004a1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a1e:	4a3c      	ldr	r2, [pc, #240]	@ (8004b10 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a20:	430b      	orrs	r3, r1
 8004a22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a24:	e008      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a26:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a2a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8004a2e:	e003      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	f002 0301 	and.w	r3, r2, #1
 8004a44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a48:	2300      	movs	r3, #0
 8004a4a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004a4e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004a52:	460b      	mov	r3, r1
 8004a54:	4313      	orrs	r3, r2
 8004a56:	f000 808f 	beq.w	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004a5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004a60:	2b28      	cmp	r3, #40	@ 0x28
 8004a62:	d871      	bhi.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004a64:	a201      	add	r2, pc, #4	@ (adr r2, 8004a6c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a6a:	bf00      	nop
 8004a6c:	08004b51 	.word	0x08004b51
 8004a70:	08004b49 	.word	0x08004b49
 8004a74:	08004b49 	.word	0x08004b49
 8004a78:	08004b49 	.word	0x08004b49
 8004a7c:	08004b49 	.word	0x08004b49
 8004a80:	08004b49 	.word	0x08004b49
 8004a84:	08004b49 	.word	0x08004b49
 8004a88:	08004b49 	.word	0x08004b49
 8004a8c:	08004b1d 	.word	0x08004b1d
 8004a90:	08004b49 	.word	0x08004b49
 8004a94:	08004b49 	.word	0x08004b49
 8004a98:	08004b49 	.word	0x08004b49
 8004a9c:	08004b49 	.word	0x08004b49
 8004aa0:	08004b49 	.word	0x08004b49
 8004aa4:	08004b49 	.word	0x08004b49
 8004aa8:	08004b49 	.word	0x08004b49
 8004aac:	08004b33 	.word	0x08004b33
 8004ab0:	08004b49 	.word	0x08004b49
 8004ab4:	08004b49 	.word	0x08004b49
 8004ab8:	08004b49 	.word	0x08004b49
 8004abc:	08004b49 	.word	0x08004b49
 8004ac0:	08004b49 	.word	0x08004b49
 8004ac4:	08004b49 	.word	0x08004b49
 8004ac8:	08004b49 	.word	0x08004b49
 8004acc:	08004b51 	.word	0x08004b51
 8004ad0:	08004b49 	.word	0x08004b49
 8004ad4:	08004b49 	.word	0x08004b49
 8004ad8:	08004b49 	.word	0x08004b49
 8004adc:	08004b49 	.word	0x08004b49
 8004ae0:	08004b49 	.word	0x08004b49
 8004ae4:	08004b49 	.word	0x08004b49
 8004ae8:	08004b49 	.word	0x08004b49
 8004aec:	08004b51 	.word	0x08004b51
 8004af0:	08004b49 	.word	0x08004b49
 8004af4:	08004b49 	.word	0x08004b49
 8004af8:	08004b49 	.word	0x08004b49
 8004afc:	08004b49 	.word	0x08004b49
 8004b00:	08004b49 	.word	0x08004b49
 8004b04:	08004b49 	.word	0x08004b49
 8004b08:	08004b49 	.word	0x08004b49
 8004b0c:	08004b51 	.word	0x08004b51
 8004b10:	58024400 	.word	0x58024400
 8004b14:	58024800 	.word	0x58024800
 8004b18:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b20:	3308      	adds	r3, #8
 8004b22:	2101      	movs	r1, #1
 8004b24:	4618      	mov	r0, r3
 8004b26:	f000 ffa7 	bl	8005a78 <RCCEx_PLL2_Config>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004b30:	e00f      	b.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b36:	3328      	adds	r3, #40	@ 0x28
 8004b38:	2101      	movs	r1, #1
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f001 f84e 	bl	8005bdc <RCCEx_PLL3_Config>
 8004b40:	4603      	mov	r3, r0
 8004b42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004b46:	e004      	b.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b4e:	e000      	b.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004b50:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10a      	bne.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004b5a:	4bbf      	ldr	r3, [pc, #764]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b5e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004b62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b68:	4abb      	ldr	r2, [pc, #748]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004b6a:	430b      	orrs	r3, r1
 8004b6c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b6e:	e003      	b.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004b78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b80:	f002 0302 	and.w	r3, r2, #2
 8004b84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b88:	2300      	movs	r3, #0
 8004b8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b8e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004b92:	460b      	mov	r3, r1
 8004b94:	4313      	orrs	r3, r2
 8004b96:	d041      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b9e:	2b05      	cmp	r3, #5
 8004ba0:	d824      	bhi.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba8:	08004bf5 	.word	0x08004bf5
 8004bac:	08004bc1 	.word	0x08004bc1
 8004bb0:	08004bd7 	.word	0x08004bd7
 8004bb4:	08004bf5 	.word	0x08004bf5
 8004bb8:	08004bf5 	.word	0x08004bf5
 8004bbc:	08004bf5 	.word	0x08004bf5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bc4:	3308      	adds	r3, #8
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 ff55 	bl	8005a78 <RCCEx_PLL2_Config>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004bd4:	e00f      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bda:	3328      	adds	r3, #40	@ 0x28
 8004bdc:	2101      	movs	r1, #1
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 fffc 	bl	8005bdc <RCCEx_PLL3_Config>
 8004be4:	4603      	mov	r3, r0
 8004be6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004bea:	e004      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004bf2:	e000      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004bf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d10a      	bne.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004bfe:	4b96      	ldr	r3, [pc, #600]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c02:	f023 0107 	bic.w	r1, r3, #7
 8004c06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c0c:	4a92      	ldr	r2, [pc, #584]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004c0e:	430b      	orrs	r3, r1
 8004c10:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c12:	e003      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c24:	f002 0304 	and.w	r3, r2, #4
 8004c28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c32:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c36:	460b      	mov	r3, r1
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	d044      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c44:	2b05      	cmp	r3, #5
 8004c46:	d825      	bhi.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004c48:	a201      	add	r2, pc, #4	@ (adr r2, 8004c50 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8004c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4e:	bf00      	nop
 8004c50:	08004c9d 	.word	0x08004c9d
 8004c54:	08004c69 	.word	0x08004c69
 8004c58:	08004c7f 	.word	0x08004c7f
 8004c5c:	08004c9d 	.word	0x08004c9d
 8004c60:	08004c9d 	.word	0x08004c9d
 8004c64:	08004c9d 	.word	0x08004c9d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c6c:	3308      	adds	r3, #8
 8004c6e:	2101      	movs	r1, #1
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 ff01 	bl	8005a78 <RCCEx_PLL2_Config>
 8004c76:	4603      	mov	r3, r0
 8004c78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004c7c:	e00f      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c82:	3328      	adds	r3, #40	@ 0x28
 8004c84:	2101      	movs	r1, #1
 8004c86:	4618      	mov	r0, r3
 8004c88:	f000 ffa8 	bl	8005bdc <RCCEx_PLL3_Config>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004c92:	e004      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c9a:	e000      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8004c9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10b      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ca6:	4b6c      	ldr	r3, [pc, #432]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004caa:	f023 0107 	bic.w	r1, r3, #7
 8004cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cb6:	4a68      	ldr	r2, [pc, #416]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004cb8:	430b      	orrs	r3, r1
 8004cba:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cbc:	e003      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cbe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cc2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cce:	f002 0320 	and.w	r3, r2, #32
 8004cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004cdc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	d055      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cf2:	d033      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004cf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cf8:	d82c      	bhi.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cfe:	d02f      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d04:	d826      	bhi.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004d06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d0a:	d02b      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004d0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d10:	d820      	bhi.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004d12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d16:	d012      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004d18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d1c:	d81a      	bhi.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d022      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004d22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d26:	d115      	bne.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d2c:	3308      	adds	r3, #8
 8004d2e:	2100      	movs	r1, #0
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 fea1 	bl	8005a78 <RCCEx_PLL2_Config>
 8004d36:	4603      	mov	r3, r0
 8004d38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004d3c:	e015      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d42:	3328      	adds	r3, #40	@ 0x28
 8004d44:	2102      	movs	r1, #2
 8004d46:	4618      	mov	r0, r3
 8004d48:	f000 ff48 	bl	8005bdc <RCCEx_PLL3_Config>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004d52:	e00a      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d5a:	e006      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004d5c:	bf00      	nop
 8004d5e:	e004      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004d60:	bf00      	nop
 8004d62:	e002      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004d64:	bf00      	nop
 8004d66:	e000      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10b      	bne.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d72:	4b39      	ldr	r3, [pc, #228]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d76:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004d7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d82:	4a35      	ldr	r2, [pc, #212]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004d84:	430b      	orrs	r3, r1
 8004d86:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d88:	e003      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004d9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004da2:	2300      	movs	r3, #0
 8004da4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004da8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004dac:	460b      	mov	r3, r1
 8004dae:	4313      	orrs	r3, r2
 8004db0:	d058      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004db2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004db6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dba:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004dbe:	d033      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004dc0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004dc4:	d82c      	bhi.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dca:	d02f      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd0:	d826      	bhi.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004dd2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004dd6:	d02b      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004dd8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ddc:	d820      	bhi.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004dde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004de2:	d012      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004de4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004de8:	d81a      	bhi.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d022      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004dee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004df2:	d115      	bne.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004df8:	3308      	adds	r3, #8
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f000 fe3b 	bl	8005a78 <RCCEx_PLL2_Config>
 8004e02:	4603      	mov	r3, r0
 8004e04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004e08:	e015      	b.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e0e:	3328      	adds	r3, #40	@ 0x28
 8004e10:	2102      	movs	r1, #2
 8004e12:	4618      	mov	r0, r3
 8004e14:	f000 fee2 	bl	8005bdc <RCCEx_PLL3_Config>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004e1e:	e00a      	b.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e26:	e006      	b.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004e28:	bf00      	nop
 8004e2a:	e004      	b.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004e2c:	bf00      	nop
 8004e2e:	e002      	b.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004e30:	bf00      	nop
 8004e32:	e000      	b.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004e34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d10e      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e3e:	4b06      	ldr	r3, [pc, #24]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e42:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004e46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e4e:	4a02      	ldr	r2, [pc, #8]	@ (8004e58 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e50:	430b      	orrs	r3, r1
 8004e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e54:	e006      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8004e56:	bf00      	nop
 8004e58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004e70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004e74:	2300      	movs	r3, #0
 8004e76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e7a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4313      	orrs	r3, r2
 8004e82:	d055      	beq.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e8c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004e90:	d033      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8004e92:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004e96:	d82c      	bhi.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004e98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e9c:	d02f      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8004e9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ea2:	d826      	bhi.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004ea4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004ea8:	d02b      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8004eaa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004eae:	d820      	bhi.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004eb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eb4:	d012      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8004eb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eba:	d81a      	bhi.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d022      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004ec0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ec4:	d115      	bne.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eca:	3308      	adds	r3, #8
 8004ecc:	2100      	movs	r1, #0
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 fdd2 	bl	8005a78 <RCCEx_PLL2_Config>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004eda:	e015      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ee0:	3328      	adds	r3, #40	@ 0x28
 8004ee2:	2102      	movs	r1, #2
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f000 fe79 	bl	8005bdc <RCCEx_PLL3_Config>
 8004eea:	4603      	mov	r3, r0
 8004eec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004ef0:	e00a      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ef8:	e006      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004efa:	bf00      	nop
 8004efc:	e004      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004efe:	bf00      	nop
 8004f00:	e002      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004f02:	bf00      	nop
 8004f04:	e000      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004f06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10b      	bne.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004f10:	4ba0      	ldr	r3, [pc, #640]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f14:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f20:	4a9c      	ldr	r2, [pc, #624]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f22:	430b      	orrs	r3, r1
 8004f24:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f26:	e003      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	f002 0308 	and.w	r3, r2, #8
 8004f3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f40:	2300      	movs	r3, #0
 8004f42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f46:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	d01e      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004f50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f5c:	d10c      	bne.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f62:	3328      	adds	r3, #40	@ 0x28
 8004f64:	2102      	movs	r1, #2
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 fe38 	bl	8005bdc <RCCEx_PLL3_Config>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d002      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004f78:	4b86      	ldr	r3, [pc, #536]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f88:	4a82      	ldr	r2, [pc, #520]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004f8a:	430b      	orrs	r3, r1
 8004f8c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f96:	f002 0310 	and.w	r3, r2, #16
 8004f9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004fa4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4313      	orrs	r3, r2
 8004fac:	d01e      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004fae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fba:	d10c      	bne.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fc0:	3328      	adds	r3, #40	@ 0x28
 8004fc2:	2102      	movs	r1, #2
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f000 fe09 	bl	8005bdc <RCCEx_PLL3_Config>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d002      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004fd6:	4b6f      	ldr	r3, [pc, #444]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fda:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fe6:	4a6b      	ldr	r2, [pc, #428]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004fe8:	430b      	orrs	r3, r1
 8004fea:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004ff8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ffe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005002:	460b      	mov	r3, r1
 8005004:	4313      	orrs	r3, r2
 8005006:	d03e      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005008:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800500c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005010:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005014:	d022      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8005016:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800501a:	d81b      	bhi.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d003      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005024:	d00b      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8005026:	e015      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800502c:	3308      	adds	r3, #8
 800502e:	2100      	movs	r1, #0
 8005030:	4618      	mov	r0, r3
 8005032:	f000 fd21 	bl	8005a78 <RCCEx_PLL2_Config>
 8005036:	4603      	mov	r3, r0
 8005038:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800503c:	e00f      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800503e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005042:	3328      	adds	r3, #40	@ 0x28
 8005044:	2102      	movs	r1, #2
 8005046:	4618      	mov	r0, r3
 8005048:	f000 fdc8 	bl	8005bdc <RCCEx_PLL3_Config>
 800504c:	4603      	mov	r3, r0
 800504e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005052:	e004      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800505a:	e000      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800505c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800505e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10b      	bne.n	800507e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005066:	4b4b      	ldr	r3, [pc, #300]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800506e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005072:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005076:	4a47      	ldr	r2, [pc, #284]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005078:	430b      	orrs	r3, r1
 800507a:	6593      	str	r3, [r2, #88]	@ 0x58
 800507c:	e003      	b.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800507e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005082:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800508a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005092:	673b      	str	r3, [r7, #112]	@ 0x70
 8005094:	2300      	movs	r3, #0
 8005096:	677b      	str	r3, [r7, #116]	@ 0x74
 8005098:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800509c:	460b      	mov	r3, r1
 800509e:	4313      	orrs	r3, r2
 80050a0:	d03b      	beq.n	800511a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80050a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80050ae:	d01f      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80050b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80050b4:	d818      	bhi.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80050b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050ba:	d003      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80050bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050c0:	d007      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80050c2:	e011      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050c4:	4b33      	ldr	r3, [pc, #204]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80050c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c8:	4a32      	ldr	r2, [pc, #200]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80050ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80050d0:	e00f      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80050d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050d6:	3328      	adds	r3, #40	@ 0x28
 80050d8:	2101      	movs	r1, #1
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 fd7e 	bl	8005bdc <RCCEx_PLL3_Config>
 80050e0:	4603      	mov	r3, r0
 80050e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80050e6:	e004      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80050ee:	e000      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80050f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10b      	bne.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050fa:	4b26      	ldr	r3, [pc, #152]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80050fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005106:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800510a:	4a22      	ldr	r2, [pc, #136]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800510c:	430b      	orrs	r3, r1
 800510e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005110:	e003      	b.n	800511a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005112:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005116:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800511a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800511e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005122:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005126:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005128:	2300      	movs	r3, #0
 800512a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800512c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005130:	460b      	mov	r3, r1
 8005132:	4313      	orrs	r3, r2
 8005134:	d034      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005136:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800513a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8005140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005144:	d007      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8005146:	e011      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005148:	4b12      	ldr	r3, [pc, #72]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800514a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514c:	4a11      	ldr	r2, [pc, #68]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800514e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005152:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005154:	e00e      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800515a:	3308      	adds	r3, #8
 800515c:	2102      	movs	r1, #2
 800515e:	4618      	mov	r0, r3
 8005160:	f000 fc8a 	bl	8005a78 <RCCEx_PLL2_Config>
 8005164:	4603      	mov	r3, r0
 8005166:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800516a:	e003      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005174:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10d      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800517c:	4b05      	ldr	r3, [pc, #20]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800517e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005180:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005184:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800518a:	4a02      	ldr	r2, [pc, #8]	@ (8005194 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800518c:	430b      	orrs	r3, r1
 800518e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005190:	e006      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8005192:	bf00      	nop
 8005194:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005198:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800519c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80051ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80051ae:	2300      	movs	r3, #0
 80051b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80051b2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80051b6:	460b      	mov	r3, r1
 80051b8:	4313      	orrs	r3, r2
 80051ba:	d00c      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051c0:	3328      	adds	r3, #40	@ 0x28
 80051c2:	2102      	movs	r1, #2
 80051c4:	4618      	mov	r0, r3
 80051c6:	f000 fd09 	bl	8005bdc <RCCEx_PLL3_Config>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d002      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80051d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80051e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80051e4:	2300      	movs	r3, #0
 80051e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80051e8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80051ec:	460b      	mov	r3, r1
 80051ee:	4313      	orrs	r3, r2
 80051f0:	d036      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80051f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051fc:	d018      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80051fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005202:	d811      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005208:	d014      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800520a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800520e:	d80b      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005210:	2b00      	cmp	r3, #0
 8005212:	d011      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005218:	d106      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800521a:	4bb7      	ldr	r3, [pc, #732]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800521c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521e:	4ab6      	ldr	r2, [pc, #728]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005220:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005224:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005226:	e008      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800522e:	e004      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005230:	bf00      	nop
 8005232:	e002      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005234:	bf00      	nop
 8005236:	e000      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005238:	bf00      	nop
    }

    if (ret == HAL_OK)
 800523a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10a      	bne.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005242:	4bad      	ldr	r3, [pc, #692]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005246:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800524a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800524e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005250:	4aa9      	ldr	r2, [pc, #676]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005252:	430b      	orrs	r3, r1
 8005254:	6553      	str	r3, [r2, #84]	@ 0x54
 8005256:	e003      	b.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005258:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800525c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005268:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800526c:	653b      	str	r3, [r7, #80]	@ 0x50
 800526e:	2300      	movs	r3, #0
 8005270:	657b      	str	r3, [r7, #84]	@ 0x54
 8005272:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005276:	460b      	mov	r3, r1
 8005278:	4313      	orrs	r3, r2
 800527a:	d009      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800527c:	4b9e      	ldr	r3, [pc, #632]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800527e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005280:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800528a:	4a9b      	ldr	r2, [pc, #620]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800528c:	430b      	orrs	r3, r1
 800528e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005298:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800529c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800529e:	2300      	movs	r3, #0
 80052a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052a2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80052a6:	460b      	mov	r3, r1
 80052a8:	4313      	orrs	r3, r2
 80052aa:	d009      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052ac:	4b92      	ldr	r3, [pc, #584]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80052ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052b0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80052b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052ba:	4a8f      	ldr	r2, [pc, #572]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80052bc:	430b      	orrs	r3, r1
 80052be:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80052c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80052cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80052ce:	2300      	movs	r3, #0
 80052d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80052d2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80052d6:	460b      	mov	r3, r1
 80052d8:	4313      	orrs	r3, r2
 80052da:	d00e      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80052dc:	4b86      	ldr	r3, [pc, #536]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	4a85      	ldr	r2, [pc, #532]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80052e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80052e6:	6113      	str	r3, [r2, #16]
 80052e8:	4b83      	ldr	r3, [pc, #524]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80052ea:	6919      	ldr	r1, [r3, #16]
 80052ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052f4:	4a80      	ldr	r2, [pc, #512]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80052f6:	430b      	orrs	r3, r1
 80052f8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80052fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005302:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005306:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005308:	2300      	movs	r3, #0
 800530a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800530c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005310:	460b      	mov	r3, r1
 8005312:	4313      	orrs	r3, r2
 8005314:	d009      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005316:	4b78      	ldr	r3, [pc, #480]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800531a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800531e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005324:	4a74      	ldr	r2, [pc, #464]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005326:	430b      	orrs	r3, r1
 8005328:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800532a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800532e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005332:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005336:	633b      	str	r3, [r7, #48]	@ 0x30
 8005338:	2300      	movs	r3, #0
 800533a:	637b      	str	r3, [r7, #52]	@ 0x34
 800533c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005340:	460b      	mov	r3, r1
 8005342:	4313      	orrs	r3, r2
 8005344:	d00a      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005346:	4b6c      	ldr	r3, [pc, #432]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800534a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800534e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005356:	4a68      	ldr	r2, [pc, #416]	@ (80054f8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005358:	430b      	orrs	r3, r1
 800535a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800535c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005364:	2100      	movs	r1, #0
 8005366:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800536e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005372:	460b      	mov	r3, r1
 8005374:	4313      	orrs	r3, r2
 8005376:	d011      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800537c:	3308      	adds	r3, #8
 800537e:	2100      	movs	r1, #0
 8005380:	4618      	mov	r0, r3
 8005382:	f000 fb79 	bl	8005a78 <RCCEx_PLL2_Config>
 8005386:	4603      	mov	r3, r0
 8005388:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800538c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005390:	2b00      	cmp	r3, #0
 8005392:	d003      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005394:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005398:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800539c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a4:	2100      	movs	r1, #0
 80053a6:	6239      	str	r1, [r7, #32]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80053ae:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80053b2:	460b      	mov	r3, r1
 80053b4:	4313      	orrs	r3, r2
 80053b6:	d011      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053bc:	3308      	adds	r3, #8
 80053be:	2101      	movs	r1, #1
 80053c0:	4618      	mov	r0, r3
 80053c2:	f000 fb59 	bl	8005a78 <RCCEx_PLL2_Config>
 80053c6:	4603      	mov	r3, r0
 80053c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80053cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80053dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	2100      	movs	r1, #0
 80053e6:	61b9      	str	r1, [r7, #24]
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	61fb      	str	r3, [r7, #28]
 80053ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80053f2:	460b      	mov	r3, r1
 80053f4:	4313      	orrs	r3, r2
 80053f6:	d011      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80053f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053fc:	3308      	adds	r3, #8
 80053fe:	2102      	movs	r1, #2
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fb39 	bl	8005a78 <RCCEx_PLL2_Config>
 8005406:	4603      	mov	r3, r0
 8005408:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800540c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005410:	2b00      	cmp	r3, #0
 8005412:	d003      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005414:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005418:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800541c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005424:	2100      	movs	r1, #0
 8005426:	6139      	str	r1, [r7, #16]
 8005428:	f003 0308 	and.w	r3, r3, #8
 800542c:	617b      	str	r3, [r7, #20]
 800542e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005432:	460b      	mov	r3, r1
 8005434:	4313      	orrs	r3, r2
 8005436:	d011      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800543c:	3328      	adds	r3, #40	@ 0x28
 800543e:	2100      	movs	r1, #0
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fbcb 	bl	8005bdc <RCCEx_PLL3_Config>
 8005446:	4603      	mov	r3, r0
 8005448:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800544c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005454:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005458:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800545c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005464:	2100      	movs	r1, #0
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	f003 0310 	and.w	r3, r3, #16
 800546c:	60fb      	str	r3, [r7, #12]
 800546e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005472:	460b      	mov	r3, r1
 8005474:	4313      	orrs	r3, r2
 8005476:	d011      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800547c:	3328      	adds	r3, #40	@ 0x28
 800547e:	2101      	movs	r1, #1
 8005480:	4618      	mov	r0, r3
 8005482:	f000 fbab 	bl	8005bdc <RCCEx_PLL3_Config>
 8005486:	4603      	mov	r3, r0
 8005488:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800548c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005494:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005498:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800549c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a4:	2100      	movs	r1, #0
 80054a6:	6039      	str	r1, [r7, #0]
 80054a8:	f003 0320 	and.w	r3, r3, #32
 80054ac:	607b      	str	r3, [r7, #4]
 80054ae:	e9d7 1200 	ldrd	r1, r2, [r7]
 80054b2:	460b      	mov	r3, r1
 80054b4:	4313      	orrs	r3, r2
 80054b6:	d011      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80054b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054bc:	3328      	adds	r3, #40	@ 0x28
 80054be:	2102      	movs	r1, #2
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 fb8b 	bl	8005bdc <RCCEx_PLL3_Config>
 80054c6:	4603      	mov	r3, r0
 80054c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80054cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d003      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80054dc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	e000      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80054f0:	46bd      	mov	sp, r7
 80054f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054f6:	bf00      	nop
 80054f8:	58024400 	.word	0x58024400

080054fc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005500:	f7fe fe00 	bl	8004104 <HAL_RCC_GetHCLKFreq>
 8005504:	4602      	mov	r2, r0
 8005506:	4b06      	ldr	r3, [pc, #24]	@ (8005520 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	091b      	lsrs	r3, r3, #4
 800550c:	f003 0307 	and.w	r3, r3, #7
 8005510:	4904      	ldr	r1, [pc, #16]	@ (8005524 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005512:	5ccb      	ldrb	r3, [r1, r3]
 8005514:	f003 031f 	and.w	r3, r3, #31
 8005518:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800551c:	4618      	mov	r0, r3
 800551e:	bd80      	pop	{r7, pc}
 8005520:	58024400 	.word	0x58024400
 8005524:	08009fd8 	.word	0x08009fd8

08005528 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005528:	b480      	push	{r7}
 800552a:	b089      	sub	sp, #36	@ 0x24
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005530:	4ba1      	ldr	r3, [pc, #644]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005534:	f003 0303 	and.w	r3, r3, #3
 8005538:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800553a:	4b9f      	ldr	r3, [pc, #636]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800553c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553e:	0b1b      	lsrs	r3, r3, #12
 8005540:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005544:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005546:	4b9c      	ldr	r3, [pc, #624]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554a:	091b      	lsrs	r3, r3, #4
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005552:	4b99      	ldr	r3, [pc, #612]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005556:	08db      	lsrs	r3, r3, #3
 8005558:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	fb02 f303 	mul.w	r3, r2, r3
 8005562:	ee07 3a90 	vmov	s15, r3
 8005566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800556a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 8111 	beq.w	8005798 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	2b02      	cmp	r3, #2
 800557a:	f000 8083 	beq.w	8005684 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	2b02      	cmp	r3, #2
 8005582:	f200 80a1 	bhi.w	80056c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	2b01      	cmp	r3, #1
 8005590:	d056      	beq.n	8005640 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005592:	e099      	b.n	80056c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005594:	4b88      	ldr	r3, [pc, #544]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0320 	and.w	r3, r3, #32
 800559c:	2b00      	cmp	r3, #0
 800559e:	d02d      	beq.n	80055fc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055a0:	4b85      	ldr	r3, [pc, #532]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	08db      	lsrs	r3, r3, #3
 80055a6:	f003 0303 	and.w	r3, r3, #3
 80055aa:	4a84      	ldr	r2, [pc, #528]	@ (80057bc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80055ac:	fa22 f303 	lsr.w	r3, r2, r3
 80055b0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	ee07 3a90 	vmov	s15, r3
 80055b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	ee07 3a90 	vmov	s15, r3
 80055c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055ca:	4b7b      	ldr	r3, [pc, #492]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055d2:	ee07 3a90 	vmov	s15, r3
 80055d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055da:	ed97 6a03 	vldr	s12, [r7, #12]
 80055de:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80057c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80055e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80055fa:	e087      	b.n	800570c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	ee07 3a90 	vmov	s15, r3
 8005602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005606:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80057c4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800560a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800560e:	4b6a      	ldr	r3, [pc, #424]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005616:	ee07 3a90 	vmov	s15, r3
 800561a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800561e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005622:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80057c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800562a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800562e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800563a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800563e:	e065      	b.n	800570c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	ee07 3a90 	vmov	s15, r3
 8005646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800564a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80057c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800564e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005652:	4b59      	ldr	r3, [pc, #356]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800565a:	ee07 3a90 	vmov	s15, r3
 800565e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005662:	ed97 6a03 	vldr	s12, [r7, #12]
 8005666:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80057c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800566a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800566e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800567a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800567e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005682:	e043      	b.n	800570c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	ee07 3a90 	vmov	s15, r3
 800568a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800568e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80057cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005696:	4b48      	ldr	r3, [pc, #288]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569e:	ee07 3a90 	vmov	s15, r3
 80056a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80056aa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80057c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80056ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056c6:	e021      	b.n	800570c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	ee07 3a90 	vmov	s15, r3
 80056ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80057c8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80056d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056da:	4b37      	ldr	r3, [pc, #220]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056e2:	ee07 3a90 	vmov	s15, r3
 80056e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80056ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80057c0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80056f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005706:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800570a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800570c:	4b2a      	ldr	r3, [pc, #168]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800570e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005710:	0a5b      	lsrs	r3, r3, #9
 8005712:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005716:	ee07 3a90 	vmov	s15, r3
 800571a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800571e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005722:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005726:	edd7 6a07 	vldr	s13, [r7, #28]
 800572a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800572e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005732:	ee17 2a90 	vmov	r2, s15
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800573a:	4b1f      	ldr	r3, [pc, #124]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800573c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573e:	0c1b      	lsrs	r3, r3, #16
 8005740:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005744:	ee07 3a90 	vmov	s15, r3
 8005748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800574c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005750:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005754:	edd7 6a07 	vldr	s13, [r7, #28]
 8005758:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800575c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005760:	ee17 2a90 	vmov	r2, s15
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005768:	4b13      	ldr	r3, [pc, #76]	@ (80057b8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800576a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800576c:	0e1b      	lsrs	r3, r3, #24
 800576e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005772:	ee07 3a90 	vmov	s15, r3
 8005776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800577a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800577e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005782:	edd7 6a07 	vldr	s13, [r7, #28]
 8005786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800578a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800578e:	ee17 2a90 	vmov	r2, s15
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005796:	e008      	b.n	80057aa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	609a      	str	r2, [r3, #8]
}
 80057aa:	bf00      	nop
 80057ac:	3724      	adds	r7, #36	@ 0x24
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	58024400 	.word	0x58024400
 80057bc:	03d09000 	.word	0x03d09000
 80057c0:	46000000 	.word	0x46000000
 80057c4:	4c742400 	.word	0x4c742400
 80057c8:	4a742400 	.word	0x4a742400
 80057cc:	4bbebc20 	.word	0x4bbebc20

080057d0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b089      	sub	sp, #36	@ 0x24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80057d8:	4ba1      	ldr	r3, [pc, #644]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057dc:	f003 0303 	and.w	r3, r3, #3
 80057e0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80057e2:	4b9f      	ldr	r3, [pc, #636]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057e6:	0d1b      	lsrs	r3, r3, #20
 80057e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057ec:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80057ee:	4b9c      	ldr	r3, [pc, #624]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f2:	0a1b      	lsrs	r3, r3, #8
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80057fa:	4b99      	ldr	r3, [pc, #612]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057fe:	08db      	lsrs	r3, r3, #3
 8005800:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	fb02 f303 	mul.w	r3, r2, r3
 800580a:	ee07 3a90 	vmov	s15, r3
 800580e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005812:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 8111 	beq.w	8005a40 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b02      	cmp	r3, #2
 8005822:	f000 8083 	beq.w	800592c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	2b02      	cmp	r3, #2
 800582a:	f200 80a1 	bhi.w	8005970 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d003      	beq.n	800583c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d056      	beq.n	80058e8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800583a:	e099      	b.n	8005970 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800583c:	4b88      	ldr	r3, [pc, #544]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0320 	and.w	r3, r3, #32
 8005844:	2b00      	cmp	r3, #0
 8005846:	d02d      	beq.n	80058a4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005848:	4b85      	ldr	r3, [pc, #532]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	08db      	lsrs	r3, r3, #3
 800584e:	f003 0303 	and.w	r3, r3, #3
 8005852:	4a84      	ldr	r2, [pc, #528]	@ (8005a64 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005854:	fa22 f303 	lsr.w	r3, r2, r3
 8005858:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	ee07 3a90 	vmov	s15, r3
 8005860:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	ee07 3a90 	vmov	s15, r3
 800586a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800586e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005872:	4b7b      	ldr	r3, [pc, #492]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800587a:	ee07 3a90 	vmov	s15, r3
 800587e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005882:	ed97 6a03 	vldr	s12, [r7, #12]
 8005886:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005a68 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800588a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800588e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800589a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800589e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80058a2:	e087      	b.n	80059b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	ee07 3a90 	vmov	s15, r3
 80058aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005a6c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80058b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058b6:	4b6a      	ldr	r3, [pc, #424]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058be:	ee07 3a90 	vmov	s15, r3
 80058c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80058ca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005a68 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80058ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80058e6:	e065      	b.n	80059b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	ee07 3a90 	vmov	s15, r3
 80058ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058f2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005a70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80058f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058fa:	4b59      	ldr	r3, [pc, #356]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005902:	ee07 3a90 	vmov	s15, r3
 8005906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800590a:	ed97 6a03 	vldr	s12, [r7, #12]
 800590e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005a68 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800591a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800591e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005926:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800592a:	e043      	b.n	80059b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	ee07 3a90 	vmov	s15, r3
 8005932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005936:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005a74 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800593a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800593e:	4b48      	ldr	r3, [pc, #288]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005946:	ee07 3a90 	vmov	s15, r3
 800594a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800594e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005952:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005a68 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800595a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800595e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800596a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800596e:	e021      	b.n	80059b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	ee07 3a90 	vmov	s15, r3
 8005976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800597a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005a70 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800597e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005982:	4b37      	ldr	r3, [pc, #220]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800598a:	ee07 3a90 	vmov	s15, r3
 800598e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005992:	ed97 6a03 	vldr	s12, [r7, #12]
 8005996:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005a68 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800599a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800599e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059b2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80059b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b8:	0a5b      	lsrs	r3, r3, #9
 80059ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059be:	ee07 3a90 	vmov	s15, r3
 80059c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80059d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059da:	ee17 2a90 	vmov	r2, s15
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80059e2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e6:	0c1b      	lsrs	r3, r3, #16
 80059e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059ec:	ee07 3a90 	vmov	s15, r3
 80059f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80059f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a08:	ee17 2a90 	vmov	r2, s15
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005a10:	4b13      	ldr	r3, [pc, #76]	@ (8005a60 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a14:	0e1b      	lsrs	r3, r3, #24
 8005a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a1a:	ee07 3a90 	vmov	s15, r3
 8005a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005a26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005a2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a36:	ee17 2a90 	vmov	r2, s15
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005a3e:	e008      	b.n	8005a52 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	609a      	str	r2, [r3, #8]
}
 8005a52:	bf00      	nop
 8005a54:	3724      	adds	r7, #36	@ 0x24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	58024400 	.word	0x58024400
 8005a64:	03d09000 	.word	0x03d09000
 8005a68:	46000000 	.word	0x46000000
 8005a6c:	4c742400 	.word	0x4c742400
 8005a70:	4a742400 	.word	0x4a742400
 8005a74:	4bbebc20 	.word	0x4bbebc20

08005a78 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a86:	4b53      	ldr	r3, [pc, #332]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	2b03      	cmp	r3, #3
 8005a90:	d101      	bne.n	8005a96 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e099      	b.n	8005bca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005a96:	4b4f      	ldr	r3, [pc, #316]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a4e      	ldr	r2, [pc, #312]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005a9c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005aa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aa2:	f7fb fbcd 	bl	8001240 <HAL_GetTick>
 8005aa6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005aa8:	e008      	b.n	8005abc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005aaa:	f7fb fbc9 	bl	8001240 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d901      	bls.n	8005abc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e086      	b.n	8005bca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005abc:	4b45      	ldr	r3, [pc, #276]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1f0      	bne.n	8005aaa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005ac8:	4b42      	ldr	r3, [pc, #264]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005acc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	031b      	lsls	r3, r3, #12
 8005ad6:	493f      	ldr	r1, [pc, #252]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	628b      	str	r3, [r1, #40]	@ 0x28
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	3b01      	subs	r3, #1
 8005aec:	025b      	lsls	r3, r3, #9
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	041b      	lsls	r3, r3, #16
 8005afa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	691b      	ldr	r3, [r3, #16]
 8005b04:	3b01      	subs	r3, #1
 8005b06:	061b      	lsls	r3, r3, #24
 8005b08:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b0c:	4931      	ldr	r1, [pc, #196]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005b12:	4b30      	ldr	r3, [pc, #192]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	492d      	ldr	r1, [pc, #180]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005b24:	4b2b      	ldr	r3, [pc, #172]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b28:	f023 0220 	bic.w	r2, r3, #32
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	4928      	ldr	r1, [pc, #160]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005b36:	4b27      	ldr	r3, [pc, #156]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3a:	4a26      	ldr	r2, [pc, #152]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b3c:	f023 0310 	bic.w	r3, r3, #16
 8005b40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005b42:	4b24      	ldr	r3, [pc, #144]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b46:	4b24      	ldr	r3, [pc, #144]	@ (8005bd8 <RCCEx_PLL2_Config+0x160>)
 8005b48:	4013      	ands	r3, r2
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	69d2      	ldr	r2, [r2, #28]
 8005b4e:	00d2      	lsls	r2, r2, #3
 8005b50:	4920      	ldr	r1, [pc, #128]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005b56:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b5c:	f043 0310 	orr.w	r3, r3, #16
 8005b60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d106      	bne.n	8005b76 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005b68:	4b1a      	ldr	r3, [pc, #104]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6c:	4a19      	ldr	r2, [pc, #100]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b72:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b74:	e00f      	b.n	8005b96 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d106      	bne.n	8005b8a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005b7c:	4b15      	ldr	r3, [pc, #84]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b80:	4a14      	ldr	r2, [pc, #80]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005b88:	e005      	b.n	8005b96 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005b8a:	4b12      	ldr	r3, [pc, #72]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8e:	4a11      	ldr	r2, [pc, #68]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005b94:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005b96:	4b0f      	ldr	r3, [pc, #60]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005b9c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ba0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ba2:	f7fb fb4d 	bl	8001240 <HAL_GetTick>
 8005ba6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005ba8:	e008      	b.n	8005bbc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005baa:	f7fb fb49 	bl	8001240 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d901      	bls.n	8005bbc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e006      	b.n	8005bca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005bbc:	4b05      	ldr	r3, [pc, #20]	@ (8005bd4 <RCCEx_PLL2_Config+0x15c>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d0f0      	beq.n	8005baa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	58024400 	.word	0x58024400
 8005bd8:	ffff0007 	.word	0xffff0007

08005bdc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005be6:	2300      	movs	r3, #0
 8005be8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bea:	4b53      	ldr	r3, [pc, #332]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bee:	f003 0303 	and.w	r3, r3, #3
 8005bf2:	2b03      	cmp	r3, #3
 8005bf4:	d101      	bne.n	8005bfa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e099      	b.n	8005d2e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005bfa:	4b4f      	ldr	r3, [pc, #316]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a4e      	ldr	r2, [pc, #312]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c06:	f7fb fb1b 	bl	8001240 <HAL_GetTick>
 8005c0a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005c0c:	e008      	b.n	8005c20 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005c0e:	f7fb fb17 	bl	8001240 <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d901      	bls.n	8005c20 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e086      	b.n	8005d2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005c20:	4b45      	ldr	r3, [pc, #276]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1f0      	bne.n	8005c0e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005c2c:	4b42      	ldr	r3, [pc, #264]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c30:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	051b      	lsls	r3, r3, #20
 8005c3a:	493f      	ldr	r1, [pc, #252]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	3b01      	subs	r3, #1
 8005c46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	025b      	lsls	r3, r3, #9
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	431a      	orrs	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	3b01      	subs	r3, #1
 8005c5c:	041b      	lsls	r3, r3, #16
 8005c5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c62:	431a      	orrs	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	061b      	lsls	r3, r3, #24
 8005c6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c70:	4931      	ldr	r1, [pc, #196]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005c76:	4b30      	ldr	r3, [pc, #192]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	492d      	ldr	r1, [pc, #180]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c84:	4313      	orrs	r3, r2
 8005c86:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005c88:	4b2b      	ldr	r3, [pc, #172]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	4928      	ldr	r1, [pc, #160]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005c9a:	4b27      	ldr	r3, [pc, #156]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9e:	4a26      	ldr	r2, [pc, #152]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005ca0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005ca6:	4b24      	ldr	r3, [pc, #144]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005ca8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005caa:	4b24      	ldr	r3, [pc, #144]	@ (8005d3c <RCCEx_PLL3_Config+0x160>)
 8005cac:	4013      	ands	r3, r2
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	69d2      	ldr	r2, [r2, #28]
 8005cb2:	00d2      	lsls	r2, r2, #3
 8005cb4:	4920      	ldr	r1, [pc, #128]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005cba:	4b1f      	ldr	r3, [pc, #124]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d106      	bne.n	8005cda <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd0:	4a19      	ldr	r2, [pc, #100]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cd2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005cd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005cd8:	e00f      	b.n	8005cfa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d106      	bne.n	8005cee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005ce0:	4b15      	ldr	r3, [pc, #84]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce4:	4a14      	ldr	r2, [pc, #80]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005ce6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005cea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005cec:	e005      	b.n	8005cfa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005cee:	4b12      	ldr	r3, [pc, #72]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	4a11      	ldr	r2, [pc, #68]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cf4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a0e      	ldr	r2, [pc, #56]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005d00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d06:	f7fb fa9b 	bl	8001240 <HAL_GetTick>
 8005d0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005d0c:	e008      	b.n	8005d20 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005d0e:	f7fb fa97 	bl	8001240 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d901      	bls.n	8005d20 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e006      	b.n	8005d2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005d20:	4b05      	ldr	r3, [pc, #20]	@ (8005d38 <RCCEx_PLL3_Config+0x15c>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0f0      	beq.n	8005d0e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	58024400 	.word	0x58024400
 8005d3c:	ffff0007 	.word	0xffff0007

08005d40 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d101      	bne.n	8005d54 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e08f      	b.n	8005e74 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d106      	bne.n	8005d6e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f7fa ff45 	bl	8000bf8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2202      	movs	r2, #2
 8005d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6899      	ldr	r1, [r3, #8]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	4b3e      	ldr	r3, [pc, #248]	@ (8005e7c <HAL_TIM_Encoder_Init+0x13c>)
 8005d82:	400b      	ands	r3, r1
 8005d84:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	3304      	adds	r3, #4
 8005d8e:	4619      	mov	r1, r3
 8005d90:	4610      	mov	r0, r2
 8005d92:	f000 f909 	bl	8005fa8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	6a1b      	ldr	r3, [r3, #32]
 8005dac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	4b31      	ldr	r3, [pc, #196]	@ (8005e80 <HAL_TIM_Encoder_Init+0x140>)
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	021b      	lsls	r3, r3, #8
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	4b2b      	ldr	r3, [pc, #172]	@ (8005e84 <HAL_TIM_Encoder_Init+0x144>)
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8005e88 <HAL_TIM_Encoder_Init+0x148>)
 8005dde:	4013      	ands	r3, r2
 8005de0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	68da      	ldr	r2, [r3, #12]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	69db      	ldr	r3, [r3, #28]
 8005dea:	021b      	lsls	r3, r3, #8
 8005dec:	4313      	orrs	r3, r2
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	011a      	lsls	r2, r3, #4
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	6a1b      	ldr	r3, [r3, #32]
 8005dfe:	031b      	lsls	r3, r3, #12
 8005e00:	4313      	orrs	r3, r2
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005e0e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005e16:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	4313      	orrs	r3, r2
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3718      	adds	r7, #24
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	fffebff8 	.word	0xfffebff8
 8005e80:	fffffcfc 	.word	0xfffffcfc
 8005e84:	fffff3f3 	.word	0xfffff3f3
 8005e88:	ffff0f0f 	.word	0xffff0f0f

08005e8c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ea4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005eac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005eb4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d110      	bne.n	8005ede <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ebc:	7bfb      	ldrb	r3, [r7, #15]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d102      	bne.n	8005ec8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ec2:	7b7b      	ldrb	r3, [r7, #13]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d001      	beq.n	8005ecc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e069      	b.n	8005fa0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005edc:	e031      	b.n	8005f42 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b04      	cmp	r3, #4
 8005ee2:	d110      	bne.n	8005f06 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ee4:	7bbb      	ldrb	r3, [r7, #14]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d102      	bne.n	8005ef0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005eea:	7b3b      	ldrb	r3, [r7, #12]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d001      	beq.n	8005ef4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e055      	b.n	8005fa0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f04:	e01d      	b.n	8005f42 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f06:	7bfb      	ldrb	r3, [r7, #15]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d108      	bne.n	8005f1e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f0c:	7bbb      	ldrb	r3, [r7, #14]
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d105      	bne.n	8005f1e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f12:	7b7b      	ldrb	r3, [r7, #13]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d102      	bne.n	8005f1e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f18:	7b3b      	ldrb	r3, [r7, #12]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d001      	beq.n	8005f22 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e03e      	b.n	8005fa0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2202      	movs	r2, #2
 8005f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2202      	movs	r2, #2
 8005f36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d003      	beq.n	8005f50 <HAL_TIM_Encoder_Start+0xc4>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	2b04      	cmp	r3, #4
 8005f4c:	d008      	beq.n	8005f60 <HAL_TIM_Encoder_Start+0xd4>
 8005f4e:	e00f      	b.n	8005f70 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2201      	movs	r2, #1
 8005f56:	2100      	movs	r1, #0
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 f8d1 	bl	8006100 <TIM_CCxChannelCmd>
      break;
 8005f5e:	e016      	b.n	8005f8e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2201      	movs	r2, #1
 8005f66:	2104      	movs	r1, #4
 8005f68:	4618      	mov	r0, r3
 8005f6a:	f000 f8c9 	bl	8006100 <TIM_CCxChannelCmd>
      break;
 8005f6e:	e00e      	b.n	8005f8e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2201      	movs	r2, #1
 8005f76:	2100      	movs	r1, #0
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f000 f8c1 	bl	8006100 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2201      	movs	r2, #1
 8005f84:	2104      	movs	r1, #4
 8005f86:	4618      	mov	r0, r3
 8005f88:	f000 f8ba 	bl	8006100 <TIM_CCxChannelCmd>
      break;
 8005f8c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f042 0201 	orr.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b085      	sub	sp, #20
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a47      	ldr	r2, [pc, #284]	@ (80060d8 <TIM_Base_SetConfig+0x130>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d013      	beq.n	8005fe8 <TIM_Base_SetConfig+0x40>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fc6:	d00f      	beq.n	8005fe8 <TIM_Base_SetConfig+0x40>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a44      	ldr	r2, [pc, #272]	@ (80060dc <TIM_Base_SetConfig+0x134>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d00b      	beq.n	8005fe8 <TIM_Base_SetConfig+0x40>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a43      	ldr	r2, [pc, #268]	@ (80060e0 <TIM_Base_SetConfig+0x138>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d007      	beq.n	8005fe8 <TIM_Base_SetConfig+0x40>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a42      	ldr	r2, [pc, #264]	@ (80060e4 <TIM_Base_SetConfig+0x13c>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d003      	beq.n	8005fe8 <TIM_Base_SetConfig+0x40>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a41      	ldr	r2, [pc, #260]	@ (80060e8 <TIM_Base_SetConfig+0x140>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d108      	bne.n	8005ffa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a36      	ldr	r2, [pc, #216]	@ (80060d8 <TIM_Base_SetConfig+0x130>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d027      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006008:	d023      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a33      	ldr	r2, [pc, #204]	@ (80060dc <TIM_Base_SetConfig+0x134>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d01f      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a32      	ldr	r2, [pc, #200]	@ (80060e0 <TIM_Base_SetConfig+0x138>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d01b      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	4a31      	ldr	r2, [pc, #196]	@ (80060e4 <TIM_Base_SetConfig+0x13c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d017      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a30      	ldr	r2, [pc, #192]	@ (80060e8 <TIM_Base_SetConfig+0x140>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d013      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a2f      	ldr	r2, [pc, #188]	@ (80060ec <TIM_Base_SetConfig+0x144>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d00f      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a2e      	ldr	r2, [pc, #184]	@ (80060f0 <TIM_Base_SetConfig+0x148>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00b      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a2d      	ldr	r2, [pc, #180]	@ (80060f4 <TIM_Base_SetConfig+0x14c>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d007      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a2c      	ldr	r2, [pc, #176]	@ (80060f8 <TIM_Base_SetConfig+0x150>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d003      	beq.n	8006052 <TIM_Base_SetConfig+0xaa>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a2b      	ldr	r2, [pc, #172]	@ (80060fc <TIM_Base_SetConfig+0x154>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d108      	bne.n	8006064 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006058:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	4313      	orrs	r3, r2
 8006062:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	695b      	ldr	r3, [r3, #20]
 800606e:	4313      	orrs	r3, r2
 8006070:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	689a      	ldr	r2, [r3, #8]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a14      	ldr	r2, [pc, #80]	@ (80060d8 <TIM_Base_SetConfig+0x130>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d00f      	beq.n	80060aa <TIM_Base_SetConfig+0x102>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a16      	ldr	r2, [pc, #88]	@ (80060e8 <TIM_Base_SetConfig+0x140>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d00b      	beq.n	80060aa <TIM_Base_SetConfig+0x102>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a15      	ldr	r2, [pc, #84]	@ (80060ec <TIM_Base_SetConfig+0x144>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d007      	beq.n	80060aa <TIM_Base_SetConfig+0x102>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a14      	ldr	r2, [pc, #80]	@ (80060f0 <TIM_Base_SetConfig+0x148>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d003      	beq.n	80060aa <TIM_Base_SetConfig+0x102>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a13      	ldr	r2, [pc, #76]	@ (80060f4 <TIM_Base_SetConfig+0x14c>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d103      	bne.n	80060b2 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	691a      	ldr	r2, [r3, #16]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f043 0204 	orr.w	r2, r3, #4
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	601a      	str	r2, [r3, #0]
}
 80060ca:	bf00      	nop
 80060cc:	3714      	adds	r7, #20
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	40010000 	.word	0x40010000
 80060dc:	40000400 	.word	0x40000400
 80060e0:	40000800 	.word	0x40000800
 80060e4:	40000c00 	.word	0x40000c00
 80060e8:	40010400 	.word	0x40010400
 80060ec:	40014000 	.word	0x40014000
 80060f0:	40014400 	.word	0x40014400
 80060f4:	40014800 	.word	0x40014800
 80060f8:	4000e000 	.word	0x4000e000
 80060fc:	4000e400 	.word	0x4000e400

08006100 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006100:	b480      	push	{r7}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	f003 031f 	and.w	r3, r3, #31
 8006112:	2201      	movs	r2, #1
 8006114:	fa02 f303 	lsl.w	r3, r2, r3
 8006118:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	6a1a      	ldr	r2, [r3, #32]
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	43db      	mvns	r3, r3
 8006122:	401a      	ands	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6a1a      	ldr	r2, [r3, #32]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f003 031f 	and.w	r3, r3, #31
 8006132:	6879      	ldr	r1, [r7, #4]
 8006134:	fa01 f303 	lsl.w	r3, r1, r3
 8006138:	431a      	orrs	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	621a      	str	r2, [r3, #32]
}
 800613e:	bf00      	nop
 8006140:	371c      	adds	r7, #28
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
	...

0800614c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800615c:	2b01      	cmp	r3, #1
 800615e:	d101      	bne.n	8006164 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006160:	2302      	movs	r3, #2
 8006162:	e077      	b.n	8006254 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2202      	movs	r2, #2
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a35      	ldr	r2, [pc, #212]	@ (8006260 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d004      	beq.n	8006198 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a34      	ldr	r2, [pc, #208]	@ (8006264 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d108      	bne.n	80061aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800619e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a25      	ldr	r2, [pc, #148]	@ (8006260 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d02c      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061d6:	d027      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a22      	ldr	r2, [pc, #136]	@ (8006268 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d022      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a21      	ldr	r2, [pc, #132]	@ (800626c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d01d      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006270 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d018      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a1a      	ldr	r2, [pc, #104]	@ (8006264 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d013      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a1b      	ldr	r2, [pc, #108]	@ (8006274 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d00e      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a1a      	ldr	r2, [pc, #104]	@ (8006278 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d009      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a18      	ldr	r2, [pc, #96]	@ (800627c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d004      	beq.n	8006228 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a17      	ldr	r2, [pc, #92]	@ (8006280 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d10c      	bne.n	8006242 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800622e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	68ba      	ldr	r2, [r7, #8]
 8006236:	4313      	orrs	r3, r2
 8006238:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2201      	movs	r2, #1
 8006246:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3714      	adds	r7, #20
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr
 8006260:	40010000 	.word	0x40010000
 8006264:	40010400 	.word	0x40010400
 8006268:	40000400 	.word	0x40000400
 800626c:	40000800 	.word	0x40000800
 8006270:	40000c00 	.word	0x40000c00
 8006274:	40001800 	.word	0x40001800
 8006278:	40014000 	.word	0x40014000
 800627c:	4000e000 	.word	0x4000e000
 8006280:	4000e400 	.word	0x4000e400

08006284 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e042      	b.n	800631c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800629c:	2b00      	cmp	r3, #0
 800629e:	d106      	bne.n	80062ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7fa fd21 	bl	8000cf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2224      	movs	r2, #36	@ 0x24
 80062b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f022 0201 	bic.w	r2, r2, #1
 80062c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d002      	beq.n	80062d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 ff22 	bl	8007118 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f000 f8b3 	bl	8006440 <UART_SetConfig>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d101      	bne.n	80062e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e01b      	b.n	800631c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	685a      	ldr	r2, [r3, #4]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	689a      	ldr	r2, [r3, #8]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006302:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f042 0201 	orr.w	r2, r2, #1
 8006312:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 ffa1 	bl	800725c <UART_CheckIdleState>
 800631a:	4603      	mov	r3, r0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3708      	adds	r7, #8
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b08a      	sub	sp, #40	@ 0x28
 8006328:	af02      	add	r7, sp, #8
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	603b      	str	r3, [r7, #0]
 8006330:	4613      	mov	r3, r2
 8006332:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800633a:	2b20      	cmp	r3, #32
 800633c:	d17b      	bne.n	8006436 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d002      	beq.n	800634a <HAL_UART_Transmit+0x26>
 8006344:	88fb      	ldrh	r3, [r7, #6]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d101      	bne.n	800634e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e074      	b.n	8006438 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2200      	movs	r2, #0
 8006352:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2221      	movs	r2, #33	@ 0x21
 800635a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800635e:	f7fa ff6f 	bl	8001240 <HAL_GetTick>
 8006362:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	88fa      	ldrh	r2, [r7, #6]
 8006368:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	88fa      	ldrh	r2, [r7, #6]
 8006370:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800637c:	d108      	bne.n	8006390 <HAL_UART_Transmit+0x6c>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d104      	bne.n	8006390 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006386:	2300      	movs	r3, #0
 8006388:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	61bb      	str	r3, [r7, #24]
 800638e:	e003      	b.n	8006398 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006394:	2300      	movs	r3, #0
 8006396:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006398:	e030      	b.n	80063fc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	2200      	movs	r2, #0
 80063a2:	2180      	movs	r1, #128	@ 0x80
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f001 f803 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d005      	beq.n	80063bc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2220      	movs	r2, #32
 80063b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80063b8:	2303      	movs	r3, #3
 80063ba:	e03d      	b.n	8006438 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10b      	bne.n	80063da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	881b      	ldrh	r3, [r3, #0]
 80063c6:	461a      	mov	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	3302      	adds	r3, #2
 80063d6:	61bb      	str	r3, [r7, #24]
 80063d8:	e007      	b.n	80063ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	781a      	ldrb	r2, [r3, #0]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	3301      	adds	r3, #1
 80063e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	3b01      	subs	r3, #1
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006402:	b29b      	uxth	r3, r3
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1c8      	bne.n	800639a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	9300      	str	r3, [sp, #0]
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	2200      	movs	r2, #0
 8006410:	2140      	movs	r1, #64	@ 0x40
 8006412:	68f8      	ldr	r0, [r7, #12]
 8006414:	f000 ffcc 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d005      	beq.n	800642a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2220      	movs	r2, #32
 8006422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e006      	b.n	8006438 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2220      	movs	r2, #32
 800642e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006432:	2300      	movs	r3, #0
 8006434:	e000      	b.n	8006438 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006436:	2302      	movs	r3, #2
  }
}
 8006438:	4618      	mov	r0, r3
 800643a:	3720      	adds	r7, #32
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006444:	b092      	sub	sp, #72	@ 0x48
 8006446:	af00      	add	r7, sp, #0
 8006448:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800644a:	2300      	movs	r3, #0
 800644c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	689a      	ldr	r2, [r3, #8]
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	431a      	orrs	r2, r3
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	431a      	orrs	r2, r3
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	69db      	ldr	r3, [r3, #28]
 8006464:	4313      	orrs	r3, r2
 8006466:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	4bbe      	ldr	r3, [pc, #760]	@ (8006768 <UART_SetConfig+0x328>)
 8006470:	4013      	ands	r3, r2
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	6812      	ldr	r2, [r2, #0]
 8006476:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006478:	430b      	orrs	r3, r1
 800647a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	430a      	orrs	r2, r1
 8006490:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4ab3      	ldr	r2, [pc, #716]	@ (800676c <UART_SetConfig+0x32c>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d004      	beq.n	80064ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064a8:	4313      	orrs	r3, r2
 80064aa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	689a      	ldr	r2, [r3, #8]
 80064b2:	4baf      	ldr	r3, [pc, #700]	@ (8006770 <UART_SetConfig+0x330>)
 80064b4:	4013      	ands	r3, r2
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	6812      	ldr	r2, [r2, #0]
 80064ba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80064bc:	430b      	orrs	r3, r1
 80064be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c6:	f023 010f 	bic.w	r1, r3, #15
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4aa6      	ldr	r2, [pc, #664]	@ (8006774 <UART_SetConfig+0x334>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d177      	bne.n	80065d0 <UART_SetConfig+0x190>
 80064e0:	4ba5      	ldr	r3, [pc, #660]	@ (8006778 <UART_SetConfig+0x338>)
 80064e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064e8:	2b28      	cmp	r3, #40	@ 0x28
 80064ea:	d86d      	bhi.n	80065c8 <UART_SetConfig+0x188>
 80064ec:	a201      	add	r2, pc, #4	@ (adr r2, 80064f4 <UART_SetConfig+0xb4>)
 80064ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f2:	bf00      	nop
 80064f4:	08006599 	.word	0x08006599
 80064f8:	080065c9 	.word	0x080065c9
 80064fc:	080065c9 	.word	0x080065c9
 8006500:	080065c9 	.word	0x080065c9
 8006504:	080065c9 	.word	0x080065c9
 8006508:	080065c9 	.word	0x080065c9
 800650c:	080065c9 	.word	0x080065c9
 8006510:	080065c9 	.word	0x080065c9
 8006514:	080065a1 	.word	0x080065a1
 8006518:	080065c9 	.word	0x080065c9
 800651c:	080065c9 	.word	0x080065c9
 8006520:	080065c9 	.word	0x080065c9
 8006524:	080065c9 	.word	0x080065c9
 8006528:	080065c9 	.word	0x080065c9
 800652c:	080065c9 	.word	0x080065c9
 8006530:	080065c9 	.word	0x080065c9
 8006534:	080065a9 	.word	0x080065a9
 8006538:	080065c9 	.word	0x080065c9
 800653c:	080065c9 	.word	0x080065c9
 8006540:	080065c9 	.word	0x080065c9
 8006544:	080065c9 	.word	0x080065c9
 8006548:	080065c9 	.word	0x080065c9
 800654c:	080065c9 	.word	0x080065c9
 8006550:	080065c9 	.word	0x080065c9
 8006554:	080065b1 	.word	0x080065b1
 8006558:	080065c9 	.word	0x080065c9
 800655c:	080065c9 	.word	0x080065c9
 8006560:	080065c9 	.word	0x080065c9
 8006564:	080065c9 	.word	0x080065c9
 8006568:	080065c9 	.word	0x080065c9
 800656c:	080065c9 	.word	0x080065c9
 8006570:	080065c9 	.word	0x080065c9
 8006574:	080065b9 	.word	0x080065b9
 8006578:	080065c9 	.word	0x080065c9
 800657c:	080065c9 	.word	0x080065c9
 8006580:	080065c9 	.word	0x080065c9
 8006584:	080065c9 	.word	0x080065c9
 8006588:	080065c9 	.word	0x080065c9
 800658c:	080065c9 	.word	0x080065c9
 8006590:	080065c9 	.word	0x080065c9
 8006594:	080065c1 	.word	0x080065c1
 8006598:	2301      	movs	r3, #1
 800659a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800659e:	e326      	b.n	8006bee <UART_SetConfig+0x7ae>
 80065a0:	2304      	movs	r3, #4
 80065a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065a6:	e322      	b.n	8006bee <UART_SetConfig+0x7ae>
 80065a8:	2308      	movs	r3, #8
 80065aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ae:	e31e      	b.n	8006bee <UART_SetConfig+0x7ae>
 80065b0:	2310      	movs	r3, #16
 80065b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065b6:	e31a      	b.n	8006bee <UART_SetConfig+0x7ae>
 80065b8:	2320      	movs	r3, #32
 80065ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065be:	e316      	b.n	8006bee <UART_SetConfig+0x7ae>
 80065c0:	2340      	movs	r3, #64	@ 0x40
 80065c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065c6:	e312      	b.n	8006bee <UART_SetConfig+0x7ae>
 80065c8:	2380      	movs	r3, #128	@ 0x80
 80065ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ce:	e30e      	b.n	8006bee <UART_SetConfig+0x7ae>
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a69      	ldr	r2, [pc, #420]	@ (800677c <UART_SetConfig+0x33c>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d130      	bne.n	800663c <UART_SetConfig+0x1fc>
 80065da:	4b67      	ldr	r3, [pc, #412]	@ (8006778 <UART_SetConfig+0x338>)
 80065dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065de:	f003 0307 	and.w	r3, r3, #7
 80065e2:	2b05      	cmp	r3, #5
 80065e4:	d826      	bhi.n	8006634 <UART_SetConfig+0x1f4>
 80065e6:	a201      	add	r2, pc, #4	@ (adr r2, 80065ec <UART_SetConfig+0x1ac>)
 80065e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ec:	08006605 	.word	0x08006605
 80065f0:	0800660d 	.word	0x0800660d
 80065f4:	08006615 	.word	0x08006615
 80065f8:	0800661d 	.word	0x0800661d
 80065fc:	08006625 	.word	0x08006625
 8006600:	0800662d 	.word	0x0800662d
 8006604:	2300      	movs	r3, #0
 8006606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800660a:	e2f0      	b.n	8006bee <UART_SetConfig+0x7ae>
 800660c:	2304      	movs	r3, #4
 800660e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006612:	e2ec      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006614:	2308      	movs	r3, #8
 8006616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800661a:	e2e8      	b.n	8006bee <UART_SetConfig+0x7ae>
 800661c:	2310      	movs	r3, #16
 800661e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006622:	e2e4      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006624:	2320      	movs	r3, #32
 8006626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800662a:	e2e0      	b.n	8006bee <UART_SetConfig+0x7ae>
 800662c:	2340      	movs	r3, #64	@ 0x40
 800662e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006632:	e2dc      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006634:	2380      	movs	r3, #128	@ 0x80
 8006636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800663a:	e2d8      	b.n	8006bee <UART_SetConfig+0x7ae>
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a4f      	ldr	r2, [pc, #316]	@ (8006780 <UART_SetConfig+0x340>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d130      	bne.n	80066a8 <UART_SetConfig+0x268>
 8006646:	4b4c      	ldr	r3, [pc, #304]	@ (8006778 <UART_SetConfig+0x338>)
 8006648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664a:	f003 0307 	and.w	r3, r3, #7
 800664e:	2b05      	cmp	r3, #5
 8006650:	d826      	bhi.n	80066a0 <UART_SetConfig+0x260>
 8006652:	a201      	add	r2, pc, #4	@ (adr r2, 8006658 <UART_SetConfig+0x218>)
 8006654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006658:	08006671 	.word	0x08006671
 800665c:	08006679 	.word	0x08006679
 8006660:	08006681 	.word	0x08006681
 8006664:	08006689 	.word	0x08006689
 8006668:	08006691 	.word	0x08006691
 800666c:	08006699 	.word	0x08006699
 8006670:	2300      	movs	r3, #0
 8006672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006676:	e2ba      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006678:	2304      	movs	r3, #4
 800667a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800667e:	e2b6      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006680:	2308      	movs	r3, #8
 8006682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006686:	e2b2      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006688:	2310      	movs	r3, #16
 800668a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800668e:	e2ae      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006690:	2320      	movs	r3, #32
 8006692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006696:	e2aa      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006698:	2340      	movs	r3, #64	@ 0x40
 800669a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800669e:	e2a6      	b.n	8006bee <UART_SetConfig+0x7ae>
 80066a0:	2380      	movs	r3, #128	@ 0x80
 80066a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066a6:	e2a2      	b.n	8006bee <UART_SetConfig+0x7ae>
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a35      	ldr	r2, [pc, #212]	@ (8006784 <UART_SetConfig+0x344>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d130      	bne.n	8006714 <UART_SetConfig+0x2d4>
 80066b2:	4b31      	ldr	r3, [pc, #196]	@ (8006778 <UART_SetConfig+0x338>)
 80066b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b6:	f003 0307 	and.w	r3, r3, #7
 80066ba:	2b05      	cmp	r3, #5
 80066bc:	d826      	bhi.n	800670c <UART_SetConfig+0x2cc>
 80066be:	a201      	add	r2, pc, #4	@ (adr r2, 80066c4 <UART_SetConfig+0x284>)
 80066c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066c4:	080066dd 	.word	0x080066dd
 80066c8:	080066e5 	.word	0x080066e5
 80066cc:	080066ed 	.word	0x080066ed
 80066d0:	080066f5 	.word	0x080066f5
 80066d4:	080066fd 	.word	0x080066fd
 80066d8:	08006705 	.word	0x08006705
 80066dc:	2300      	movs	r3, #0
 80066de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066e2:	e284      	b.n	8006bee <UART_SetConfig+0x7ae>
 80066e4:	2304      	movs	r3, #4
 80066e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ea:	e280      	b.n	8006bee <UART_SetConfig+0x7ae>
 80066ec:	2308      	movs	r3, #8
 80066ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066f2:	e27c      	b.n	8006bee <UART_SetConfig+0x7ae>
 80066f4:	2310      	movs	r3, #16
 80066f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066fa:	e278      	b.n	8006bee <UART_SetConfig+0x7ae>
 80066fc:	2320      	movs	r3, #32
 80066fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006702:	e274      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006704:	2340      	movs	r3, #64	@ 0x40
 8006706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800670a:	e270      	b.n	8006bee <UART_SetConfig+0x7ae>
 800670c:	2380      	movs	r3, #128	@ 0x80
 800670e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006712:	e26c      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a1b      	ldr	r2, [pc, #108]	@ (8006788 <UART_SetConfig+0x348>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d142      	bne.n	80067a4 <UART_SetConfig+0x364>
 800671e:	4b16      	ldr	r3, [pc, #88]	@ (8006778 <UART_SetConfig+0x338>)
 8006720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006722:	f003 0307 	and.w	r3, r3, #7
 8006726:	2b05      	cmp	r3, #5
 8006728:	d838      	bhi.n	800679c <UART_SetConfig+0x35c>
 800672a:	a201      	add	r2, pc, #4	@ (adr r2, 8006730 <UART_SetConfig+0x2f0>)
 800672c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006730:	08006749 	.word	0x08006749
 8006734:	08006751 	.word	0x08006751
 8006738:	08006759 	.word	0x08006759
 800673c:	08006761 	.word	0x08006761
 8006740:	0800678d 	.word	0x0800678d
 8006744:	08006795 	.word	0x08006795
 8006748:	2300      	movs	r3, #0
 800674a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800674e:	e24e      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006750:	2304      	movs	r3, #4
 8006752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006756:	e24a      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006758:	2308      	movs	r3, #8
 800675a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800675e:	e246      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006760:	2310      	movs	r3, #16
 8006762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006766:	e242      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006768:	cfff69f3 	.word	0xcfff69f3
 800676c:	58000c00 	.word	0x58000c00
 8006770:	11fff4ff 	.word	0x11fff4ff
 8006774:	40011000 	.word	0x40011000
 8006778:	58024400 	.word	0x58024400
 800677c:	40004400 	.word	0x40004400
 8006780:	40004800 	.word	0x40004800
 8006784:	40004c00 	.word	0x40004c00
 8006788:	40005000 	.word	0x40005000
 800678c:	2320      	movs	r3, #32
 800678e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006792:	e22c      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006794:	2340      	movs	r3, #64	@ 0x40
 8006796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800679a:	e228      	b.n	8006bee <UART_SetConfig+0x7ae>
 800679c:	2380      	movs	r3, #128	@ 0x80
 800679e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067a2:	e224      	b.n	8006bee <UART_SetConfig+0x7ae>
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4ab1      	ldr	r2, [pc, #708]	@ (8006a70 <UART_SetConfig+0x630>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d176      	bne.n	800689c <UART_SetConfig+0x45c>
 80067ae:	4bb1      	ldr	r3, [pc, #708]	@ (8006a74 <UART_SetConfig+0x634>)
 80067b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80067b6:	2b28      	cmp	r3, #40	@ 0x28
 80067b8:	d86c      	bhi.n	8006894 <UART_SetConfig+0x454>
 80067ba:	a201      	add	r2, pc, #4	@ (adr r2, 80067c0 <UART_SetConfig+0x380>)
 80067bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c0:	08006865 	.word	0x08006865
 80067c4:	08006895 	.word	0x08006895
 80067c8:	08006895 	.word	0x08006895
 80067cc:	08006895 	.word	0x08006895
 80067d0:	08006895 	.word	0x08006895
 80067d4:	08006895 	.word	0x08006895
 80067d8:	08006895 	.word	0x08006895
 80067dc:	08006895 	.word	0x08006895
 80067e0:	0800686d 	.word	0x0800686d
 80067e4:	08006895 	.word	0x08006895
 80067e8:	08006895 	.word	0x08006895
 80067ec:	08006895 	.word	0x08006895
 80067f0:	08006895 	.word	0x08006895
 80067f4:	08006895 	.word	0x08006895
 80067f8:	08006895 	.word	0x08006895
 80067fc:	08006895 	.word	0x08006895
 8006800:	08006875 	.word	0x08006875
 8006804:	08006895 	.word	0x08006895
 8006808:	08006895 	.word	0x08006895
 800680c:	08006895 	.word	0x08006895
 8006810:	08006895 	.word	0x08006895
 8006814:	08006895 	.word	0x08006895
 8006818:	08006895 	.word	0x08006895
 800681c:	08006895 	.word	0x08006895
 8006820:	0800687d 	.word	0x0800687d
 8006824:	08006895 	.word	0x08006895
 8006828:	08006895 	.word	0x08006895
 800682c:	08006895 	.word	0x08006895
 8006830:	08006895 	.word	0x08006895
 8006834:	08006895 	.word	0x08006895
 8006838:	08006895 	.word	0x08006895
 800683c:	08006895 	.word	0x08006895
 8006840:	08006885 	.word	0x08006885
 8006844:	08006895 	.word	0x08006895
 8006848:	08006895 	.word	0x08006895
 800684c:	08006895 	.word	0x08006895
 8006850:	08006895 	.word	0x08006895
 8006854:	08006895 	.word	0x08006895
 8006858:	08006895 	.word	0x08006895
 800685c:	08006895 	.word	0x08006895
 8006860:	0800688d 	.word	0x0800688d
 8006864:	2301      	movs	r3, #1
 8006866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800686a:	e1c0      	b.n	8006bee <UART_SetConfig+0x7ae>
 800686c:	2304      	movs	r3, #4
 800686e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006872:	e1bc      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006874:	2308      	movs	r3, #8
 8006876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800687a:	e1b8      	b.n	8006bee <UART_SetConfig+0x7ae>
 800687c:	2310      	movs	r3, #16
 800687e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006882:	e1b4      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006884:	2320      	movs	r3, #32
 8006886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800688a:	e1b0      	b.n	8006bee <UART_SetConfig+0x7ae>
 800688c:	2340      	movs	r3, #64	@ 0x40
 800688e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006892:	e1ac      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006894:	2380      	movs	r3, #128	@ 0x80
 8006896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800689a:	e1a8      	b.n	8006bee <UART_SetConfig+0x7ae>
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a75      	ldr	r2, [pc, #468]	@ (8006a78 <UART_SetConfig+0x638>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d130      	bne.n	8006908 <UART_SetConfig+0x4c8>
 80068a6:	4b73      	ldr	r3, [pc, #460]	@ (8006a74 <UART_SetConfig+0x634>)
 80068a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068aa:	f003 0307 	and.w	r3, r3, #7
 80068ae:	2b05      	cmp	r3, #5
 80068b0:	d826      	bhi.n	8006900 <UART_SetConfig+0x4c0>
 80068b2:	a201      	add	r2, pc, #4	@ (adr r2, 80068b8 <UART_SetConfig+0x478>)
 80068b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b8:	080068d1 	.word	0x080068d1
 80068bc:	080068d9 	.word	0x080068d9
 80068c0:	080068e1 	.word	0x080068e1
 80068c4:	080068e9 	.word	0x080068e9
 80068c8:	080068f1 	.word	0x080068f1
 80068cc:	080068f9 	.word	0x080068f9
 80068d0:	2300      	movs	r3, #0
 80068d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068d6:	e18a      	b.n	8006bee <UART_SetConfig+0x7ae>
 80068d8:	2304      	movs	r3, #4
 80068da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068de:	e186      	b.n	8006bee <UART_SetConfig+0x7ae>
 80068e0:	2308      	movs	r3, #8
 80068e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068e6:	e182      	b.n	8006bee <UART_SetConfig+0x7ae>
 80068e8:	2310      	movs	r3, #16
 80068ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ee:	e17e      	b.n	8006bee <UART_SetConfig+0x7ae>
 80068f0:	2320      	movs	r3, #32
 80068f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068f6:	e17a      	b.n	8006bee <UART_SetConfig+0x7ae>
 80068f8:	2340      	movs	r3, #64	@ 0x40
 80068fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068fe:	e176      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006900:	2380      	movs	r3, #128	@ 0x80
 8006902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006906:	e172      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a5b      	ldr	r2, [pc, #364]	@ (8006a7c <UART_SetConfig+0x63c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d130      	bne.n	8006974 <UART_SetConfig+0x534>
 8006912:	4b58      	ldr	r3, [pc, #352]	@ (8006a74 <UART_SetConfig+0x634>)
 8006914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006916:	f003 0307 	and.w	r3, r3, #7
 800691a:	2b05      	cmp	r3, #5
 800691c:	d826      	bhi.n	800696c <UART_SetConfig+0x52c>
 800691e:	a201      	add	r2, pc, #4	@ (adr r2, 8006924 <UART_SetConfig+0x4e4>)
 8006920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006924:	0800693d 	.word	0x0800693d
 8006928:	08006945 	.word	0x08006945
 800692c:	0800694d 	.word	0x0800694d
 8006930:	08006955 	.word	0x08006955
 8006934:	0800695d 	.word	0x0800695d
 8006938:	08006965 	.word	0x08006965
 800693c:	2300      	movs	r3, #0
 800693e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006942:	e154      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006944:	2304      	movs	r3, #4
 8006946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800694a:	e150      	b.n	8006bee <UART_SetConfig+0x7ae>
 800694c:	2308      	movs	r3, #8
 800694e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006952:	e14c      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006954:	2310      	movs	r3, #16
 8006956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800695a:	e148      	b.n	8006bee <UART_SetConfig+0x7ae>
 800695c:	2320      	movs	r3, #32
 800695e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006962:	e144      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006964:	2340      	movs	r3, #64	@ 0x40
 8006966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800696a:	e140      	b.n	8006bee <UART_SetConfig+0x7ae>
 800696c:	2380      	movs	r3, #128	@ 0x80
 800696e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006972:	e13c      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a41      	ldr	r2, [pc, #260]	@ (8006a80 <UART_SetConfig+0x640>)
 800697a:	4293      	cmp	r3, r2
 800697c:	f040 8082 	bne.w	8006a84 <UART_SetConfig+0x644>
 8006980:	4b3c      	ldr	r3, [pc, #240]	@ (8006a74 <UART_SetConfig+0x634>)
 8006982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006984:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006988:	2b28      	cmp	r3, #40	@ 0x28
 800698a:	d86d      	bhi.n	8006a68 <UART_SetConfig+0x628>
 800698c:	a201      	add	r2, pc, #4	@ (adr r2, 8006994 <UART_SetConfig+0x554>)
 800698e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006992:	bf00      	nop
 8006994:	08006a39 	.word	0x08006a39
 8006998:	08006a69 	.word	0x08006a69
 800699c:	08006a69 	.word	0x08006a69
 80069a0:	08006a69 	.word	0x08006a69
 80069a4:	08006a69 	.word	0x08006a69
 80069a8:	08006a69 	.word	0x08006a69
 80069ac:	08006a69 	.word	0x08006a69
 80069b0:	08006a69 	.word	0x08006a69
 80069b4:	08006a41 	.word	0x08006a41
 80069b8:	08006a69 	.word	0x08006a69
 80069bc:	08006a69 	.word	0x08006a69
 80069c0:	08006a69 	.word	0x08006a69
 80069c4:	08006a69 	.word	0x08006a69
 80069c8:	08006a69 	.word	0x08006a69
 80069cc:	08006a69 	.word	0x08006a69
 80069d0:	08006a69 	.word	0x08006a69
 80069d4:	08006a49 	.word	0x08006a49
 80069d8:	08006a69 	.word	0x08006a69
 80069dc:	08006a69 	.word	0x08006a69
 80069e0:	08006a69 	.word	0x08006a69
 80069e4:	08006a69 	.word	0x08006a69
 80069e8:	08006a69 	.word	0x08006a69
 80069ec:	08006a69 	.word	0x08006a69
 80069f0:	08006a69 	.word	0x08006a69
 80069f4:	08006a51 	.word	0x08006a51
 80069f8:	08006a69 	.word	0x08006a69
 80069fc:	08006a69 	.word	0x08006a69
 8006a00:	08006a69 	.word	0x08006a69
 8006a04:	08006a69 	.word	0x08006a69
 8006a08:	08006a69 	.word	0x08006a69
 8006a0c:	08006a69 	.word	0x08006a69
 8006a10:	08006a69 	.word	0x08006a69
 8006a14:	08006a59 	.word	0x08006a59
 8006a18:	08006a69 	.word	0x08006a69
 8006a1c:	08006a69 	.word	0x08006a69
 8006a20:	08006a69 	.word	0x08006a69
 8006a24:	08006a69 	.word	0x08006a69
 8006a28:	08006a69 	.word	0x08006a69
 8006a2c:	08006a69 	.word	0x08006a69
 8006a30:	08006a69 	.word	0x08006a69
 8006a34:	08006a61 	.word	0x08006a61
 8006a38:	2301      	movs	r3, #1
 8006a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a3e:	e0d6      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006a40:	2304      	movs	r3, #4
 8006a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a46:	e0d2      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006a48:	2308      	movs	r3, #8
 8006a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a4e:	e0ce      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006a50:	2310      	movs	r3, #16
 8006a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a56:	e0ca      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006a58:	2320      	movs	r3, #32
 8006a5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a5e:	e0c6      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006a60:	2340      	movs	r3, #64	@ 0x40
 8006a62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a66:	e0c2      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006a68:	2380      	movs	r3, #128	@ 0x80
 8006a6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a6e:	e0be      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006a70:	40011400 	.word	0x40011400
 8006a74:	58024400 	.word	0x58024400
 8006a78:	40007800 	.word	0x40007800
 8006a7c:	40007c00 	.word	0x40007c00
 8006a80:	40011800 	.word	0x40011800
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4aad      	ldr	r2, [pc, #692]	@ (8006d40 <UART_SetConfig+0x900>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d176      	bne.n	8006b7c <UART_SetConfig+0x73c>
 8006a8e:	4bad      	ldr	r3, [pc, #692]	@ (8006d44 <UART_SetConfig+0x904>)
 8006a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a96:	2b28      	cmp	r3, #40	@ 0x28
 8006a98:	d86c      	bhi.n	8006b74 <UART_SetConfig+0x734>
 8006a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006aa0 <UART_SetConfig+0x660>)
 8006a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa0:	08006b45 	.word	0x08006b45
 8006aa4:	08006b75 	.word	0x08006b75
 8006aa8:	08006b75 	.word	0x08006b75
 8006aac:	08006b75 	.word	0x08006b75
 8006ab0:	08006b75 	.word	0x08006b75
 8006ab4:	08006b75 	.word	0x08006b75
 8006ab8:	08006b75 	.word	0x08006b75
 8006abc:	08006b75 	.word	0x08006b75
 8006ac0:	08006b4d 	.word	0x08006b4d
 8006ac4:	08006b75 	.word	0x08006b75
 8006ac8:	08006b75 	.word	0x08006b75
 8006acc:	08006b75 	.word	0x08006b75
 8006ad0:	08006b75 	.word	0x08006b75
 8006ad4:	08006b75 	.word	0x08006b75
 8006ad8:	08006b75 	.word	0x08006b75
 8006adc:	08006b75 	.word	0x08006b75
 8006ae0:	08006b55 	.word	0x08006b55
 8006ae4:	08006b75 	.word	0x08006b75
 8006ae8:	08006b75 	.word	0x08006b75
 8006aec:	08006b75 	.word	0x08006b75
 8006af0:	08006b75 	.word	0x08006b75
 8006af4:	08006b75 	.word	0x08006b75
 8006af8:	08006b75 	.word	0x08006b75
 8006afc:	08006b75 	.word	0x08006b75
 8006b00:	08006b5d 	.word	0x08006b5d
 8006b04:	08006b75 	.word	0x08006b75
 8006b08:	08006b75 	.word	0x08006b75
 8006b0c:	08006b75 	.word	0x08006b75
 8006b10:	08006b75 	.word	0x08006b75
 8006b14:	08006b75 	.word	0x08006b75
 8006b18:	08006b75 	.word	0x08006b75
 8006b1c:	08006b75 	.word	0x08006b75
 8006b20:	08006b65 	.word	0x08006b65
 8006b24:	08006b75 	.word	0x08006b75
 8006b28:	08006b75 	.word	0x08006b75
 8006b2c:	08006b75 	.word	0x08006b75
 8006b30:	08006b75 	.word	0x08006b75
 8006b34:	08006b75 	.word	0x08006b75
 8006b38:	08006b75 	.word	0x08006b75
 8006b3c:	08006b75 	.word	0x08006b75
 8006b40:	08006b6d 	.word	0x08006b6d
 8006b44:	2301      	movs	r3, #1
 8006b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b4a:	e050      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006b4c:	2304      	movs	r3, #4
 8006b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b52:	e04c      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006b54:	2308      	movs	r3, #8
 8006b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b5a:	e048      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006b5c:	2310      	movs	r3, #16
 8006b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b62:	e044      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006b64:	2320      	movs	r3, #32
 8006b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b6a:	e040      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006b6c:	2340      	movs	r3, #64	@ 0x40
 8006b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b72:	e03c      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006b74:	2380      	movs	r3, #128	@ 0x80
 8006b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b7a:	e038      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a71      	ldr	r2, [pc, #452]	@ (8006d48 <UART_SetConfig+0x908>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d130      	bne.n	8006be8 <UART_SetConfig+0x7a8>
 8006b86:	4b6f      	ldr	r3, [pc, #444]	@ (8006d44 <UART_SetConfig+0x904>)
 8006b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b8a:	f003 0307 	and.w	r3, r3, #7
 8006b8e:	2b05      	cmp	r3, #5
 8006b90:	d826      	bhi.n	8006be0 <UART_SetConfig+0x7a0>
 8006b92:	a201      	add	r2, pc, #4	@ (adr r2, 8006b98 <UART_SetConfig+0x758>)
 8006b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b98:	08006bb1 	.word	0x08006bb1
 8006b9c:	08006bb9 	.word	0x08006bb9
 8006ba0:	08006bc1 	.word	0x08006bc1
 8006ba4:	08006bc9 	.word	0x08006bc9
 8006ba8:	08006bd1 	.word	0x08006bd1
 8006bac:	08006bd9 	.word	0x08006bd9
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bb6:	e01a      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006bb8:	2304      	movs	r3, #4
 8006bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bbe:	e016      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006bc0:	2308      	movs	r3, #8
 8006bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bc6:	e012      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006bc8:	2310      	movs	r3, #16
 8006bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bce:	e00e      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006bd0:	2320      	movs	r3, #32
 8006bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bd6:	e00a      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006bd8:	2340      	movs	r3, #64	@ 0x40
 8006bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bde:	e006      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006be0:	2380      	movs	r3, #128	@ 0x80
 8006be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006be6:	e002      	b.n	8006bee <UART_SetConfig+0x7ae>
 8006be8:	2380      	movs	r3, #128	@ 0x80
 8006bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a55      	ldr	r2, [pc, #340]	@ (8006d48 <UART_SetConfig+0x908>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	f040 80f8 	bne.w	8006dea <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006bfa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006bfe:	2b20      	cmp	r3, #32
 8006c00:	dc46      	bgt.n	8006c90 <UART_SetConfig+0x850>
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	db75      	blt.n	8006cf2 <UART_SetConfig+0x8b2>
 8006c06:	3b02      	subs	r3, #2
 8006c08:	2b1e      	cmp	r3, #30
 8006c0a:	d872      	bhi.n	8006cf2 <UART_SetConfig+0x8b2>
 8006c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c14 <UART_SetConfig+0x7d4>)
 8006c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c12:	bf00      	nop
 8006c14:	08006c97 	.word	0x08006c97
 8006c18:	08006cf3 	.word	0x08006cf3
 8006c1c:	08006c9f 	.word	0x08006c9f
 8006c20:	08006cf3 	.word	0x08006cf3
 8006c24:	08006cf3 	.word	0x08006cf3
 8006c28:	08006cf3 	.word	0x08006cf3
 8006c2c:	08006caf 	.word	0x08006caf
 8006c30:	08006cf3 	.word	0x08006cf3
 8006c34:	08006cf3 	.word	0x08006cf3
 8006c38:	08006cf3 	.word	0x08006cf3
 8006c3c:	08006cf3 	.word	0x08006cf3
 8006c40:	08006cf3 	.word	0x08006cf3
 8006c44:	08006cf3 	.word	0x08006cf3
 8006c48:	08006cf3 	.word	0x08006cf3
 8006c4c:	08006cbf 	.word	0x08006cbf
 8006c50:	08006cf3 	.word	0x08006cf3
 8006c54:	08006cf3 	.word	0x08006cf3
 8006c58:	08006cf3 	.word	0x08006cf3
 8006c5c:	08006cf3 	.word	0x08006cf3
 8006c60:	08006cf3 	.word	0x08006cf3
 8006c64:	08006cf3 	.word	0x08006cf3
 8006c68:	08006cf3 	.word	0x08006cf3
 8006c6c:	08006cf3 	.word	0x08006cf3
 8006c70:	08006cf3 	.word	0x08006cf3
 8006c74:	08006cf3 	.word	0x08006cf3
 8006c78:	08006cf3 	.word	0x08006cf3
 8006c7c:	08006cf3 	.word	0x08006cf3
 8006c80:	08006cf3 	.word	0x08006cf3
 8006c84:	08006cf3 	.word	0x08006cf3
 8006c88:	08006cf3 	.word	0x08006cf3
 8006c8c:	08006ce5 	.word	0x08006ce5
 8006c90:	2b40      	cmp	r3, #64	@ 0x40
 8006c92:	d02a      	beq.n	8006cea <UART_SetConfig+0x8aa>
 8006c94:	e02d      	b.n	8006cf2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006c96:	f7fe fc31 	bl	80054fc <HAL_RCCEx_GetD3PCLK1Freq>
 8006c9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006c9c:	e02f      	b.n	8006cfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7fe fc40 	bl	8005528 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cac:	e027      	b.n	8006cfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cae:	f107 0318 	add.w	r3, r7, #24
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7fe fd8c 	bl	80057d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cbc:	e01f      	b.n	8006cfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cbe:	4b21      	ldr	r3, [pc, #132]	@ (8006d44 <UART_SetConfig+0x904>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f003 0320 	and.w	r3, r3, #32
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d009      	beq.n	8006cde <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006cca:	4b1e      	ldr	r3, [pc, #120]	@ (8006d44 <UART_SetConfig+0x904>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	08db      	lsrs	r3, r3, #3
 8006cd0:	f003 0303 	and.w	r3, r3, #3
 8006cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8006d4c <UART_SetConfig+0x90c>)
 8006cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8006cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006cdc:	e00f      	b.n	8006cfe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006cde:	4b1b      	ldr	r3, [pc, #108]	@ (8006d4c <UART_SetConfig+0x90c>)
 8006ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ce2:	e00c      	b.n	8006cfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8006d50 <UART_SetConfig+0x910>)
 8006ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ce8:	e009      	b.n	8006cfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cf0:	e005      	b.n	8006cfe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006cfc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 81ee 	beq.w	80070e2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0a:	4a12      	ldr	r2, [pc, #72]	@ (8006d54 <UART_SetConfig+0x914>)
 8006d0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d10:	461a      	mov	r2, r3
 8006d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d14:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d18:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	685a      	ldr	r2, [r3, #4]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	005b      	lsls	r3, r3, #1
 8006d22:	4413      	add	r3, r2
 8006d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d305      	bcc.n	8006d36 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d910      	bls.n	8006d58 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006d3c:	e1d1      	b.n	80070e2 <UART_SetConfig+0xca2>
 8006d3e:	bf00      	nop
 8006d40:	40011c00 	.word	0x40011c00
 8006d44:	58024400 	.word	0x58024400
 8006d48:	58000c00 	.word	0x58000c00
 8006d4c:	03d09000 	.word	0x03d09000
 8006d50:	003d0900 	.word	0x003d0900
 8006d54:	08009ff0 	.word	0x08009ff0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	60bb      	str	r3, [r7, #8]
 8006d5e:	60fa      	str	r2, [r7, #12]
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d64:	4ac0      	ldr	r2, [pc, #768]	@ (8007068 <UART_SetConfig+0xc28>)
 8006d66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	603b      	str	r3, [r7, #0]
 8006d70:	607a      	str	r2, [r7, #4]
 8006d72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d76:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d7a:	f7f9 fb21 	bl	80003c0 <__aeabi_uldivmod>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	4610      	mov	r0, r2
 8006d84:	4619      	mov	r1, r3
 8006d86:	f04f 0200 	mov.w	r2, #0
 8006d8a:	f04f 0300 	mov.w	r3, #0
 8006d8e:	020b      	lsls	r3, r1, #8
 8006d90:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006d94:	0202      	lsls	r2, r0, #8
 8006d96:	6979      	ldr	r1, [r7, #20]
 8006d98:	6849      	ldr	r1, [r1, #4]
 8006d9a:	0849      	lsrs	r1, r1, #1
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	460c      	mov	r4, r1
 8006da0:	4605      	mov	r5, r0
 8006da2:	eb12 0804 	adds.w	r8, r2, r4
 8006da6:	eb43 0905 	adc.w	r9, r3, r5
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	469a      	mov	sl, r3
 8006db2:	4693      	mov	fp, r2
 8006db4:	4652      	mov	r2, sl
 8006db6:	465b      	mov	r3, fp
 8006db8:	4640      	mov	r0, r8
 8006dba:	4649      	mov	r1, r9
 8006dbc:	f7f9 fb00 	bl	80003c0 <__aeabi_uldivmod>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	4613      	mov	r3, r2
 8006dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dce:	d308      	bcc.n	8006de2 <UART_SetConfig+0x9a2>
 8006dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dd6:	d204      	bcs.n	8006de2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006dde:	60da      	str	r2, [r3, #12]
 8006de0:	e17f      	b.n	80070e2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006de8:	e17b      	b.n	80070e2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006df2:	f040 80bd 	bne.w	8006f70 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8006df6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006dfa:	2b20      	cmp	r3, #32
 8006dfc:	dc48      	bgt.n	8006e90 <UART_SetConfig+0xa50>
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	db7b      	blt.n	8006efa <UART_SetConfig+0xaba>
 8006e02:	2b20      	cmp	r3, #32
 8006e04:	d879      	bhi.n	8006efa <UART_SetConfig+0xaba>
 8006e06:	a201      	add	r2, pc, #4	@ (adr r2, 8006e0c <UART_SetConfig+0x9cc>)
 8006e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e0c:	08006e97 	.word	0x08006e97
 8006e10:	08006e9f 	.word	0x08006e9f
 8006e14:	08006efb 	.word	0x08006efb
 8006e18:	08006efb 	.word	0x08006efb
 8006e1c:	08006ea7 	.word	0x08006ea7
 8006e20:	08006efb 	.word	0x08006efb
 8006e24:	08006efb 	.word	0x08006efb
 8006e28:	08006efb 	.word	0x08006efb
 8006e2c:	08006eb7 	.word	0x08006eb7
 8006e30:	08006efb 	.word	0x08006efb
 8006e34:	08006efb 	.word	0x08006efb
 8006e38:	08006efb 	.word	0x08006efb
 8006e3c:	08006efb 	.word	0x08006efb
 8006e40:	08006efb 	.word	0x08006efb
 8006e44:	08006efb 	.word	0x08006efb
 8006e48:	08006efb 	.word	0x08006efb
 8006e4c:	08006ec7 	.word	0x08006ec7
 8006e50:	08006efb 	.word	0x08006efb
 8006e54:	08006efb 	.word	0x08006efb
 8006e58:	08006efb 	.word	0x08006efb
 8006e5c:	08006efb 	.word	0x08006efb
 8006e60:	08006efb 	.word	0x08006efb
 8006e64:	08006efb 	.word	0x08006efb
 8006e68:	08006efb 	.word	0x08006efb
 8006e6c:	08006efb 	.word	0x08006efb
 8006e70:	08006efb 	.word	0x08006efb
 8006e74:	08006efb 	.word	0x08006efb
 8006e78:	08006efb 	.word	0x08006efb
 8006e7c:	08006efb 	.word	0x08006efb
 8006e80:	08006efb 	.word	0x08006efb
 8006e84:	08006efb 	.word	0x08006efb
 8006e88:	08006efb 	.word	0x08006efb
 8006e8c:	08006eed 	.word	0x08006eed
 8006e90:	2b40      	cmp	r3, #64	@ 0x40
 8006e92:	d02e      	beq.n	8006ef2 <UART_SetConfig+0xab2>
 8006e94:	e031      	b.n	8006efa <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e96:	f7fd f965 	bl	8004164 <HAL_RCC_GetPCLK1Freq>
 8006e9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006e9c:	e033      	b.n	8006f06 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e9e:	f7fd f977 	bl	8004190 <HAL_RCC_GetPCLK2Freq>
 8006ea2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006ea4:	e02f      	b.n	8006f06 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7fe fb3c 	bl	8005528 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006eb4:	e027      	b.n	8006f06 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006eb6:	f107 0318 	add.w	r3, r7, #24
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7fe fc88 	bl	80057d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ec4:	e01f      	b.n	8006f06 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ec6:	4b69      	ldr	r3, [pc, #420]	@ (800706c <UART_SetConfig+0xc2c>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f003 0320 	and.w	r3, r3, #32
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d009      	beq.n	8006ee6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006ed2:	4b66      	ldr	r3, [pc, #408]	@ (800706c <UART_SetConfig+0xc2c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	08db      	lsrs	r3, r3, #3
 8006ed8:	f003 0303 	and.w	r3, r3, #3
 8006edc:	4a64      	ldr	r2, [pc, #400]	@ (8007070 <UART_SetConfig+0xc30>)
 8006ede:	fa22 f303 	lsr.w	r3, r2, r3
 8006ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006ee4:	e00f      	b.n	8006f06 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8006ee6:	4b62      	ldr	r3, [pc, #392]	@ (8007070 <UART_SetConfig+0xc30>)
 8006ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006eea:	e00c      	b.n	8006f06 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006eec:	4b61      	ldr	r3, [pc, #388]	@ (8007074 <UART_SetConfig+0xc34>)
 8006eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ef0:	e009      	b.n	8006f06 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ef8:	e005      	b.n	8006f06 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8006efa:	2300      	movs	r3, #0
 8006efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006f04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 80ea 	beq.w	80070e2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f12:	4a55      	ldr	r2, [pc, #340]	@ (8007068 <UART_SetConfig+0xc28>)
 8006f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f18:	461a      	mov	r2, r3
 8006f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f20:	005a      	lsls	r2, r3, #1
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	085b      	lsrs	r3, r3, #1
 8006f28:	441a      	add	r2, r3
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f32:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f36:	2b0f      	cmp	r3, #15
 8006f38:	d916      	bls.n	8006f68 <UART_SetConfig+0xb28>
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f40:	d212      	bcs.n	8006f68 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	f023 030f 	bic.w	r3, r3, #15
 8006f4a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4e:	085b      	lsrs	r3, r3, #1
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	f003 0307 	and.w	r3, r3, #7
 8006f56:	b29a      	uxth	r2, r3
 8006f58:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006f64:	60da      	str	r2, [r3, #12]
 8006f66:	e0bc      	b.n	80070e2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006f6e:	e0b8      	b.n	80070e2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f70:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006f74:	2b20      	cmp	r3, #32
 8006f76:	dc4b      	bgt.n	8007010 <UART_SetConfig+0xbd0>
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f2c0 8087 	blt.w	800708c <UART_SetConfig+0xc4c>
 8006f7e:	2b20      	cmp	r3, #32
 8006f80:	f200 8084 	bhi.w	800708c <UART_SetConfig+0xc4c>
 8006f84:	a201      	add	r2, pc, #4	@ (adr r2, 8006f8c <UART_SetConfig+0xb4c>)
 8006f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8a:	bf00      	nop
 8006f8c:	08007017 	.word	0x08007017
 8006f90:	0800701f 	.word	0x0800701f
 8006f94:	0800708d 	.word	0x0800708d
 8006f98:	0800708d 	.word	0x0800708d
 8006f9c:	08007027 	.word	0x08007027
 8006fa0:	0800708d 	.word	0x0800708d
 8006fa4:	0800708d 	.word	0x0800708d
 8006fa8:	0800708d 	.word	0x0800708d
 8006fac:	08007037 	.word	0x08007037
 8006fb0:	0800708d 	.word	0x0800708d
 8006fb4:	0800708d 	.word	0x0800708d
 8006fb8:	0800708d 	.word	0x0800708d
 8006fbc:	0800708d 	.word	0x0800708d
 8006fc0:	0800708d 	.word	0x0800708d
 8006fc4:	0800708d 	.word	0x0800708d
 8006fc8:	0800708d 	.word	0x0800708d
 8006fcc:	08007047 	.word	0x08007047
 8006fd0:	0800708d 	.word	0x0800708d
 8006fd4:	0800708d 	.word	0x0800708d
 8006fd8:	0800708d 	.word	0x0800708d
 8006fdc:	0800708d 	.word	0x0800708d
 8006fe0:	0800708d 	.word	0x0800708d
 8006fe4:	0800708d 	.word	0x0800708d
 8006fe8:	0800708d 	.word	0x0800708d
 8006fec:	0800708d 	.word	0x0800708d
 8006ff0:	0800708d 	.word	0x0800708d
 8006ff4:	0800708d 	.word	0x0800708d
 8006ff8:	0800708d 	.word	0x0800708d
 8006ffc:	0800708d 	.word	0x0800708d
 8007000:	0800708d 	.word	0x0800708d
 8007004:	0800708d 	.word	0x0800708d
 8007008:	0800708d 	.word	0x0800708d
 800700c:	0800707f 	.word	0x0800707f
 8007010:	2b40      	cmp	r3, #64	@ 0x40
 8007012:	d037      	beq.n	8007084 <UART_SetConfig+0xc44>
 8007014:	e03a      	b.n	800708c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007016:	f7fd f8a5 	bl	8004164 <HAL_RCC_GetPCLK1Freq>
 800701a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800701c:	e03c      	b.n	8007098 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800701e:	f7fd f8b7 	bl	8004190 <HAL_RCC_GetPCLK2Freq>
 8007022:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007024:	e038      	b.n	8007098 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800702a:	4618      	mov	r0, r3
 800702c:	f7fe fa7c 	bl	8005528 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007034:	e030      	b.n	8007098 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007036:	f107 0318 	add.w	r3, r7, #24
 800703a:	4618      	mov	r0, r3
 800703c:	f7fe fbc8 	bl	80057d0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007044:	e028      	b.n	8007098 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007046:	4b09      	ldr	r3, [pc, #36]	@ (800706c <UART_SetConfig+0xc2c>)
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 0320 	and.w	r3, r3, #32
 800704e:	2b00      	cmp	r3, #0
 8007050:	d012      	beq.n	8007078 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007052:	4b06      	ldr	r3, [pc, #24]	@ (800706c <UART_SetConfig+0xc2c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	08db      	lsrs	r3, r3, #3
 8007058:	f003 0303 	and.w	r3, r3, #3
 800705c:	4a04      	ldr	r2, [pc, #16]	@ (8007070 <UART_SetConfig+0xc30>)
 800705e:	fa22 f303 	lsr.w	r3, r2, r3
 8007062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007064:	e018      	b.n	8007098 <UART_SetConfig+0xc58>
 8007066:	bf00      	nop
 8007068:	08009ff0 	.word	0x08009ff0
 800706c:	58024400 	.word	0x58024400
 8007070:	03d09000 	.word	0x03d09000
 8007074:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8007078:	4b24      	ldr	r3, [pc, #144]	@ (800710c <UART_SetConfig+0xccc>)
 800707a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800707c:	e00c      	b.n	8007098 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800707e:	4b24      	ldr	r3, [pc, #144]	@ (8007110 <UART_SetConfig+0xcd0>)
 8007080:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007082:	e009      	b.n	8007098 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007084:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007088:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800708a:	e005      	b.n	8007098 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007096:	bf00      	nop
    }

    if (pclk != 0U)
 8007098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800709a:	2b00      	cmp	r3, #0
 800709c:	d021      	beq.n	80070e2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	4a1c      	ldr	r2, [pc, #112]	@ (8007114 <UART_SetConfig+0xcd4>)
 80070a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070a8:	461a      	mov	r2, r3
 80070aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070ac:	fbb3 f2f2 	udiv	r2, r3, r2
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	085b      	lsrs	r3, r3, #1
 80070b6:	441a      	add	r2, r3
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070c4:	2b0f      	cmp	r3, #15
 80070c6:	d909      	bls.n	80070dc <UART_SetConfig+0xc9c>
 80070c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070ce:	d205      	bcs.n	80070dc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d2:	b29a      	uxth	r2, r3
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	60da      	str	r2, [r3, #12]
 80070da:	e002      	b.n	80070e2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	2201      	movs	r2, #1
 80070ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	2200      	movs	r2, #0
 80070f6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	2200      	movs	r2, #0
 80070fc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80070fe:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007102:	4618      	mov	r0, r3
 8007104:	3748      	adds	r7, #72	@ 0x48
 8007106:	46bd      	mov	sp, r7
 8007108:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800710c:	03d09000 	.word	0x03d09000
 8007110:	003d0900 	.word	0x003d0900
 8007114:	08009ff0 	.word	0x08009ff0

08007118 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007124:	f003 0308 	and.w	r3, r3, #8
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00a      	beq.n	8007142 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	430a      	orrs	r2, r1
 8007140:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007146:	f003 0301 	and.w	r3, r3, #1
 800714a:	2b00      	cmp	r3, #0
 800714c:	d00a      	beq.n	8007164 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	430a      	orrs	r2, r1
 8007162:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00a      	beq.n	8007186 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	430a      	orrs	r2, r1
 8007184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718a:	f003 0304 	and.w	r3, r3, #4
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00a      	beq.n	80071a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	430a      	orrs	r2, r1
 80071a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ac:	f003 0310 	and.w	r3, r3, #16
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00a      	beq.n	80071ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	430a      	orrs	r2, r1
 80071c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ce:	f003 0320 	and.w	r3, r3, #32
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00a      	beq.n	80071ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	430a      	orrs	r2, r1
 80071ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d01a      	beq.n	800722e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	430a      	orrs	r2, r1
 800720c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007212:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007216:	d10a      	bne.n	800722e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	430a      	orrs	r2, r1
 800722c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007236:	2b00      	cmp	r3, #0
 8007238:	d00a      	beq.n	8007250 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	605a      	str	r2, [r3, #4]
  }
}
 8007250:	bf00      	nop
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725a:	4770      	bx	lr

0800725c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b098      	sub	sp, #96	@ 0x60
 8007260:	af02      	add	r7, sp, #8
 8007262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800726c:	f7f9 ffe8 	bl	8001240 <HAL_GetTick>
 8007270:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f003 0308 	and.w	r3, r3, #8
 800727c:	2b08      	cmp	r3, #8
 800727e:	d12f      	bne.n	80072e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007280:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007284:	9300      	str	r3, [sp, #0]
 8007286:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007288:	2200      	movs	r2, #0
 800728a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f000 f88e 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d022      	beq.n	80072e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072a2:	e853 3f00 	ldrex	r3, [r3]
 80072a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	461a      	mov	r2, r3
 80072b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80072ba:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072c0:	e841 2300 	strex	r3, r2, [r1]
 80072c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1e6      	bne.n	800729a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2220      	movs	r2, #32
 80072d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e063      	b.n	80073a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0304 	and.w	r3, r3, #4
 80072ea:	2b04      	cmp	r3, #4
 80072ec:	d149      	bne.n	8007382 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072f2:	9300      	str	r3, [sp, #0]
 80072f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072f6:	2200      	movs	r2, #0
 80072f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 f857 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d03c      	beq.n	8007382 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	623b      	str	r3, [r7, #32]
   return(result);
 8007316:	6a3b      	ldr	r3, [r7, #32]
 8007318:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800731c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	461a      	mov	r2, r3
 8007324:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007326:	633b      	str	r3, [r7, #48]	@ 0x30
 8007328:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800732c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800732e:	e841 2300 	strex	r3, r2, [r1]
 8007332:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1e6      	bne.n	8007308 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	3308      	adds	r3, #8
 8007340:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	e853 3f00 	ldrex	r3, [r3]
 8007348:	60fb      	str	r3, [r7, #12]
   return(result);
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	f023 0301 	bic.w	r3, r3, #1
 8007350:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	3308      	adds	r3, #8
 8007358:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800735a:	61fa      	str	r2, [r7, #28]
 800735c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735e:	69b9      	ldr	r1, [r7, #24]
 8007360:	69fa      	ldr	r2, [r7, #28]
 8007362:	e841 2300 	strex	r3, r2, [r1]
 8007366:	617b      	str	r3, [r7, #20]
   return(result);
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d1e5      	bne.n	800733a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2220      	movs	r2, #32
 8007372:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e012      	b.n	80073a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2220      	movs	r2, #32
 800738e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3758      	adds	r7, #88	@ 0x58
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	603b      	str	r3, [r7, #0]
 80073bc:	4613      	mov	r3, r2
 80073be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073c0:	e04f      	b.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c8:	d04b      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073ca:	f7f9 ff39 	bl	8001240 <HAL_GetTick>
 80073ce:	4602      	mov	r2, r0
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	429a      	cmp	r2, r3
 80073d8:	d302      	bcc.n	80073e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d101      	bne.n	80073e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073e0:	2303      	movs	r3, #3
 80073e2:	e04e      	b.n	8007482 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0304 	and.w	r3, r3, #4
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d037      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	2b80      	cmp	r3, #128	@ 0x80
 80073f6:	d034      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	2b40      	cmp	r3, #64	@ 0x40
 80073fc:	d031      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	69db      	ldr	r3, [r3, #28]
 8007404:	f003 0308 	and.w	r3, r3, #8
 8007408:	2b08      	cmp	r3, #8
 800740a:	d110      	bne.n	800742e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2208      	movs	r2, #8
 8007412:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 f839 	bl	800748c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2208      	movs	r2, #8
 800741e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e029      	b.n	8007482 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69db      	ldr	r3, [r3, #28]
 8007434:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007438:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800743c:	d111      	bne.n	8007462 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 f81f 	bl	800748c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2220      	movs	r2, #32
 8007452:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	2200      	movs	r2, #0
 800745a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800745e:	2303      	movs	r3, #3
 8007460:	e00f      	b.n	8007482 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	4013      	ands	r3, r2
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	429a      	cmp	r2, r3
 8007470:	bf0c      	ite	eq
 8007472:	2301      	moveq	r3, #1
 8007474:	2300      	movne	r3, #0
 8007476:	b2db      	uxtb	r3, r3
 8007478:	461a      	mov	r2, r3
 800747a:	79fb      	ldrb	r3, [r7, #7]
 800747c:	429a      	cmp	r2, r3
 800747e:	d0a0      	beq.n	80073c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
	...

0800748c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800748c:	b480      	push	{r7}
 800748e:	b095      	sub	sp, #84	@ 0x54
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800749c:	e853 3f00 	ldrex	r3, [r3]
 80074a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	461a      	mov	r2, r3
 80074b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80074b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074ba:	e841 2300 	strex	r3, r2, [r1]
 80074be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d1e6      	bne.n	8007494 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	3308      	adds	r3, #8
 80074cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ce:	6a3b      	ldr	r3, [r7, #32]
 80074d0:	e853 3f00 	ldrex	r3, [r3]
 80074d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80074d6:	69fa      	ldr	r2, [r7, #28]
 80074d8:	4b1e      	ldr	r3, [pc, #120]	@ (8007554 <UART_EndRxTransfer+0xc8>)
 80074da:	4013      	ands	r3, r2
 80074dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3308      	adds	r3, #8
 80074e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074ee:	e841 2300 	strex	r3, r2, [r1]
 80074f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1e5      	bne.n	80074c6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d118      	bne.n	8007534 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	e853 3f00 	ldrex	r3, [r3]
 800750e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f023 0310 	bic.w	r3, r3, #16
 8007516:	647b      	str	r3, [r7, #68]	@ 0x44
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	461a      	mov	r2, r3
 800751e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007520:	61bb      	str	r3, [r7, #24]
 8007522:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007524:	6979      	ldr	r1, [r7, #20]
 8007526:	69ba      	ldr	r2, [r7, #24]
 8007528:	e841 2300 	strex	r3, r2, [r1]
 800752c:	613b      	str	r3, [r7, #16]
   return(result);
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1e6      	bne.n	8007502 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2220      	movs	r2, #32
 8007538:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007548:	bf00      	nop
 800754a:	3754      	adds	r7, #84	@ 0x54
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	effffffe 	.word	0xeffffffe

08007558 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007566:	2b01      	cmp	r3, #1
 8007568:	d101      	bne.n	800756e <HAL_UARTEx_DisableFifoMode+0x16>
 800756a:	2302      	movs	r3, #2
 800756c:	e027      	b.n	80075be <HAL_UARTEx_DisableFifoMode+0x66>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2224      	movs	r2, #36	@ 0x24
 800757a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f022 0201 	bic.w	r2, r2, #1
 8007594:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800759c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2220      	movs	r2, #32
 80075b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr

080075ca <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b084      	sub	sp, #16
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
 80075d2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d101      	bne.n	80075e2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80075de:	2302      	movs	r3, #2
 80075e0:	e02d      	b.n	800763e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2224      	movs	r2, #36	@ 0x24
 80075ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 0201 	bic.w	r2, r2, #1
 8007608:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	430a      	orrs	r2, r1
 800761c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f850 	bl	80076c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2220      	movs	r2, #32
 8007630:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	b084      	sub	sp, #16
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
 800764e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007656:	2b01      	cmp	r3, #1
 8007658:	d101      	bne.n	800765e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800765a:	2302      	movs	r3, #2
 800765c:	e02d      	b.n	80076ba <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2224      	movs	r2, #36	@ 0x24
 800766a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f022 0201 	bic.w	r2, r2, #1
 8007684:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	430a      	orrs	r2, r1
 8007698:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f812 	bl	80076c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2220      	movs	r2, #32
 80076ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
	...

080076c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d108      	bne.n	80076e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80076e4:	e031      	b.n	800774a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80076e6:	2310      	movs	r3, #16
 80076e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80076ea:	2310      	movs	r3, #16
 80076ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	0e5b      	lsrs	r3, r3, #25
 80076f6:	b2db      	uxtb	r3, r3
 80076f8:	f003 0307 	and.w	r3, r3, #7
 80076fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	0f5b      	lsrs	r3, r3, #29
 8007706:	b2db      	uxtb	r3, r3
 8007708:	f003 0307 	and.w	r3, r3, #7
 800770c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800770e:	7bbb      	ldrb	r3, [r7, #14]
 8007710:	7b3a      	ldrb	r2, [r7, #12]
 8007712:	4911      	ldr	r1, [pc, #68]	@ (8007758 <UARTEx_SetNbDataToProcess+0x94>)
 8007714:	5c8a      	ldrb	r2, [r1, r2]
 8007716:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800771a:	7b3a      	ldrb	r2, [r7, #12]
 800771c:	490f      	ldr	r1, [pc, #60]	@ (800775c <UARTEx_SetNbDataToProcess+0x98>)
 800771e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007720:	fb93 f3f2 	sdiv	r3, r3, r2
 8007724:	b29a      	uxth	r2, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	7b7a      	ldrb	r2, [r7, #13]
 8007730:	4909      	ldr	r1, [pc, #36]	@ (8007758 <UARTEx_SetNbDataToProcess+0x94>)
 8007732:	5c8a      	ldrb	r2, [r1, r2]
 8007734:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007738:	7b7a      	ldrb	r2, [r7, #13]
 800773a:	4908      	ldr	r1, [pc, #32]	@ (800775c <UARTEx_SetNbDataToProcess+0x98>)
 800773c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800773e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007742:	b29a      	uxth	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800774a:	bf00      	nop
 800774c:	3714      	adds	r7, #20
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	0800a008 	.word	0x0800a008
 800775c:	0800a010 	.word	0x0800a010

08007760 <QOL_dwtInit>:
#include "stdint.h"
//#include "stdio.h"
//#ifdef HAL_UART_MODULE_ENABLED
//extern UART_HandleTypeDef huart2;
//#endif
void QOL_dwtInit(void) {
 8007760:	b480      	push	{r7}
 8007762:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; //allows debug by setting a register to on
 8007764:	4b08      	ldr	r3, [pc, #32]	@ (8007788 <QOL_dwtInit+0x28>)
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	4a07      	ldr	r2, [pc, #28]	@ (8007788 <QOL_dwtInit+0x28>)
 800776a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800776e:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //starts the timer
 8007770:	4b06      	ldr	r3, [pc, #24]	@ (800778c <QOL_dwtInit+0x2c>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a05      	ldr	r2, [pc, #20]	@ (800778c <QOL_dwtInit+0x2c>)
 8007776:	f043 0301 	orr.w	r3, r3, #1
 800777a:	6013      	str	r3, [r2, #0]
} //needed for delay_Us
 800777c:	bf00      	nop
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	e000edf0 	.word	0xe000edf0
 800778c:	e0001000 	.word	0xe0001000

08007790 <__cvt>:
 8007790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007792:	ed2d 8b02 	vpush	{d8}
 8007796:	eeb0 8b40 	vmov.f64	d8, d0
 800779a:	b085      	sub	sp, #20
 800779c:	4617      	mov	r7, r2
 800779e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80077a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077a2:	ee18 2a90 	vmov	r2, s17
 80077a6:	f025 0520 	bic.w	r5, r5, #32
 80077aa:	2a00      	cmp	r2, #0
 80077ac:	bfb6      	itet	lt
 80077ae:	222d      	movlt	r2, #45	@ 0x2d
 80077b0:	2200      	movge	r2, #0
 80077b2:	eeb1 8b40 	vneglt.f64	d8, d0
 80077b6:	2d46      	cmp	r5, #70	@ 0x46
 80077b8:	460c      	mov	r4, r1
 80077ba:	701a      	strb	r2, [r3, #0]
 80077bc:	d004      	beq.n	80077c8 <__cvt+0x38>
 80077be:	2d45      	cmp	r5, #69	@ 0x45
 80077c0:	d100      	bne.n	80077c4 <__cvt+0x34>
 80077c2:	3401      	adds	r4, #1
 80077c4:	2102      	movs	r1, #2
 80077c6:	e000      	b.n	80077ca <__cvt+0x3a>
 80077c8:	2103      	movs	r1, #3
 80077ca:	ab03      	add	r3, sp, #12
 80077cc:	9301      	str	r3, [sp, #4]
 80077ce:	ab02      	add	r3, sp, #8
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	4622      	mov	r2, r4
 80077d4:	4633      	mov	r3, r6
 80077d6:	eeb0 0b48 	vmov.f64	d0, d8
 80077da:	f000 fe31 	bl	8008440 <_dtoa_r>
 80077de:	2d47      	cmp	r5, #71	@ 0x47
 80077e0:	d114      	bne.n	800780c <__cvt+0x7c>
 80077e2:	07fb      	lsls	r3, r7, #31
 80077e4:	d50a      	bpl.n	80077fc <__cvt+0x6c>
 80077e6:	1902      	adds	r2, r0, r4
 80077e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80077ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077f0:	bf08      	it	eq
 80077f2:	9203      	streq	r2, [sp, #12]
 80077f4:	2130      	movs	r1, #48	@ 0x30
 80077f6:	9b03      	ldr	r3, [sp, #12]
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d319      	bcc.n	8007830 <__cvt+0xa0>
 80077fc:	9b03      	ldr	r3, [sp, #12]
 80077fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007800:	1a1b      	subs	r3, r3, r0
 8007802:	6013      	str	r3, [r2, #0]
 8007804:	b005      	add	sp, #20
 8007806:	ecbd 8b02 	vpop	{d8}
 800780a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800780c:	2d46      	cmp	r5, #70	@ 0x46
 800780e:	eb00 0204 	add.w	r2, r0, r4
 8007812:	d1e9      	bne.n	80077e8 <__cvt+0x58>
 8007814:	7803      	ldrb	r3, [r0, #0]
 8007816:	2b30      	cmp	r3, #48	@ 0x30
 8007818:	d107      	bne.n	800782a <__cvt+0x9a>
 800781a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800781e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007822:	bf1c      	itt	ne
 8007824:	f1c4 0401 	rsbne	r4, r4, #1
 8007828:	6034      	strne	r4, [r6, #0]
 800782a:	6833      	ldr	r3, [r6, #0]
 800782c:	441a      	add	r2, r3
 800782e:	e7db      	b.n	80077e8 <__cvt+0x58>
 8007830:	1c5c      	adds	r4, r3, #1
 8007832:	9403      	str	r4, [sp, #12]
 8007834:	7019      	strb	r1, [r3, #0]
 8007836:	e7de      	b.n	80077f6 <__cvt+0x66>

08007838 <__exponent>:
 8007838:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800783a:	2900      	cmp	r1, #0
 800783c:	bfba      	itte	lt
 800783e:	4249      	neglt	r1, r1
 8007840:	232d      	movlt	r3, #45	@ 0x2d
 8007842:	232b      	movge	r3, #43	@ 0x2b
 8007844:	2909      	cmp	r1, #9
 8007846:	7002      	strb	r2, [r0, #0]
 8007848:	7043      	strb	r3, [r0, #1]
 800784a:	dd29      	ble.n	80078a0 <__exponent+0x68>
 800784c:	f10d 0307 	add.w	r3, sp, #7
 8007850:	461d      	mov	r5, r3
 8007852:	270a      	movs	r7, #10
 8007854:	461a      	mov	r2, r3
 8007856:	fbb1 f6f7 	udiv	r6, r1, r7
 800785a:	fb07 1416 	mls	r4, r7, r6, r1
 800785e:	3430      	adds	r4, #48	@ 0x30
 8007860:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007864:	460c      	mov	r4, r1
 8007866:	2c63      	cmp	r4, #99	@ 0x63
 8007868:	f103 33ff 	add.w	r3, r3, #4294967295
 800786c:	4631      	mov	r1, r6
 800786e:	dcf1      	bgt.n	8007854 <__exponent+0x1c>
 8007870:	3130      	adds	r1, #48	@ 0x30
 8007872:	1e94      	subs	r4, r2, #2
 8007874:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007878:	1c41      	adds	r1, r0, #1
 800787a:	4623      	mov	r3, r4
 800787c:	42ab      	cmp	r3, r5
 800787e:	d30a      	bcc.n	8007896 <__exponent+0x5e>
 8007880:	f10d 0309 	add.w	r3, sp, #9
 8007884:	1a9b      	subs	r3, r3, r2
 8007886:	42ac      	cmp	r4, r5
 8007888:	bf88      	it	hi
 800788a:	2300      	movhi	r3, #0
 800788c:	3302      	adds	r3, #2
 800788e:	4403      	add	r3, r0
 8007890:	1a18      	subs	r0, r3, r0
 8007892:	b003      	add	sp, #12
 8007894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007896:	f813 6b01 	ldrb.w	r6, [r3], #1
 800789a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800789e:	e7ed      	b.n	800787c <__exponent+0x44>
 80078a0:	2330      	movs	r3, #48	@ 0x30
 80078a2:	3130      	adds	r1, #48	@ 0x30
 80078a4:	7083      	strb	r3, [r0, #2]
 80078a6:	70c1      	strb	r1, [r0, #3]
 80078a8:	1d03      	adds	r3, r0, #4
 80078aa:	e7f1      	b.n	8007890 <__exponent+0x58>
 80078ac:	0000      	movs	r0, r0
	...

080078b0 <_printf_float>:
 80078b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b4:	b08d      	sub	sp, #52	@ 0x34
 80078b6:	460c      	mov	r4, r1
 80078b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80078bc:	4616      	mov	r6, r2
 80078be:	461f      	mov	r7, r3
 80078c0:	4605      	mov	r5, r0
 80078c2:	f000 fcbb 	bl	800823c <_localeconv_r>
 80078c6:	f8d0 b000 	ldr.w	fp, [r0]
 80078ca:	4658      	mov	r0, fp
 80078cc:	f7f8 fd70 	bl	80003b0 <strlen>
 80078d0:	2300      	movs	r3, #0
 80078d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80078d4:	f8d8 3000 	ldr.w	r3, [r8]
 80078d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80078dc:	6822      	ldr	r2, [r4, #0]
 80078de:	9005      	str	r0, [sp, #20]
 80078e0:	3307      	adds	r3, #7
 80078e2:	f023 0307 	bic.w	r3, r3, #7
 80078e6:	f103 0108 	add.w	r1, r3, #8
 80078ea:	f8c8 1000 	str.w	r1, [r8]
 80078ee:	ed93 0b00 	vldr	d0, [r3]
 80078f2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007b50 <_printf_float+0x2a0>
 80078f6:	eeb0 7bc0 	vabs.f64	d7, d0
 80078fa:	eeb4 7b46 	vcmp.f64	d7, d6
 80078fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007902:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007906:	dd24      	ble.n	8007952 <_printf_float+0xa2>
 8007908:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800790c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007910:	d502      	bpl.n	8007918 <_printf_float+0x68>
 8007912:	232d      	movs	r3, #45	@ 0x2d
 8007914:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007918:	498f      	ldr	r1, [pc, #572]	@ (8007b58 <_printf_float+0x2a8>)
 800791a:	4b90      	ldr	r3, [pc, #576]	@ (8007b5c <_printf_float+0x2ac>)
 800791c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007920:	bf8c      	ite	hi
 8007922:	4688      	movhi	r8, r1
 8007924:	4698      	movls	r8, r3
 8007926:	f022 0204 	bic.w	r2, r2, #4
 800792a:	2303      	movs	r3, #3
 800792c:	6123      	str	r3, [r4, #16]
 800792e:	6022      	str	r2, [r4, #0]
 8007930:	f04f 0a00 	mov.w	sl, #0
 8007934:	9700      	str	r7, [sp, #0]
 8007936:	4633      	mov	r3, r6
 8007938:	aa0b      	add	r2, sp, #44	@ 0x2c
 800793a:	4621      	mov	r1, r4
 800793c:	4628      	mov	r0, r5
 800793e:	f000 f9d1 	bl	8007ce4 <_printf_common>
 8007942:	3001      	adds	r0, #1
 8007944:	f040 8089 	bne.w	8007a5a <_printf_float+0x1aa>
 8007948:	f04f 30ff 	mov.w	r0, #4294967295
 800794c:	b00d      	add	sp, #52	@ 0x34
 800794e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007952:	eeb4 0b40 	vcmp.f64	d0, d0
 8007956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800795a:	d709      	bvc.n	8007970 <_printf_float+0xc0>
 800795c:	ee10 3a90 	vmov	r3, s1
 8007960:	2b00      	cmp	r3, #0
 8007962:	bfbc      	itt	lt
 8007964:	232d      	movlt	r3, #45	@ 0x2d
 8007966:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800796a:	497d      	ldr	r1, [pc, #500]	@ (8007b60 <_printf_float+0x2b0>)
 800796c:	4b7d      	ldr	r3, [pc, #500]	@ (8007b64 <_printf_float+0x2b4>)
 800796e:	e7d5      	b.n	800791c <_printf_float+0x6c>
 8007970:	6863      	ldr	r3, [r4, #4]
 8007972:	1c59      	adds	r1, r3, #1
 8007974:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007978:	d139      	bne.n	80079ee <_printf_float+0x13e>
 800797a:	2306      	movs	r3, #6
 800797c:	6063      	str	r3, [r4, #4]
 800797e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007982:	2300      	movs	r3, #0
 8007984:	6022      	str	r2, [r4, #0]
 8007986:	9303      	str	r3, [sp, #12]
 8007988:	ab0a      	add	r3, sp, #40	@ 0x28
 800798a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800798e:	ab09      	add	r3, sp, #36	@ 0x24
 8007990:	9300      	str	r3, [sp, #0]
 8007992:	6861      	ldr	r1, [r4, #4]
 8007994:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007998:	4628      	mov	r0, r5
 800799a:	f7ff fef9 	bl	8007790 <__cvt>
 800799e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079a4:	4680      	mov	r8, r0
 80079a6:	d129      	bne.n	80079fc <_printf_float+0x14c>
 80079a8:	1cc8      	adds	r0, r1, #3
 80079aa:	db02      	blt.n	80079b2 <_printf_float+0x102>
 80079ac:	6863      	ldr	r3, [r4, #4]
 80079ae:	4299      	cmp	r1, r3
 80079b0:	dd41      	ble.n	8007a36 <_printf_float+0x186>
 80079b2:	f1a9 0902 	sub.w	r9, r9, #2
 80079b6:	fa5f f989 	uxtb.w	r9, r9
 80079ba:	3901      	subs	r1, #1
 80079bc:	464a      	mov	r2, r9
 80079be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80079c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80079c4:	f7ff ff38 	bl	8007838 <__exponent>
 80079c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80079ca:	1813      	adds	r3, r2, r0
 80079cc:	2a01      	cmp	r2, #1
 80079ce:	4682      	mov	sl, r0
 80079d0:	6123      	str	r3, [r4, #16]
 80079d2:	dc02      	bgt.n	80079da <_printf_float+0x12a>
 80079d4:	6822      	ldr	r2, [r4, #0]
 80079d6:	07d2      	lsls	r2, r2, #31
 80079d8:	d501      	bpl.n	80079de <_printf_float+0x12e>
 80079da:	3301      	adds	r3, #1
 80079dc:	6123      	str	r3, [r4, #16]
 80079de:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d0a6      	beq.n	8007934 <_printf_float+0x84>
 80079e6:	232d      	movs	r3, #45	@ 0x2d
 80079e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079ec:	e7a2      	b.n	8007934 <_printf_float+0x84>
 80079ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079f2:	d1c4      	bne.n	800797e <_printf_float+0xce>
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1c2      	bne.n	800797e <_printf_float+0xce>
 80079f8:	2301      	movs	r3, #1
 80079fa:	e7bf      	b.n	800797c <_printf_float+0xcc>
 80079fc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007a00:	d9db      	bls.n	80079ba <_printf_float+0x10a>
 8007a02:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007a06:	d118      	bne.n	8007a3a <_printf_float+0x18a>
 8007a08:	2900      	cmp	r1, #0
 8007a0a:	6863      	ldr	r3, [r4, #4]
 8007a0c:	dd0b      	ble.n	8007a26 <_printf_float+0x176>
 8007a0e:	6121      	str	r1, [r4, #16]
 8007a10:	b913      	cbnz	r3, 8007a18 <_printf_float+0x168>
 8007a12:	6822      	ldr	r2, [r4, #0]
 8007a14:	07d0      	lsls	r0, r2, #31
 8007a16:	d502      	bpl.n	8007a1e <_printf_float+0x16e>
 8007a18:	3301      	adds	r3, #1
 8007a1a:	440b      	add	r3, r1
 8007a1c:	6123      	str	r3, [r4, #16]
 8007a1e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007a20:	f04f 0a00 	mov.w	sl, #0
 8007a24:	e7db      	b.n	80079de <_printf_float+0x12e>
 8007a26:	b913      	cbnz	r3, 8007a2e <_printf_float+0x17e>
 8007a28:	6822      	ldr	r2, [r4, #0]
 8007a2a:	07d2      	lsls	r2, r2, #31
 8007a2c:	d501      	bpl.n	8007a32 <_printf_float+0x182>
 8007a2e:	3302      	adds	r3, #2
 8007a30:	e7f4      	b.n	8007a1c <_printf_float+0x16c>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e7f2      	b.n	8007a1c <_printf_float+0x16c>
 8007a36:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007a3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a3c:	4299      	cmp	r1, r3
 8007a3e:	db05      	blt.n	8007a4c <_printf_float+0x19c>
 8007a40:	6823      	ldr	r3, [r4, #0]
 8007a42:	6121      	str	r1, [r4, #16]
 8007a44:	07d8      	lsls	r0, r3, #31
 8007a46:	d5ea      	bpl.n	8007a1e <_printf_float+0x16e>
 8007a48:	1c4b      	adds	r3, r1, #1
 8007a4a:	e7e7      	b.n	8007a1c <_printf_float+0x16c>
 8007a4c:	2900      	cmp	r1, #0
 8007a4e:	bfd4      	ite	le
 8007a50:	f1c1 0202 	rsble	r2, r1, #2
 8007a54:	2201      	movgt	r2, #1
 8007a56:	4413      	add	r3, r2
 8007a58:	e7e0      	b.n	8007a1c <_printf_float+0x16c>
 8007a5a:	6823      	ldr	r3, [r4, #0]
 8007a5c:	055a      	lsls	r2, r3, #21
 8007a5e:	d407      	bmi.n	8007a70 <_printf_float+0x1c0>
 8007a60:	6923      	ldr	r3, [r4, #16]
 8007a62:	4642      	mov	r2, r8
 8007a64:	4631      	mov	r1, r6
 8007a66:	4628      	mov	r0, r5
 8007a68:	47b8      	blx	r7
 8007a6a:	3001      	adds	r0, #1
 8007a6c:	d12a      	bne.n	8007ac4 <_printf_float+0x214>
 8007a6e:	e76b      	b.n	8007948 <_printf_float+0x98>
 8007a70:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007a74:	f240 80e0 	bls.w	8007c38 <_printf_float+0x388>
 8007a78:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007a7c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a84:	d133      	bne.n	8007aee <_printf_float+0x23e>
 8007a86:	4a38      	ldr	r2, [pc, #224]	@ (8007b68 <_printf_float+0x2b8>)
 8007a88:	2301      	movs	r3, #1
 8007a8a:	4631      	mov	r1, r6
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	47b8      	blx	r7
 8007a90:	3001      	adds	r0, #1
 8007a92:	f43f af59 	beq.w	8007948 <_printf_float+0x98>
 8007a96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007a9a:	4543      	cmp	r3, r8
 8007a9c:	db02      	blt.n	8007aa4 <_printf_float+0x1f4>
 8007a9e:	6823      	ldr	r3, [r4, #0]
 8007aa0:	07d8      	lsls	r0, r3, #31
 8007aa2:	d50f      	bpl.n	8007ac4 <_printf_float+0x214>
 8007aa4:	9b05      	ldr	r3, [sp, #20]
 8007aa6:	465a      	mov	r2, fp
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	4628      	mov	r0, r5
 8007aac:	47b8      	blx	r7
 8007aae:	3001      	adds	r0, #1
 8007ab0:	f43f af4a 	beq.w	8007948 <_printf_float+0x98>
 8007ab4:	f04f 0900 	mov.w	r9, #0
 8007ab8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007abc:	f104 0a1a 	add.w	sl, r4, #26
 8007ac0:	45c8      	cmp	r8, r9
 8007ac2:	dc09      	bgt.n	8007ad8 <_printf_float+0x228>
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	079b      	lsls	r3, r3, #30
 8007ac8:	f100 8107 	bmi.w	8007cda <_printf_float+0x42a>
 8007acc:	68e0      	ldr	r0, [r4, #12]
 8007ace:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ad0:	4298      	cmp	r0, r3
 8007ad2:	bfb8      	it	lt
 8007ad4:	4618      	movlt	r0, r3
 8007ad6:	e739      	b.n	800794c <_printf_float+0x9c>
 8007ad8:	2301      	movs	r3, #1
 8007ada:	4652      	mov	r2, sl
 8007adc:	4631      	mov	r1, r6
 8007ade:	4628      	mov	r0, r5
 8007ae0:	47b8      	blx	r7
 8007ae2:	3001      	adds	r0, #1
 8007ae4:	f43f af30 	beq.w	8007948 <_printf_float+0x98>
 8007ae8:	f109 0901 	add.w	r9, r9, #1
 8007aec:	e7e8      	b.n	8007ac0 <_printf_float+0x210>
 8007aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	dc3b      	bgt.n	8007b6c <_printf_float+0x2bc>
 8007af4:	4a1c      	ldr	r2, [pc, #112]	@ (8007b68 <_printf_float+0x2b8>)
 8007af6:	2301      	movs	r3, #1
 8007af8:	4631      	mov	r1, r6
 8007afa:	4628      	mov	r0, r5
 8007afc:	47b8      	blx	r7
 8007afe:	3001      	adds	r0, #1
 8007b00:	f43f af22 	beq.w	8007948 <_printf_float+0x98>
 8007b04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007b08:	ea59 0303 	orrs.w	r3, r9, r3
 8007b0c:	d102      	bne.n	8007b14 <_printf_float+0x264>
 8007b0e:	6823      	ldr	r3, [r4, #0]
 8007b10:	07d9      	lsls	r1, r3, #31
 8007b12:	d5d7      	bpl.n	8007ac4 <_printf_float+0x214>
 8007b14:	9b05      	ldr	r3, [sp, #20]
 8007b16:	465a      	mov	r2, fp
 8007b18:	4631      	mov	r1, r6
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	47b8      	blx	r7
 8007b1e:	3001      	adds	r0, #1
 8007b20:	f43f af12 	beq.w	8007948 <_printf_float+0x98>
 8007b24:	f04f 0a00 	mov.w	sl, #0
 8007b28:	f104 0b1a 	add.w	fp, r4, #26
 8007b2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b2e:	425b      	negs	r3, r3
 8007b30:	4553      	cmp	r3, sl
 8007b32:	dc01      	bgt.n	8007b38 <_printf_float+0x288>
 8007b34:	464b      	mov	r3, r9
 8007b36:	e794      	b.n	8007a62 <_printf_float+0x1b2>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	465a      	mov	r2, fp
 8007b3c:	4631      	mov	r1, r6
 8007b3e:	4628      	mov	r0, r5
 8007b40:	47b8      	blx	r7
 8007b42:	3001      	adds	r0, #1
 8007b44:	f43f af00 	beq.w	8007948 <_printf_float+0x98>
 8007b48:	f10a 0a01 	add.w	sl, sl, #1
 8007b4c:	e7ee      	b.n	8007b2c <_printf_float+0x27c>
 8007b4e:	bf00      	nop
 8007b50:	ffffffff 	.word	0xffffffff
 8007b54:	7fefffff 	.word	0x7fefffff
 8007b58:	0800a01c 	.word	0x0800a01c
 8007b5c:	0800a018 	.word	0x0800a018
 8007b60:	0800a024 	.word	0x0800a024
 8007b64:	0800a020 	.word	0x0800a020
 8007b68:	0800a028 	.word	0x0800a028
 8007b6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b72:	4553      	cmp	r3, sl
 8007b74:	bfa8      	it	ge
 8007b76:	4653      	movge	r3, sl
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	4699      	mov	r9, r3
 8007b7c:	dc37      	bgt.n	8007bee <_printf_float+0x33e>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	9307      	str	r3, [sp, #28]
 8007b82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b86:	f104 021a 	add.w	r2, r4, #26
 8007b8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b8c:	9907      	ldr	r1, [sp, #28]
 8007b8e:	9306      	str	r3, [sp, #24]
 8007b90:	eba3 0309 	sub.w	r3, r3, r9
 8007b94:	428b      	cmp	r3, r1
 8007b96:	dc31      	bgt.n	8007bfc <_printf_float+0x34c>
 8007b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b9a:	459a      	cmp	sl, r3
 8007b9c:	dc3b      	bgt.n	8007c16 <_printf_float+0x366>
 8007b9e:	6823      	ldr	r3, [r4, #0]
 8007ba0:	07da      	lsls	r2, r3, #31
 8007ba2:	d438      	bmi.n	8007c16 <_printf_float+0x366>
 8007ba4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ba6:	ebaa 0903 	sub.w	r9, sl, r3
 8007baa:	9b06      	ldr	r3, [sp, #24]
 8007bac:	ebaa 0303 	sub.w	r3, sl, r3
 8007bb0:	4599      	cmp	r9, r3
 8007bb2:	bfa8      	it	ge
 8007bb4:	4699      	movge	r9, r3
 8007bb6:	f1b9 0f00 	cmp.w	r9, #0
 8007bba:	dc34      	bgt.n	8007c26 <_printf_float+0x376>
 8007bbc:	f04f 0800 	mov.w	r8, #0
 8007bc0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bc4:	f104 0b1a 	add.w	fp, r4, #26
 8007bc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bca:	ebaa 0303 	sub.w	r3, sl, r3
 8007bce:	eba3 0309 	sub.w	r3, r3, r9
 8007bd2:	4543      	cmp	r3, r8
 8007bd4:	f77f af76 	ble.w	8007ac4 <_printf_float+0x214>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	465a      	mov	r2, fp
 8007bdc:	4631      	mov	r1, r6
 8007bde:	4628      	mov	r0, r5
 8007be0:	47b8      	blx	r7
 8007be2:	3001      	adds	r0, #1
 8007be4:	f43f aeb0 	beq.w	8007948 <_printf_float+0x98>
 8007be8:	f108 0801 	add.w	r8, r8, #1
 8007bec:	e7ec      	b.n	8007bc8 <_printf_float+0x318>
 8007bee:	4642      	mov	r2, r8
 8007bf0:	4631      	mov	r1, r6
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	47b8      	blx	r7
 8007bf6:	3001      	adds	r0, #1
 8007bf8:	d1c1      	bne.n	8007b7e <_printf_float+0x2ce>
 8007bfa:	e6a5      	b.n	8007948 <_printf_float+0x98>
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	4631      	mov	r1, r6
 8007c00:	4628      	mov	r0, r5
 8007c02:	9206      	str	r2, [sp, #24]
 8007c04:	47b8      	blx	r7
 8007c06:	3001      	adds	r0, #1
 8007c08:	f43f ae9e 	beq.w	8007948 <_printf_float+0x98>
 8007c0c:	9b07      	ldr	r3, [sp, #28]
 8007c0e:	9a06      	ldr	r2, [sp, #24]
 8007c10:	3301      	adds	r3, #1
 8007c12:	9307      	str	r3, [sp, #28]
 8007c14:	e7b9      	b.n	8007b8a <_printf_float+0x2da>
 8007c16:	9b05      	ldr	r3, [sp, #20]
 8007c18:	465a      	mov	r2, fp
 8007c1a:	4631      	mov	r1, r6
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	47b8      	blx	r7
 8007c20:	3001      	adds	r0, #1
 8007c22:	d1bf      	bne.n	8007ba4 <_printf_float+0x2f4>
 8007c24:	e690      	b.n	8007948 <_printf_float+0x98>
 8007c26:	9a06      	ldr	r2, [sp, #24]
 8007c28:	464b      	mov	r3, r9
 8007c2a:	4442      	add	r2, r8
 8007c2c:	4631      	mov	r1, r6
 8007c2e:	4628      	mov	r0, r5
 8007c30:	47b8      	blx	r7
 8007c32:	3001      	adds	r0, #1
 8007c34:	d1c2      	bne.n	8007bbc <_printf_float+0x30c>
 8007c36:	e687      	b.n	8007948 <_printf_float+0x98>
 8007c38:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007c3c:	f1b9 0f01 	cmp.w	r9, #1
 8007c40:	dc01      	bgt.n	8007c46 <_printf_float+0x396>
 8007c42:	07db      	lsls	r3, r3, #31
 8007c44:	d536      	bpl.n	8007cb4 <_printf_float+0x404>
 8007c46:	2301      	movs	r3, #1
 8007c48:	4642      	mov	r2, r8
 8007c4a:	4631      	mov	r1, r6
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	47b8      	blx	r7
 8007c50:	3001      	adds	r0, #1
 8007c52:	f43f ae79 	beq.w	8007948 <_printf_float+0x98>
 8007c56:	9b05      	ldr	r3, [sp, #20]
 8007c58:	465a      	mov	r2, fp
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	47b8      	blx	r7
 8007c60:	3001      	adds	r0, #1
 8007c62:	f43f ae71 	beq.w	8007948 <_printf_float+0x98>
 8007c66:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007c6a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c72:	f109 39ff 	add.w	r9, r9, #4294967295
 8007c76:	d018      	beq.n	8007caa <_printf_float+0x3fa>
 8007c78:	464b      	mov	r3, r9
 8007c7a:	f108 0201 	add.w	r2, r8, #1
 8007c7e:	4631      	mov	r1, r6
 8007c80:	4628      	mov	r0, r5
 8007c82:	47b8      	blx	r7
 8007c84:	3001      	adds	r0, #1
 8007c86:	d10c      	bne.n	8007ca2 <_printf_float+0x3f2>
 8007c88:	e65e      	b.n	8007948 <_printf_float+0x98>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	465a      	mov	r2, fp
 8007c8e:	4631      	mov	r1, r6
 8007c90:	4628      	mov	r0, r5
 8007c92:	47b8      	blx	r7
 8007c94:	3001      	adds	r0, #1
 8007c96:	f43f ae57 	beq.w	8007948 <_printf_float+0x98>
 8007c9a:	f108 0801 	add.w	r8, r8, #1
 8007c9e:	45c8      	cmp	r8, r9
 8007ca0:	dbf3      	blt.n	8007c8a <_printf_float+0x3da>
 8007ca2:	4653      	mov	r3, sl
 8007ca4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007ca8:	e6dc      	b.n	8007a64 <_printf_float+0x1b4>
 8007caa:	f04f 0800 	mov.w	r8, #0
 8007cae:	f104 0b1a 	add.w	fp, r4, #26
 8007cb2:	e7f4      	b.n	8007c9e <_printf_float+0x3ee>
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	4642      	mov	r2, r8
 8007cb8:	e7e1      	b.n	8007c7e <_printf_float+0x3ce>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	464a      	mov	r2, r9
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	f43f ae3f 	beq.w	8007948 <_printf_float+0x98>
 8007cca:	f108 0801 	add.w	r8, r8, #1
 8007cce:	68e3      	ldr	r3, [r4, #12]
 8007cd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cd2:	1a5b      	subs	r3, r3, r1
 8007cd4:	4543      	cmp	r3, r8
 8007cd6:	dcf0      	bgt.n	8007cba <_printf_float+0x40a>
 8007cd8:	e6f8      	b.n	8007acc <_printf_float+0x21c>
 8007cda:	f04f 0800 	mov.w	r8, #0
 8007cde:	f104 0919 	add.w	r9, r4, #25
 8007ce2:	e7f4      	b.n	8007cce <_printf_float+0x41e>

08007ce4 <_printf_common>:
 8007ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce8:	4616      	mov	r6, r2
 8007cea:	4698      	mov	r8, r3
 8007cec:	688a      	ldr	r2, [r1, #8]
 8007cee:	690b      	ldr	r3, [r1, #16]
 8007cf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	bfb8      	it	lt
 8007cf8:	4613      	movlt	r3, r2
 8007cfa:	6033      	str	r3, [r6, #0]
 8007cfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d00:	4607      	mov	r7, r0
 8007d02:	460c      	mov	r4, r1
 8007d04:	b10a      	cbz	r2, 8007d0a <_printf_common+0x26>
 8007d06:	3301      	adds	r3, #1
 8007d08:	6033      	str	r3, [r6, #0]
 8007d0a:	6823      	ldr	r3, [r4, #0]
 8007d0c:	0699      	lsls	r1, r3, #26
 8007d0e:	bf42      	ittt	mi
 8007d10:	6833      	ldrmi	r3, [r6, #0]
 8007d12:	3302      	addmi	r3, #2
 8007d14:	6033      	strmi	r3, [r6, #0]
 8007d16:	6825      	ldr	r5, [r4, #0]
 8007d18:	f015 0506 	ands.w	r5, r5, #6
 8007d1c:	d106      	bne.n	8007d2c <_printf_common+0x48>
 8007d1e:	f104 0a19 	add.w	sl, r4, #25
 8007d22:	68e3      	ldr	r3, [r4, #12]
 8007d24:	6832      	ldr	r2, [r6, #0]
 8007d26:	1a9b      	subs	r3, r3, r2
 8007d28:	42ab      	cmp	r3, r5
 8007d2a:	dc26      	bgt.n	8007d7a <_printf_common+0x96>
 8007d2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d30:	6822      	ldr	r2, [r4, #0]
 8007d32:	3b00      	subs	r3, #0
 8007d34:	bf18      	it	ne
 8007d36:	2301      	movne	r3, #1
 8007d38:	0692      	lsls	r2, r2, #26
 8007d3a:	d42b      	bmi.n	8007d94 <_printf_common+0xb0>
 8007d3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007d40:	4641      	mov	r1, r8
 8007d42:	4638      	mov	r0, r7
 8007d44:	47c8      	blx	r9
 8007d46:	3001      	adds	r0, #1
 8007d48:	d01e      	beq.n	8007d88 <_printf_common+0xa4>
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	6922      	ldr	r2, [r4, #16]
 8007d4e:	f003 0306 	and.w	r3, r3, #6
 8007d52:	2b04      	cmp	r3, #4
 8007d54:	bf02      	ittt	eq
 8007d56:	68e5      	ldreq	r5, [r4, #12]
 8007d58:	6833      	ldreq	r3, [r6, #0]
 8007d5a:	1aed      	subeq	r5, r5, r3
 8007d5c:	68a3      	ldr	r3, [r4, #8]
 8007d5e:	bf0c      	ite	eq
 8007d60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d64:	2500      	movne	r5, #0
 8007d66:	4293      	cmp	r3, r2
 8007d68:	bfc4      	itt	gt
 8007d6a:	1a9b      	subgt	r3, r3, r2
 8007d6c:	18ed      	addgt	r5, r5, r3
 8007d6e:	2600      	movs	r6, #0
 8007d70:	341a      	adds	r4, #26
 8007d72:	42b5      	cmp	r5, r6
 8007d74:	d11a      	bne.n	8007dac <_printf_common+0xc8>
 8007d76:	2000      	movs	r0, #0
 8007d78:	e008      	b.n	8007d8c <_printf_common+0xa8>
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	4652      	mov	r2, sl
 8007d7e:	4641      	mov	r1, r8
 8007d80:	4638      	mov	r0, r7
 8007d82:	47c8      	blx	r9
 8007d84:	3001      	adds	r0, #1
 8007d86:	d103      	bne.n	8007d90 <_printf_common+0xac>
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d90:	3501      	adds	r5, #1
 8007d92:	e7c6      	b.n	8007d22 <_printf_common+0x3e>
 8007d94:	18e1      	adds	r1, r4, r3
 8007d96:	1c5a      	adds	r2, r3, #1
 8007d98:	2030      	movs	r0, #48	@ 0x30
 8007d9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d9e:	4422      	add	r2, r4
 8007da0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007da4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007da8:	3302      	adds	r3, #2
 8007daa:	e7c7      	b.n	8007d3c <_printf_common+0x58>
 8007dac:	2301      	movs	r3, #1
 8007dae:	4622      	mov	r2, r4
 8007db0:	4641      	mov	r1, r8
 8007db2:	4638      	mov	r0, r7
 8007db4:	47c8      	blx	r9
 8007db6:	3001      	adds	r0, #1
 8007db8:	d0e6      	beq.n	8007d88 <_printf_common+0xa4>
 8007dba:	3601      	adds	r6, #1
 8007dbc:	e7d9      	b.n	8007d72 <_printf_common+0x8e>
	...

08007dc0 <_printf_i>:
 8007dc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc4:	7e0f      	ldrb	r7, [r1, #24]
 8007dc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007dc8:	2f78      	cmp	r7, #120	@ 0x78
 8007dca:	4691      	mov	r9, r2
 8007dcc:	4680      	mov	r8, r0
 8007dce:	460c      	mov	r4, r1
 8007dd0:	469a      	mov	sl, r3
 8007dd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007dd6:	d807      	bhi.n	8007de8 <_printf_i+0x28>
 8007dd8:	2f62      	cmp	r7, #98	@ 0x62
 8007dda:	d80a      	bhi.n	8007df2 <_printf_i+0x32>
 8007ddc:	2f00      	cmp	r7, #0
 8007dde:	f000 80d1 	beq.w	8007f84 <_printf_i+0x1c4>
 8007de2:	2f58      	cmp	r7, #88	@ 0x58
 8007de4:	f000 80b8 	beq.w	8007f58 <_printf_i+0x198>
 8007de8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007df0:	e03a      	b.n	8007e68 <_printf_i+0xa8>
 8007df2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007df6:	2b15      	cmp	r3, #21
 8007df8:	d8f6      	bhi.n	8007de8 <_printf_i+0x28>
 8007dfa:	a101      	add	r1, pc, #4	@ (adr r1, 8007e00 <_printf_i+0x40>)
 8007dfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e00:	08007e59 	.word	0x08007e59
 8007e04:	08007e6d 	.word	0x08007e6d
 8007e08:	08007de9 	.word	0x08007de9
 8007e0c:	08007de9 	.word	0x08007de9
 8007e10:	08007de9 	.word	0x08007de9
 8007e14:	08007de9 	.word	0x08007de9
 8007e18:	08007e6d 	.word	0x08007e6d
 8007e1c:	08007de9 	.word	0x08007de9
 8007e20:	08007de9 	.word	0x08007de9
 8007e24:	08007de9 	.word	0x08007de9
 8007e28:	08007de9 	.word	0x08007de9
 8007e2c:	08007f6b 	.word	0x08007f6b
 8007e30:	08007e97 	.word	0x08007e97
 8007e34:	08007f25 	.word	0x08007f25
 8007e38:	08007de9 	.word	0x08007de9
 8007e3c:	08007de9 	.word	0x08007de9
 8007e40:	08007f8d 	.word	0x08007f8d
 8007e44:	08007de9 	.word	0x08007de9
 8007e48:	08007e97 	.word	0x08007e97
 8007e4c:	08007de9 	.word	0x08007de9
 8007e50:	08007de9 	.word	0x08007de9
 8007e54:	08007f2d 	.word	0x08007f2d
 8007e58:	6833      	ldr	r3, [r6, #0]
 8007e5a:	1d1a      	adds	r2, r3, #4
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	6032      	str	r2, [r6, #0]
 8007e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e09c      	b.n	8007fa6 <_printf_i+0x1e6>
 8007e6c:	6833      	ldr	r3, [r6, #0]
 8007e6e:	6820      	ldr	r0, [r4, #0]
 8007e70:	1d19      	adds	r1, r3, #4
 8007e72:	6031      	str	r1, [r6, #0]
 8007e74:	0606      	lsls	r6, r0, #24
 8007e76:	d501      	bpl.n	8007e7c <_printf_i+0xbc>
 8007e78:	681d      	ldr	r5, [r3, #0]
 8007e7a:	e003      	b.n	8007e84 <_printf_i+0xc4>
 8007e7c:	0645      	lsls	r5, r0, #25
 8007e7e:	d5fb      	bpl.n	8007e78 <_printf_i+0xb8>
 8007e80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e84:	2d00      	cmp	r5, #0
 8007e86:	da03      	bge.n	8007e90 <_printf_i+0xd0>
 8007e88:	232d      	movs	r3, #45	@ 0x2d
 8007e8a:	426d      	negs	r5, r5
 8007e8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e90:	4858      	ldr	r0, [pc, #352]	@ (8007ff4 <_printf_i+0x234>)
 8007e92:	230a      	movs	r3, #10
 8007e94:	e011      	b.n	8007eba <_printf_i+0xfa>
 8007e96:	6821      	ldr	r1, [r4, #0]
 8007e98:	6833      	ldr	r3, [r6, #0]
 8007e9a:	0608      	lsls	r0, r1, #24
 8007e9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ea0:	d402      	bmi.n	8007ea8 <_printf_i+0xe8>
 8007ea2:	0649      	lsls	r1, r1, #25
 8007ea4:	bf48      	it	mi
 8007ea6:	b2ad      	uxthmi	r5, r5
 8007ea8:	2f6f      	cmp	r7, #111	@ 0x6f
 8007eaa:	4852      	ldr	r0, [pc, #328]	@ (8007ff4 <_printf_i+0x234>)
 8007eac:	6033      	str	r3, [r6, #0]
 8007eae:	bf14      	ite	ne
 8007eb0:	230a      	movne	r3, #10
 8007eb2:	2308      	moveq	r3, #8
 8007eb4:	2100      	movs	r1, #0
 8007eb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007eba:	6866      	ldr	r6, [r4, #4]
 8007ebc:	60a6      	str	r6, [r4, #8]
 8007ebe:	2e00      	cmp	r6, #0
 8007ec0:	db05      	blt.n	8007ece <_printf_i+0x10e>
 8007ec2:	6821      	ldr	r1, [r4, #0]
 8007ec4:	432e      	orrs	r6, r5
 8007ec6:	f021 0104 	bic.w	r1, r1, #4
 8007eca:	6021      	str	r1, [r4, #0]
 8007ecc:	d04b      	beq.n	8007f66 <_printf_i+0x1a6>
 8007ece:	4616      	mov	r6, r2
 8007ed0:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ed4:	fb03 5711 	mls	r7, r3, r1, r5
 8007ed8:	5dc7      	ldrb	r7, [r0, r7]
 8007eda:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ede:	462f      	mov	r7, r5
 8007ee0:	42bb      	cmp	r3, r7
 8007ee2:	460d      	mov	r5, r1
 8007ee4:	d9f4      	bls.n	8007ed0 <_printf_i+0x110>
 8007ee6:	2b08      	cmp	r3, #8
 8007ee8:	d10b      	bne.n	8007f02 <_printf_i+0x142>
 8007eea:	6823      	ldr	r3, [r4, #0]
 8007eec:	07df      	lsls	r7, r3, #31
 8007eee:	d508      	bpl.n	8007f02 <_printf_i+0x142>
 8007ef0:	6923      	ldr	r3, [r4, #16]
 8007ef2:	6861      	ldr	r1, [r4, #4]
 8007ef4:	4299      	cmp	r1, r3
 8007ef6:	bfde      	ittt	le
 8007ef8:	2330      	movle	r3, #48	@ 0x30
 8007efa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007efe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f02:	1b92      	subs	r2, r2, r6
 8007f04:	6122      	str	r2, [r4, #16]
 8007f06:	f8cd a000 	str.w	sl, [sp]
 8007f0a:	464b      	mov	r3, r9
 8007f0c:	aa03      	add	r2, sp, #12
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4640      	mov	r0, r8
 8007f12:	f7ff fee7 	bl	8007ce4 <_printf_common>
 8007f16:	3001      	adds	r0, #1
 8007f18:	d14a      	bne.n	8007fb0 <_printf_i+0x1f0>
 8007f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f1e:	b004      	add	sp, #16
 8007f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	f043 0320 	orr.w	r3, r3, #32
 8007f2a:	6023      	str	r3, [r4, #0]
 8007f2c:	4832      	ldr	r0, [pc, #200]	@ (8007ff8 <_printf_i+0x238>)
 8007f2e:	2778      	movs	r7, #120	@ 0x78
 8007f30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f34:	6823      	ldr	r3, [r4, #0]
 8007f36:	6831      	ldr	r1, [r6, #0]
 8007f38:	061f      	lsls	r7, r3, #24
 8007f3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007f3e:	d402      	bmi.n	8007f46 <_printf_i+0x186>
 8007f40:	065f      	lsls	r7, r3, #25
 8007f42:	bf48      	it	mi
 8007f44:	b2ad      	uxthmi	r5, r5
 8007f46:	6031      	str	r1, [r6, #0]
 8007f48:	07d9      	lsls	r1, r3, #31
 8007f4a:	bf44      	itt	mi
 8007f4c:	f043 0320 	orrmi.w	r3, r3, #32
 8007f50:	6023      	strmi	r3, [r4, #0]
 8007f52:	b11d      	cbz	r5, 8007f5c <_printf_i+0x19c>
 8007f54:	2310      	movs	r3, #16
 8007f56:	e7ad      	b.n	8007eb4 <_printf_i+0xf4>
 8007f58:	4826      	ldr	r0, [pc, #152]	@ (8007ff4 <_printf_i+0x234>)
 8007f5a:	e7e9      	b.n	8007f30 <_printf_i+0x170>
 8007f5c:	6823      	ldr	r3, [r4, #0]
 8007f5e:	f023 0320 	bic.w	r3, r3, #32
 8007f62:	6023      	str	r3, [r4, #0]
 8007f64:	e7f6      	b.n	8007f54 <_printf_i+0x194>
 8007f66:	4616      	mov	r6, r2
 8007f68:	e7bd      	b.n	8007ee6 <_printf_i+0x126>
 8007f6a:	6833      	ldr	r3, [r6, #0]
 8007f6c:	6825      	ldr	r5, [r4, #0]
 8007f6e:	6961      	ldr	r1, [r4, #20]
 8007f70:	1d18      	adds	r0, r3, #4
 8007f72:	6030      	str	r0, [r6, #0]
 8007f74:	062e      	lsls	r6, r5, #24
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	d501      	bpl.n	8007f7e <_printf_i+0x1be>
 8007f7a:	6019      	str	r1, [r3, #0]
 8007f7c:	e002      	b.n	8007f84 <_printf_i+0x1c4>
 8007f7e:	0668      	lsls	r0, r5, #25
 8007f80:	d5fb      	bpl.n	8007f7a <_printf_i+0x1ba>
 8007f82:	8019      	strh	r1, [r3, #0]
 8007f84:	2300      	movs	r3, #0
 8007f86:	6123      	str	r3, [r4, #16]
 8007f88:	4616      	mov	r6, r2
 8007f8a:	e7bc      	b.n	8007f06 <_printf_i+0x146>
 8007f8c:	6833      	ldr	r3, [r6, #0]
 8007f8e:	1d1a      	adds	r2, r3, #4
 8007f90:	6032      	str	r2, [r6, #0]
 8007f92:	681e      	ldr	r6, [r3, #0]
 8007f94:	6862      	ldr	r2, [r4, #4]
 8007f96:	2100      	movs	r1, #0
 8007f98:	4630      	mov	r0, r6
 8007f9a:	f7f8 f9b9 	bl	8000310 <memchr>
 8007f9e:	b108      	cbz	r0, 8007fa4 <_printf_i+0x1e4>
 8007fa0:	1b80      	subs	r0, r0, r6
 8007fa2:	6060      	str	r0, [r4, #4]
 8007fa4:	6863      	ldr	r3, [r4, #4]
 8007fa6:	6123      	str	r3, [r4, #16]
 8007fa8:	2300      	movs	r3, #0
 8007faa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fae:	e7aa      	b.n	8007f06 <_printf_i+0x146>
 8007fb0:	6923      	ldr	r3, [r4, #16]
 8007fb2:	4632      	mov	r2, r6
 8007fb4:	4649      	mov	r1, r9
 8007fb6:	4640      	mov	r0, r8
 8007fb8:	47d0      	blx	sl
 8007fba:	3001      	adds	r0, #1
 8007fbc:	d0ad      	beq.n	8007f1a <_printf_i+0x15a>
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	079b      	lsls	r3, r3, #30
 8007fc2:	d413      	bmi.n	8007fec <_printf_i+0x22c>
 8007fc4:	68e0      	ldr	r0, [r4, #12]
 8007fc6:	9b03      	ldr	r3, [sp, #12]
 8007fc8:	4298      	cmp	r0, r3
 8007fca:	bfb8      	it	lt
 8007fcc:	4618      	movlt	r0, r3
 8007fce:	e7a6      	b.n	8007f1e <_printf_i+0x15e>
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	4632      	mov	r2, r6
 8007fd4:	4649      	mov	r1, r9
 8007fd6:	4640      	mov	r0, r8
 8007fd8:	47d0      	blx	sl
 8007fda:	3001      	adds	r0, #1
 8007fdc:	d09d      	beq.n	8007f1a <_printf_i+0x15a>
 8007fde:	3501      	adds	r5, #1
 8007fe0:	68e3      	ldr	r3, [r4, #12]
 8007fe2:	9903      	ldr	r1, [sp, #12]
 8007fe4:	1a5b      	subs	r3, r3, r1
 8007fe6:	42ab      	cmp	r3, r5
 8007fe8:	dcf2      	bgt.n	8007fd0 <_printf_i+0x210>
 8007fea:	e7eb      	b.n	8007fc4 <_printf_i+0x204>
 8007fec:	2500      	movs	r5, #0
 8007fee:	f104 0619 	add.w	r6, r4, #25
 8007ff2:	e7f5      	b.n	8007fe0 <_printf_i+0x220>
 8007ff4:	0800a02a 	.word	0x0800a02a
 8007ff8:	0800a03b 	.word	0x0800a03b

08007ffc <std>:
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	b510      	push	{r4, lr}
 8008000:	4604      	mov	r4, r0
 8008002:	e9c0 3300 	strd	r3, r3, [r0]
 8008006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800800a:	6083      	str	r3, [r0, #8]
 800800c:	8181      	strh	r1, [r0, #12]
 800800e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008010:	81c2      	strh	r2, [r0, #14]
 8008012:	6183      	str	r3, [r0, #24]
 8008014:	4619      	mov	r1, r3
 8008016:	2208      	movs	r2, #8
 8008018:	305c      	adds	r0, #92	@ 0x5c
 800801a:	f000 f906 	bl	800822a <memset>
 800801e:	4b0d      	ldr	r3, [pc, #52]	@ (8008054 <std+0x58>)
 8008020:	6263      	str	r3, [r4, #36]	@ 0x24
 8008022:	4b0d      	ldr	r3, [pc, #52]	@ (8008058 <std+0x5c>)
 8008024:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008026:	4b0d      	ldr	r3, [pc, #52]	@ (800805c <std+0x60>)
 8008028:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800802a:	4b0d      	ldr	r3, [pc, #52]	@ (8008060 <std+0x64>)
 800802c:	6323      	str	r3, [r4, #48]	@ 0x30
 800802e:	4b0d      	ldr	r3, [pc, #52]	@ (8008064 <std+0x68>)
 8008030:	6224      	str	r4, [r4, #32]
 8008032:	429c      	cmp	r4, r3
 8008034:	d006      	beq.n	8008044 <std+0x48>
 8008036:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800803a:	4294      	cmp	r4, r2
 800803c:	d002      	beq.n	8008044 <std+0x48>
 800803e:	33d0      	adds	r3, #208	@ 0xd0
 8008040:	429c      	cmp	r4, r3
 8008042:	d105      	bne.n	8008050 <std+0x54>
 8008044:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800804c:	f000 b96a 	b.w	8008324 <__retarget_lock_init_recursive>
 8008050:	bd10      	pop	{r4, pc}
 8008052:	bf00      	nop
 8008054:	080081a5 	.word	0x080081a5
 8008058:	080081c7 	.word	0x080081c7
 800805c:	080081ff 	.word	0x080081ff
 8008060:	08008223 	.word	0x08008223
 8008064:	24000694 	.word	0x24000694

08008068 <stdio_exit_handler>:
 8008068:	4a02      	ldr	r2, [pc, #8]	@ (8008074 <stdio_exit_handler+0xc>)
 800806a:	4903      	ldr	r1, [pc, #12]	@ (8008078 <stdio_exit_handler+0x10>)
 800806c:	4803      	ldr	r0, [pc, #12]	@ (800807c <stdio_exit_handler+0x14>)
 800806e:	f000 b869 	b.w	8008144 <_fwalk_sglue>
 8008072:	bf00      	nop
 8008074:	24000010 	.word	0x24000010
 8008078:	08009b7d 	.word	0x08009b7d
 800807c:	24000020 	.word	0x24000020

08008080 <cleanup_stdio>:
 8008080:	6841      	ldr	r1, [r0, #4]
 8008082:	4b0c      	ldr	r3, [pc, #48]	@ (80080b4 <cleanup_stdio+0x34>)
 8008084:	4299      	cmp	r1, r3
 8008086:	b510      	push	{r4, lr}
 8008088:	4604      	mov	r4, r0
 800808a:	d001      	beq.n	8008090 <cleanup_stdio+0x10>
 800808c:	f001 fd76 	bl	8009b7c <_fflush_r>
 8008090:	68a1      	ldr	r1, [r4, #8]
 8008092:	4b09      	ldr	r3, [pc, #36]	@ (80080b8 <cleanup_stdio+0x38>)
 8008094:	4299      	cmp	r1, r3
 8008096:	d002      	beq.n	800809e <cleanup_stdio+0x1e>
 8008098:	4620      	mov	r0, r4
 800809a:	f001 fd6f 	bl	8009b7c <_fflush_r>
 800809e:	68e1      	ldr	r1, [r4, #12]
 80080a0:	4b06      	ldr	r3, [pc, #24]	@ (80080bc <cleanup_stdio+0x3c>)
 80080a2:	4299      	cmp	r1, r3
 80080a4:	d004      	beq.n	80080b0 <cleanup_stdio+0x30>
 80080a6:	4620      	mov	r0, r4
 80080a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080ac:	f001 bd66 	b.w	8009b7c <_fflush_r>
 80080b0:	bd10      	pop	{r4, pc}
 80080b2:	bf00      	nop
 80080b4:	24000694 	.word	0x24000694
 80080b8:	240006fc 	.word	0x240006fc
 80080bc:	24000764 	.word	0x24000764

080080c0 <global_stdio_init.part.0>:
 80080c0:	b510      	push	{r4, lr}
 80080c2:	4b0b      	ldr	r3, [pc, #44]	@ (80080f0 <global_stdio_init.part.0+0x30>)
 80080c4:	4c0b      	ldr	r4, [pc, #44]	@ (80080f4 <global_stdio_init.part.0+0x34>)
 80080c6:	4a0c      	ldr	r2, [pc, #48]	@ (80080f8 <global_stdio_init.part.0+0x38>)
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	4620      	mov	r0, r4
 80080cc:	2200      	movs	r2, #0
 80080ce:	2104      	movs	r1, #4
 80080d0:	f7ff ff94 	bl	8007ffc <std>
 80080d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80080d8:	2201      	movs	r2, #1
 80080da:	2109      	movs	r1, #9
 80080dc:	f7ff ff8e 	bl	8007ffc <std>
 80080e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80080e4:	2202      	movs	r2, #2
 80080e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080ea:	2112      	movs	r1, #18
 80080ec:	f7ff bf86 	b.w	8007ffc <std>
 80080f0:	240007cc 	.word	0x240007cc
 80080f4:	24000694 	.word	0x24000694
 80080f8:	08008069 	.word	0x08008069

080080fc <__sfp_lock_acquire>:
 80080fc:	4801      	ldr	r0, [pc, #4]	@ (8008104 <__sfp_lock_acquire+0x8>)
 80080fe:	f000 b912 	b.w	8008326 <__retarget_lock_acquire_recursive>
 8008102:	bf00      	nop
 8008104:	240007d5 	.word	0x240007d5

08008108 <__sfp_lock_release>:
 8008108:	4801      	ldr	r0, [pc, #4]	@ (8008110 <__sfp_lock_release+0x8>)
 800810a:	f000 b90d 	b.w	8008328 <__retarget_lock_release_recursive>
 800810e:	bf00      	nop
 8008110:	240007d5 	.word	0x240007d5

08008114 <__sinit>:
 8008114:	b510      	push	{r4, lr}
 8008116:	4604      	mov	r4, r0
 8008118:	f7ff fff0 	bl	80080fc <__sfp_lock_acquire>
 800811c:	6a23      	ldr	r3, [r4, #32]
 800811e:	b11b      	cbz	r3, 8008128 <__sinit+0x14>
 8008120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008124:	f7ff bff0 	b.w	8008108 <__sfp_lock_release>
 8008128:	4b04      	ldr	r3, [pc, #16]	@ (800813c <__sinit+0x28>)
 800812a:	6223      	str	r3, [r4, #32]
 800812c:	4b04      	ldr	r3, [pc, #16]	@ (8008140 <__sinit+0x2c>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1f5      	bne.n	8008120 <__sinit+0xc>
 8008134:	f7ff ffc4 	bl	80080c0 <global_stdio_init.part.0>
 8008138:	e7f2      	b.n	8008120 <__sinit+0xc>
 800813a:	bf00      	nop
 800813c:	08008081 	.word	0x08008081
 8008140:	240007cc 	.word	0x240007cc

08008144 <_fwalk_sglue>:
 8008144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008148:	4607      	mov	r7, r0
 800814a:	4688      	mov	r8, r1
 800814c:	4614      	mov	r4, r2
 800814e:	2600      	movs	r6, #0
 8008150:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008154:	f1b9 0901 	subs.w	r9, r9, #1
 8008158:	d505      	bpl.n	8008166 <_fwalk_sglue+0x22>
 800815a:	6824      	ldr	r4, [r4, #0]
 800815c:	2c00      	cmp	r4, #0
 800815e:	d1f7      	bne.n	8008150 <_fwalk_sglue+0xc>
 8008160:	4630      	mov	r0, r6
 8008162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008166:	89ab      	ldrh	r3, [r5, #12]
 8008168:	2b01      	cmp	r3, #1
 800816a:	d907      	bls.n	800817c <_fwalk_sglue+0x38>
 800816c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008170:	3301      	adds	r3, #1
 8008172:	d003      	beq.n	800817c <_fwalk_sglue+0x38>
 8008174:	4629      	mov	r1, r5
 8008176:	4638      	mov	r0, r7
 8008178:	47c0      	blx	r8
 800817a:	4306      	orrs	r6, r0
 800817c:	3568      	adds	r5, #104	@ 0x68
 800817e:	e7e9      	b.n	8008154 <_fwalk_sglue+0x10>

08008180 <iprintf>:
 8008180:	b40f      	push	{r0, r1, r2, r3}
 8008182:	b507      	push	{r0, r1, r2, lr}
 8008184:	4906      	ldr	r1, [pc, #24]	@ (80081a0 <iprintf+0x20>)
 8008186:	ab04      	add	r3, sp, #16
 8008188:	6808      	ldr	r0, [r1, #0]
 800818a:	f853 2b04 	ldr.w	r2, [r3], #4
 800818e:	6881      	ldr	r1, [r0, #8]
 8008190:	9301      	str	r3, [sp, #4]
 8008192:	f001 fb57 	bl	8009844 <_vfiprintf_r>
 8008196:	b003      	add	sp, #12
 8008198:	f85d eb04 	ldr.w	lr, [sp], #4
 800819c:	b004      	add	sp, #16
 800819e:	4770      	bx	lr
 80081a0:	2400001c 	.word	0x2400001c

080081a4 <__sread>:
 80081a4:	b510      	push	{r4, lr}
 80081a6:	460c      	mov	r4, r1
 80081a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081ac:	f000 f86c 	bl	8008288 <_read_r>
 80081b0:	2800      	cmp	r0, #0
 80081b2:	bfab      	itete	ge
 80081b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80081b6:	89a3      	ldrhlt	r3, [r4, #12]
 80081b8:	181b      	addge	r3, r3, r0
 80081ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80081be:	bfac      	ite	ge
 80081c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80081c2:	81a3      	strhlt	r3, [r4, #12]
 80081c4:	bd10      	pop	{r4, pc}

080081c6 <__swrite>:
 80081c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081ca:	461f      	mov	r7, r3
 80081cc:	898b      	ldrh	r3, [r1, #12]
 80081ce:	05db      	lsls	r3, r3, #23
 80081d0:	4605      	mov	r5, r0
 80081d2:	460c      	mov	r4, r1
 80081d4:	4616      	mov	r6, r2
 80081d6:	d505      	bpl.n	80081e4 <__swrite+0x1e>
 80081d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081dc:	2302      	movs	r3, #2
 80081de:	2200      	movs	r2, #0
 80081e0:	f000 f840 	bl	8008264 <_lseek_r>
 80081e4:	89a3      	ldrh	r3, [r4, #12]
 80081e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081ee:	81a3      	strh	r3, [r4, #12]
 80081f0:	4632      	mov	r2, r6
 80081f2:	463b      	mov	r3, r7
 80081f4:	4628      	mov	r0, r5
 80081f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081fa:	f000 b857 	b.w	80082ac <_write_r>

080081fe <__sseek>:
 80081fe:	b510      	push	{r4, lr}
 8008200:	460c      	mov	r4, r1
 8008202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008206:	f000 f82d 	bl	8008264 <_lseek_r>
 800820a:	1c43      	adds	r3, r0, #1
 800820c:	89a3      	ldrh	r3, [r4, #12]
 800820e:	bf15      	itete	ne
 8008210:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008212:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008216:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800821a:	81a3      	strheq	r3, [r4, #12]
 800821c:	bf18      	it	ne
 800821e:	81a3      	strhne	r3, [r4, #12]
 8008220:	bd10      	pop	{r4, pc}

08008222 <__sclose>:
 8008222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008226:	f000 b80d 	b.w	8008244 <_close_r>

0800822a <memset>:
 800822a:	4402      	add	r2, r0
 800822c:	4603      	mov	r3, r0
 800822e:	4293      	cmp	r3, r2
 8008230:	d100      	bne.n	8008234 <memset+0xa>
 8008232:	4770      	bx	lr
 8008234:	f803 1b01 	strb.w	r1, [r3], #1
 8008238:	e7f9      	b.n	800822e <memset+0x4>
	...

0800823c <_localeconv_r>:
 800823c:	4800      	ldr	r0, [pc, #0]	@ (8008240 <_localeconv_r+0x4>)
 800823e:	4770      	bx	lr
 8008240:	2400015c 	.word	0x2400015c

08008244 <_close_r>:
 8008244:	b538      	push	{r3, r4, r5, lr}
 8008246:	4d06      	ldr	r5, [pc, #24]	@ (8008260 <_close_r+0x1c>)
 8008248:	2300      	movs	r3, #0
 800824a:	4604      	mov	r4, r0
 800824c:	4608      	mov	r0, r1
 800824e:	602b      	str	r3, [r5, #0]
 8008250:	f7f8 fe32 	bl	8000eb8 <_close>
 8008254:	1c43      	adds	r3, r0, #1
 8008256:	d102      	bne.n	800825e <_close_r+0x1a>
 8008258:	682b      	ldr	r3, [r5, #0]
 800825a:	b103      	cbz	r3, 800825e <_close_r+0x1a>
 800825c:	6023      	str	r3, [r4, #0]
 800825e:	bd38      	pop	{r3, r4, r5, pc}
 8008260:	240007d0 	.word	0x240007d0

08008264 <_lseek_r>:
 8008264:	b538      	push	{r3, r4, r5, lr}
 8008266:	4d07      	ldr	r5, [pc, #28]	@ (8008284 <_lseek_r+0x20>)
 8008268:	4604      	mov	r4, r0
 800826a:	4608      	mov	r0, r1
 800826c:	4611      	mov	r1, r2
 800826e:	2200      	movs	r2, #0
 8008270:	602a      	str	r2, [r5, #0]
 8008272:	461a      	mov	r2, r3
 8008274:	f7f8 fe47 	bl	8000f06 <_lseek>
 8008278:	1c43      	adds	r3, r0, #1
 800827a:	d102      	bne.n	8008282 <_lseek_r+0x1e>
 800827c:	682b      	ldr	r3, [r5, #0]
 800827e:	b103      	cbz	r3, 8008282 <_lseek_r+0x1e>
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	bd38      	pop	{r3, r4, r5, pc}
 8008284:	240007d0 	.word	0x240007d0

08008288 <_read_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	4d07      	ldr	r5, [pc, #28]	@ (80082a8 <_read_r+0x20>)
 800828c:	4604      	mov	r4, r0
 800828e:	4608      	mov	r0, r1
 8008290:	4611      	mov	r1, r2
 8008292:	2200      	movs	r2, #0
 8008294:	602a      	str	r2, [r5, #0]
 8008296:	461a      	mov	r2, r3
 8008298:	f7f8 fdf1 	bl	8000e7e <_read>
 800829c:	1c43      	adds	r3, r0, #1
 800829e:	d102      	bne.n	80082a6 <_read_r+0x1e>
 80082a0:	682b      	ldr	r3, [r5, #0]
 80082a2:	b103      	cbz	r3, 80082a6 <_read_r+0x1e>
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	bd38      	pop	{r3, r4, r5, pc}
 80082a8:	240007d0 	.word	0x240007d0

080082ac <_write_r>:
 80082ac:	b538      	push	{r3, r4, r5, lr}
 80082ae:	4d07      	ldr	r5, [pc, #28]	@ (80082cc <_write_r+0x20>)
 80082b0:	4604      	mov	r4, r0
 80082b2:	4608      	mov	r0, r1
 80082b4:	4611      	mov	r1, r2
 80082b6:	2200      	movs	r2, #0
 80082b8:	602a      	str	r2, [r5, #0]
 80082ba:	461a      	mov	r2, r3
 80082bc:	f7f8 fc2a 	bl	8000b14 <_write>
 80082c0:	1c43      	adds	r3, r0, #1
 80082c2:	d102      	bne.n	80082ca <_write_r+0x1e>
 80082c4:	682b      	ldr	r3, [r5, #0]
 80082c6:	b103      	cbz	r3, 80082ca <_write_r+0x1e>
 80082c8:	6023      	str	r3, [r4, #0]
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
 80082cc:	240007d0 	.word	0x240007d0

080082d0 <__errno>:
 80082d0:	4b01      	ldr	r3, [pc, #4]	@ (80082d8 <__errno+0x8>)
 80082d2:	6818      	ldr	r0, [r3, #0]
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	2400001c 	.word	0x2400001c

080082dc <__libc_init_array>:
 80082dc:	b570      	push	{r4, r5, r6, lr}
 80082de:	4d0d      	ldr	r5, [pc, #52]	@ (8008314 <__libc_init_array+0x38>)
 80082e0:	4c0d      	ldr	r4, [pc, #52]	@ (8008318 <__libc_init_array+0x3c>)
 80082e2:	1b64      	subs	r4, r4, r5
 80082e4:	10a4      	asrs	r4, r4, #2
 80082e6:	2600      	movs	r6, #0
 80082e8:	42a6      	cmp	r6, r4
 80082ea:	d109      	bne.n	8008300 <__libc_init_array+0x24>
 80082ec:	4d0b      	ldr	r5, [pc, #44]	@ (800831c <__libc_init_array+0x40>)
 80082ee:	4c0c      	ldr	r4, [pc, #48]	@ (8008320 <__libc_init_array+0x44>)
 80082f0:	f001 fe52 	bl	8009f98 <_init>
 80082f4:	1b64      	subs	r4, r4, r5
 80082f6:	10a4      	asrs	r4, r4, #2
 80082f8:	2600      	movs	r6, #0
 80082fa:	42a6      	cmp	r6, r4
 80082fc:	d105      	bne.n	800830a <__libc_init_array+0x2e>
 80082fe:	bd70      	pop	{r4, r5, r6, pc}
 8008300:	f855 3b04 	ldr.w	r3, [r5], #4
 8008304:	4798      	blx	r3
 8008306:	3601      	adds	r6, #1
 8008308:	e7ee      	b.n	80082e8 <__libc_init_array+0xc>
 800830a:	f855 3b04 	ldr.w	r3, [r5], #4
 800830e:	4798      	blx	r3
 8008310:	3601      	adds	r6, #1
 8008312:	e7f2      	b.n	80082fa <__libc_init_array+0x1e>
 8008314:	0800a394 	.word	0x0800a394
 8008318:	0800a394 	.word	0x0800a394
 800831c:	0800a394 	.word	0x0800a394
 8008320:	0800a398 	.word	0x0800a398

08008324 <__retarget_lock_init_recursive>:
 8008324:	4770      	bx	lr

08008326 <__retarget_lock_acquire_recursive>:
 8008326:	4770      	bx	lr

08008328 <__retarget_lock_release_recursive>:
 8008328:	4770      	bx	lr

0800832a <quorem>:
 800832a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800832e:	6903      	ldr	r3, [r0, #16]
 8008330:	690c      	ldr	r4, [r1, #16]
 8008332:	42a3      	cmp	r3, r4
 8008334:	4607      	mov	r7, r0
 8008336:	db7e      	blt.n	8008436 <quorem+0x10c>
 8008338:	3c01      	subs	r4, #1
 800833a:	f101 0814 	add.w	r8, r1, #20
 800833e:	00a3      	lsls	r3, r4, #2
 8008340:	f100 0514 	add.w	r5, r0, #20
 8008344:	9300      	str	r3, [sp, #0]
 8008346:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800834a:	9301      	str	r3, [sp, #4]
 800834c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008350:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008354:	3301      	adds	r3, #1
 8008356:	429a      	cmp	r2, r3
 8008358:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800835c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008360:	d32e      	bcc.n	80083c0 <quorem+0x96>
 8008362:	f04f 0a00 	mov.w	sl, #0
 8008366:	46c4      	mov	ip, r8
 8008368:	46ae      	mov	lr, r5
 800836a:	46d3      	mov	fp, sl
 800836c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008370:	b298      	uxth	r0, r3
 8008372:	fb06 a000 	mla	r0, r6, r0, sl
 8008376:	0c02      	lsrs	r2, r0, #16
 8008378:	0c1b      	lsrs	r3, r3, #16
 800837a:	fb06 2303 	mla	r3, r6, r3, r2
 800837e:	f8de 2000 	ldr.w	r2, [lr]
 8008382:	b280      	uxth	r0, r0
 8008384:	b292      	uxth	r2, r2
 8008386:	1a12      	subs	r2, r2, r0
 8008388:	445a      	add	r2, fp
 800838a:	f8de 0000 	ldr.w	r0, [lr]
 800838e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008392:	b29b      	uxth	r3, r3
 8008394:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008398:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800839c:	b292      	uxth	r2, r2
 800839e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80083a2:	45e1      	cmp	r9, ip
 80083a4:	f84e 2b04 	str.w	r2, [lr], #4
 80083a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80083ac:	d2de      	bcs.n	800836c <quorem+0x42>
 80083ae:	9b00      	ldr	r3, [sp, #0]
 80083b0:	58eb      	ldr	r3, [r5, r3]
 80083b2:	b92b      	cbnz	r3, 80083c0 <quorem+0x96>
 80083b4:	9b01      	ldr	r3, [sp, #4]
 80083b6:	3b04      	subs	r3, #4
 80083b8:	429d      	cmp	r5, r3
 80083ba:	461a      	mov	r2, r3
 80083bc:	d32f      	bcc.n	800841e <quorem+0xf4>
 80083be:	613c      	str	r4, [r7, #16]
 80083c0:	4638      	mov	r0, r7
 80083c2:	f001 f90d 	bl	80095e0 <__mcmp>
 80083c6:	2800      	cmp	r0, #0
 80083c8:	db25      	blt.n	8008416 <quorem+0xec>
 80083ca:	4629      	mov	r1, r5
 80083cc:	2000      	movs	r0, #0
 80083ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80083d2:	f8d1 c000 	ldr.w	ip, [r1]
 80083d6:	fa1f fe82 	uxth.w	lr, r2
 80083da:	fa1f f38c 	uxth.w	r3, ip
 80083de:	eba3 030e 	sub.w	r3, r3, lr
 80083e2:	4403      	add	r3, r0
 80083e4:	0c12      	lsrs	r2, r2, #16
 80083e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80083ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083f4:	45c1      	cmp	r9, r8
 80083f6:	f841 3b04 	str.w	r3, [r1], #4
 80083fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80083fe:	d2e6      	bcs.n	80083ce <quorem+0xa4>
 8008400:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008404:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008408:	b922      	cbnz	r2, 8008414 <quorem+0xea>
 800840a:	3b04      	subs	r3, #4
 800840c:	429d      	cmp	r5, r3
 800840e:	461a      	mov	r2, r3
 8008410:	d30b      	bcc.n	800842a <quorem+0x100>
 8008412:	613c      	str	r4, [r7, #16]
 8008414:	3601      	adds	r6, #1
 8008416:	4630      	mov	r0, r6
 8008418:	b003      	add	sp, #12
 800841a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800841e:	6812      	ldr	r2, [r2, #0]
 8008420:	3b04      	subs	r3, #4
 8008422:	2a00      	cmp	r2, #0
 8008424:	d1cb      	bne.n	80083be <quorem+0x94>
 8008426:	3c01      	subs	r4, #1
 8008428:	e7c6      	b.n	80083b8 <quorem+0x8e>
 800842a:	6812      	ldr	r2, [r2, #0]
 800842c:	3b04      	subs	r3, #4
 800842e:	2a00      	cmp	r2, #0
 8008430:	d1ef      	bne.n	8008412 <quorem+0xe8>
 8008432:	3c01      	subs	r4, #1
 8008434:	e7ea      	b.n	800840c <quorem+0xe2>
 8008436:	2000      	movs	r0, #0
 8008438:	e7ee      	b.n	8008418 <quorem+0xee>
 800843a:	0000      	movs	r0, r0
 800843c:	0000      	movs	r0, r0
	...

08008440 <_dtoa_r>:
 8008440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	ed2d 8b02 	vpush	{d8}
 8008448:	69c7      	ldr	r7, [r0, #28]
 800844a:	b091      	sub	sp, #68	@ 0x44
 800844c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008450:	ec55 4b10 	vmov	r4, r5, d0
 8008454:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008456:	9107      	str	r1, [sp, #28]
 8008458:	4681      	mov	r9, r0
 800845a:	9209      	str	r2, [sp, #36]	@ 0x24
 800845c:	930d      	str	r3, [sp, #52]	@ 0x34
 800845e:	b97f      	cbnz	r7, 8008480 <_dtoa_r+0x40>
 8008460:	2010      	movs	r0, #16
 8008462:	f000 fd95 	bl	8008f90 <malloc>
 8008466:	4602      	mov	r2, r0
 8008468:	f8c9 001c 	str.w	r0, [r9, #28]
 800846c:	b920      	cbnz	r0, 8008478 <_dtoa_r+0x38>
 800846e:	4ba0      	ldr	r3, [pc, #640]	@ (80086f0 <_dtoa_r+0x2b0>)
 8008470:	21ef      	movs	r1, #239	@ 0xef
 8008472:	48a0      	ldr	r0, [pc, #640]	@ (80086f4 <_dtoa_r+0x2b4>)
 8008474:	f001 fc5c 	bl	8009d30 <__assert_func>
 8008478:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800847c:	6007      	str	r7, [r0, #0]
 800847e:	60c7      	str	r7, [r0, #12]
 8008480:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008484:	6819      	ldr	r1, [r3, #0]
 8008486:	b159      	cbz	r1, 80084a0 <_dtoa_r+0x60>
 8008488:	685a      	ldr	r2, [r3, #4]
 800848a:	604a      	str	r2, [r1, #4]
 800848c:	2301      	movs	r3, #1
 800848e:	4093      	lsls	r3, r2
 8008490:	608b      	str	r3, [r1, #8]
 8008492:	4648      	mov	r0, r9
 8008494:	f000 fe72 	bl	800917c <_Bfree>
 8008498:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800849c:	2200      	movs	r2, #0
 800849e:	601a      	str	r2, [r3, #0]
 80084a0:	1e2b      	subs	r3, r5, #0
 80084a2:	bfbb      	ittet	lt
 80084a4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80084a8:	9303      	strlt	r3, [sp, #12]
 80084aa:	2300      	movge	r3, #0
 80084ac:	2201      	movlt	r2, #1
 80084ae:	bfac      	ite	ge
 80084b0:	6033      	strge	r3, [r6, #0]
 80084b2:	6032      	strlt	r2, [r6, #0]
 80084b4:	4b90      	ldr	r3, [pc, #576]	@ (80086f8 <_dtoa_r+0x2b8>)
 80084b6:	9e03      	ldr	r6, [sp, #12]
 80084b8:	43b3      	bics	r3, r6
 80084ba:	d110      	bne.n	80084de <_dtoa_r+0x9e>
 80084bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80084be:	f242 730f 	movw	r3, #9999	@ 0x270f
 80084c2:	6013      	str	r3, [r2, #0]
 80084c4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80084c8:	4323      	orrs	r3, r4
 80084ca:	f000 84e6 	beq.w	8008e9a <_dtoa_r+0xa5a>
 80084ce:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084d0:	4f8a      	ldr	r7, [pc, #552]	@ (80086fc <_dtoa_r+0x2bc>)
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	f000 84e8 	beq.w	8008ea8 <_dtoa_r+0xa68>
 80084d8:	1cfb      	adds	r3, r7, #3
 80084da:	f000 bce3 	b.w	8008ea4 <_dtoa_r+0xa64>
 80084de:	ed9d 8b02 	vldr	d8, [sp, #8]
 80084e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80084e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084ea:	d10a      	bne.n	8008502 <_dtoa_r+0xc2>
 80084ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80084ee:	2301      	movs	r3, #1
 80084f0:	6013      	str	r3, [r2, #0]
 80084f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80084f4:	b113      	cbz	r3, 80084fc <_dtoa_r+0xbc>
 80084f6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80084f8:	4b81      	ldr	r3, [pc, #516]	@ (8008700 <_dtoa_r+0x2c0>)
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	4f81      	ldr	r7, [pc, #516]	@ (8008704 <_dtoa_r+0x2c4>)
 80084fe:	f000 bcd3 	b.w	8008ea8 <_dtoa_r+0xa68>
 8008502:	aa0e      	add	r2, sp, #56	@ 0x38
 8008504:	a90f      	add	r1, sp, #60	@ 0x3c
 8008506:	4648      	mov	r0, r9
 8008508:	eeb0 0b48 	vmov.f64	d0, d8
 800850c:	f001 f918 	bl	8009740 <__d2b>
 8008510:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8008514:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008516:	9001      	str	r0, [sp, #4]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d045      	beq.n	80085a8 <_dtoa_r+0x168>
 800851c:	eeb0 7b48 	vmov.f64	d7, d8
 8008520:	ee18 1a90 	vmov	r1, s17
 8008524:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008528:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800852c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008530:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008534:	2500      	movs	r5, #0
 8008536:	ee07 1a90 	vmov	s15, r1
 800853a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800853e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80086d8 <_dtoa_r+0x298>
 8008542:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008546:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80086e0 <_dtoa_r+0x2a0>
 800854a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800854e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80086e8 <_dtoa_r+0x2a8>
 8008552:	ee07 3a90 	vmov	s15, r3
 8008556:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800855a:	eeb0 7b46 	vmov.f64	d7, d6
 800855e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008562:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008566:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800856a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800856e:	ee16 8a90 	vmov	r8, s13
 8008572:	d508      	bpl.n	8008586 <_dtoa_r+0x146>
 8008574:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008578:	eeb4 6b47 	vcmp.f64	d6, d7
 800857c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008580:	bf18      	it	ne
 8008582:	f108 38ff 	addne.w	r8, r8, #4294967295
 8008586:	f1b8 0f16 	cmp.w	r8, #22
 800858a:	d82b      	bhi.n	80085e4 <_dtoa_r+0x1a4>
 800858c:	495e      	ldr	r1, [pc, #376]	@ (8008708 <_dtoa_r+0x2c8>)
 800858e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8008592:	ed91 7b00 	vldr	d7, [r1]
 8008596:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800859a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800859e:	d501      	bpl.n	80085a4 <_dtoa_r+0x164>
 80085a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80085a4:	2100      	movs	r1, #0
 80085a6:	e01e      	b.n	80085e6 <_dtoa_r+0x1a6>
 80085a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085aa:	4413      	add	r3, r2
 80085ac:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80085b0:	2920      	cmp	r1, #32
 80085b2:	bfc1      	itttt	gt
 80085b4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80085b8:	408e      	lslgt	r6, r1
 80085ba:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80085be:	fa24 f101 	lsrgt.w	r1, r4, r1
 80085c2:	bfd6      	itet	le
 80085c4:	f1c1 0120 	rsble	r1, r1, #32
 80085c8:	4331      	orrgt	r1, r6
 80085ca:	fa04 f101 	lslle.w	r1, r4, r1
 80085ce:	ee07 1a90 	vmov	s15, r1
 80085d2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80085d6:	3b01      	subs	r3, #1
 80085d8:	ee17 1a90 	vmov	r1, s15
 80085dc:	2501      	movs	r5, #1
 80085de:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80085e2:	e7a8      	b.n	8008536 <_dtoa_r+0xf6>
 80085e4:	2101      	movs	r1, #1
 80085e6:	1ad2      	subs	r2, r2, r3
 80085e8:	1e53      	subs	r3, r2, #1
 80085ea:	9306      	str	r3, [sp, #24]
 80085ec:	bf45      	ittet	mi
 80085ee:	f1c2 0301 	rsbmi	r3, r2, #1
 80085f2:	9304      	strmi	r3, [sp, #16]
 80085f4:	2300      	movpl	r3, #0
 80085f6:	2300      	movmi	r3, #0
 80085f8:	bf4c      	ite	mi
 80085fa:	9306      	strmi	r3, [sp, #24]
 80085fc:	9304      	strpl	r3, [sp, #16]
 80085fe:	f1b8 0f00 	cmp.w	r8, #0
 8008602:	910c      	str	r1, [sp, #48]	@ 0x30
 8008604:	db18      	blt.n	8008638 <_dtoa_r+0x1f8>
 8008606:	9b06      	ldr	r3, [sp, #24]
 8008608:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800860c:	4443      	add	r3, r8
 800860e:	9306      	str	r3, [sp, #24]
 8008610:	2300      	movs	r3, #0
 8008612:	9a07      	ldr	r2, [sp, #28]
 8008614:	2a09      	cmp	r2, #9
 8008616:	d845      	bhi.n	80086a4 <_dtoa_r+0x264>
 8008618:	2a05      	cmp	r2, #5
 800861a:	bfc4      	itt	gt
 800861c:	3a04      	subgt	r2, #4
 800861e:	9207      	strgt	r2, [sp, #28]
 8008620:	9a07      	ldr	r2, [sp, #28]
 8008622:	f1a2 0202 	sub.w	r2, r2, #2
 8008626:	bfcc      	ite	gt
 8008628:	2400      	movgt	r4, #0
 800862a:	2401      	movle	r4, #1
 800862c:	2a03      	cmp	r2, #3
 800862e:	d844      	bhi.n	80086ba <_dtoa_r+0x27a>
 8008630:	e8df f002 	tbb	[pc, r2]
 8008634:	0b173634 	.word	0x0b173634
 8008638:	9b04      	ldr	r3, [sp, #16]
 800863a:	2200      	movs	r2, #0
 800863c:	eba3 0308 	sub.w	r3, r3, r8
 8008640:	9304      	str	r3, [sp, #16]
 8008642:	920a      	str	r2, [sp, #40]	@ 0x28
 8008644:	f1c8 0300 	rsb	r3, r8, #0
 8008648:	e7e3      	b.n	8008612 <_dtoa_r+0x1d2>
 800864a:	2201      	movs	r2, #1
 800864c:	9208      	str	r2, [sp, #32]
 800864e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008650:	eb08 0b02 	add.w	fp, r8, r2
 8008654:	f10b 0a01 	add.w	sl, fp, #1
 8008658:	4652      	mov	r2, sl
 800865a:	2a01      	cmp	r2, #1
 800865c:	bfb8      	it	lt
 800865e:	2201      	movlt	r2, #1
 8008660:	e006      	b.n	8008670 <_dtoa_r+0x230>
 8008662:	2201      	movs	r2, #1
 8008664:	9208      	str	r2, [sp, #32]
 8008666:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008668:	2a00      	cmp	r2, #0
 800866a:	dd29      	ble.n	80086c0 <_dtoa_r+0x280>
 800866c:	4693      	mov	fp, r2
 800866e:	4692      	mov	sl, r2
 8008670:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8008674:	2100      	movs	r1, #0
 8008676:	2004      	movs	r0, #4
 8008678:	f100 0614 	add.w	r6, r0, #20
 800867c:	4296      	cmp	r6, r2
 800867e:	d926      	bls.n	80086ce <_dtoa_r+0x28e>
 8008680:	6079      	str	r1, [r7, #4]
 8008682:	4648      	mov	r0, r9
 8008684:	9305      	str	r3, [sp, #20]
 8008686:	f000 fd39 	bl	80090fc <_Balloc>
 800868a:	9b05      	ldr	r3, [sp, #20]
 800868c:	4607      	mov	r7, r0
 800868e:	2800      	cmp	r0, #0
 8008690:	d13e      	bne.n	8008710 <_dtoa_r+0x2d0>
 8008692:	4b1e      	ldr	r3, [pc, #120]	@ (800870c <_dtoa_r+0x2cc>)
 8008694:	4602      	mov	r2, r0
 8008696:	f240 11af 	movw	r1, #431	@ 0x1af
 800869a:	e6ea      	b.n	8008472 <_dtoa_r+0x32>
 800869c:	2200      	movs	r2, #0
 800869e:	e7e1      	b.n	8008664 <_dtoa_r+0x224>
 80086a0:	2200      	movs	r2, #0
 80086a2:	e7d3      	b.n	800864c <_dtoa_r+0x20c>
 80086a4:	2401      	movs	r4, #1
 80086a6:	2200      	movs	r2, #0
 80086a8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80086ac:	f04f 3bff 	mov.w	fp, #4294967295
 80086b0:	2100      	movs	r1, #0
 80086b2:	46da      	mov	sl, fp
 80086b4:	2212      	movs	r2, #18
 80086b6:	9109      	str	r1, [sp, #36]	@ 0x24
 80086b8:	e7da      	b.n	8008670 <_dtoa_r+0x230>
 80086ba:	2201      	movs	r2, #1
 80086bc:	9208      	str	r2, [sp, #32]
 80086be:	e7f5      	b.n	80086ac <_dtoa_r+0x26c>
 80086c0:	f04f 0b01 	mov.w	fp, #1
 80086c4:	46da      	mov	sl, fp
 80086c6:	465a      	mov	r2, fp
 80086c8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80086cc:	e7d0      	b.n	8008670 <_dtoa_r+0x230>
 80086ce:	3101      	adds	r1, #1
 80086d0:	0040      	lsls	r0, r0, #1
 80086d2:	e7d1      	b.n	8008678 <_dtoa_r+0x238>
 80086d4:	f3af 8000 	nop.w
 80086d8:	636f4361 	.word	0x636f4361
 80086dc:	3fd287a7 	.word	0x3fd287a7
 80086e0:	8b60c8b3 	.word	0x8b60c8b3
 80086e4:	3fc68a28 	.word	0x3fc68a28
 80086e8:	509f79fb 	.word	0x509f79fb
 80086ec:	3fd34413 	.word	0x3fd34413
 80086f0:	0800a059 	.word	0x0800a059
 80086f4:	0800a070 	.word	0x0800a070
 80086f8:	7ff00000 	.word	0x7ff00000
 80086fc:	0800a055 	.word	0x0800a055
 8008700:	0800a029 	.word	0x0800a029
 8008704:	0800a028 	.word	0x0800a028
 8008708:	0800a1c0 	.word	0x0800a1c0
 800870c:	0800a0c8 	.word	0x0800a0c8
 8008710:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008714:	f1ba 0f0e 	cmp.w	sl, #14
 8008718:	6010      	str	r0, [r2, #0]
 800871a:	d86e      	bhi.n	80087fa <_dtoa_r+0x3ba>
 800871c:	2c00      	cmp	r4, #0
 800871e:	d06c      	beq.n	80087fa <_dtoa_r+0x3ba>
 8008720:	f1b8 0f00 	cmp.w	r8, #0
 8008724:	f340 80b4 	ble.w	8008890 <_dtoa_r+0x450>
 8008728:	4ac8      	ldr	r2, [pc, #800]	@ (8008a4c <_dtoa_r+0x60c>)
 800872a:	f008 010f 	and.w	r1, r8, #15
 800872e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008732:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008736:	ed92 7b00 	vldr	d7, [r2]
 800873a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800873e:	f000 809b 	beq.w	8008878 <_dtoa_r+0x438>
 8008742:	4ac3      	ldr	r2, [pc, #780]	@ (8008a50 <_dtoa_r+0x610>)
 8008744:	ed92 6b08 	vldr	d6, [r2, #32]
 8008748:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800874c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008750:	f001 010f 	and.w	r1, r1, #15
 8008754:	2203      	movs	r2, #3
 8008756:	48be      	ldr	r0, [pc, #760]	@ (8008a50 <_dtoa_r+0x610>)
 8008758:	2900      	cmp	r1, #0
 800875a:	f040 808f 	bne.w	800887c <_dtoa_r+0x43c>
 800875e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008762:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008766:	ed8d 7b02 	vstr	d7, [sp, #8]
 800876a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800876c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008770:	2900      	cmp	r1, #0
 8008772:	f000 80b3 	beq.w	80088dc <_dtoa_r+0x49c>
 8008776:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800877a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800877e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008782:	f140 80ab 	bpl.w	80088dc <_dtoa_r+0x49c>
 8008786:	f1ba 0f00 	cmp.w	sl, #0
 800878a:	f000 80a7 	beq.w	80088dc <_dtoa_r+0x49c>
 800878e:	f1bb 0f00 	cmp.w	fp, #0
 8008792:	dd30      	ble.n	80087f6 <_dtoa_r+0x3b6>
 8008794:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8008798:	ee27 7b06 	vmul.f64	d7, d7, d6
 800879c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087a0:	f108 31ff 	add.w	r1, r8, #4294967295
 80087a4:	9105      	str	r1, [sp, #20]
 80087a6:	3201      	adds	r2, #1
 80087a8:	465c      	mov	r4, fp
 80087aa:	ed9d 6b02 	vldr	d6, [sp, #8]
 80087ae:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80087b2:	ee07 2a90 	vmov	s15, r2
 80087b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80087ba:	eea7 5b06 	vfma.f64	d5, d7, d6
 80087be:	ee15 2a90 	vmov	r2, s11
 80087c2:	ec51 0b15 	vmov	r0, r1, d5
 80087c6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80087ca:	2c00      	cmp	r4, #0
 80087cc:	f040 808a 	bne.w	80088e4 <_dtoa_r+0x4a4>
 80087d0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80087d4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80087d8:	ec41 0b17 	vmov	d7, r0, r1
 80087dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80087e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087e4:	f300 826a 	bgt.w	8008cbc <_dtoa_r+0x87c>
 80087e8:	eeb1 7b47 	vneg.f64	d7, d7
 80087ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80087f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087f4:	d423      	bmi.n	800883e <_dtoa_r+0x3fe>
 80087f6:	ed8d 8b02 	vstr	d8, [sp, #8]
 80087fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80087fc:	2a00      	cmp	r2, #0
 80087fe:	f2c0 8129 	blt.w	8008a54 <_dtoa_r+0x614>
 8008802:	f1b8 0f0e 	cmp.w	r8, #14
 8008806:	f300 8125 	bgt.w	8008a54 <_dtoa_r+0x614>
 800880a:	4b90      	ldr	r3, [pc, #576]	@ (8008a4c <_dtoa_r+0x60c>)
 800880c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008810:	ed93 6b00 	vldr	d6, [r3]
 8008814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008816:	2b00      	cmp	r3, #0
 8008818:	f280 80c8 	bge.w	80089ac <_dtoa_r+0x56c>
 800881c:	f1ba 0f00 	cmp.w	sl, #0
 8008820:	f300 80c4 	bgt.w	80089ac <_dtoa_r+0x56c>
 8008824:	d10b      	bne.n	800883e <_dtoa_r+0x3fe>
 8008826:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800882a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800882e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008832:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800883a:	f2c0 823c 	blt.w	8008cb6 <_dtoa_r+0x876>
 800883e:	2400      	movs	r4, #0
 8008840:	4625      	mov	r5, r4
 8008842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008844:	43db      	mvns	r3, r3
 8008846:	9305      	str	r3, [sp, #20]
 8008848:	463e      	mov	r6, r7
 800884a:	f04f 0800 	mov.w	r8, #0
 800884e:	4621      	mov	r1, r4
 8008850:	4648      	mov	r0, r9
 8008852:	f000 fc93 	bl	800917c <_Bfree>
 8008856:	2d00      	cmp	r5, #0
 8008858:	f000 80a2 	beq.w	80089a0 <_dtoa_r+0x560>
 800885c:	f1b8 0f00 	cmp.w	r8, #0
 8008860:	d005      	beq.n	800886e <_dtoa_r+0x42e>
 8008862:	45a8      	cmp	r8, r5
 8008864:	d003      	beq.n	800886e <_dtoa_r+0x42e>
 8008866:	4641      	mov	r1, r8
 8008868:	4648      	mov	r0, r9
 800886a:	f000 fc87 	bl	800917c <_Bfree>
 800886e:	4629      	mov	r1, r5
 8008870:	4648      	mov	r0, r9
 8008872:	f000 fc83 	bl	800917c <_Bfree>
 8008876:	e093      	b.n	80089a0 <_dtoa_r+0x560>
 8008878:	2202      	movs	r2, #2
 800887a:	e76c      	b.n	8008756 <_dtoa_r+0x316>
 800887c:	07cc      	lsls	r4, r1, #31
 800887e:	d504      	bpl.n	800888a <_dtoa_r+0x44a>
 8008880:	ed90 6b00 	vldr	d6, [r0]
 8008884:	3201      	adds	r2, #1
 8008886:	ee27 7b06 	vmul.f64	d7, d7, d6
 800888a:	1049      	asrs	r1, r1, #1
 800888c:	3008      	adds	r0, #8
 800888e:	e763      	b.n	8008758 <_dtoa_r+0x318>
 8008890:	d022      	beq.n	80088d8 <_dtoa_r+0x498>
 8008892:	f1c8 0100 	rsb	r1, r8, #0
 8008896:	4a6d      	ldr	r2, [pc, #436]	@ (8008a4c <_dtoa_r+0x60c>)
 8008898:	f001 000f 	and.w	r0, r1, #15
 800889c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80088a0:	ed92 7b00 	vldr	d7, [r2]
 80088a4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80088a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80088ac:	4868      	ldr	r0, [pc, #416]	@ (8008a50 <_dtoa_r+0x610>)
 80088ae:	1109      	asrs	r1, r1, #4
 80088b0:	2400      	movs	r4, #0
 80088b2:	2202      	movs	r2, #2
 80088b4:	b929      	cbnz	r1, 80088c2 <_dtoa_r+0x482>
 80088b6:	2c00      	cmp	r4, #0
 80088b8:	f43f af57 	beq.w	800876a <_dtoa_r+0x32a>
 80088bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80088c0:	e753      	b.n	800876a <_dtoa_r+0x32a>
 80088c2:	07ce      	lsls	r6, r1, #31
 80088c4:	d505      	bpl.n	80088d2 <_dtoa_r+0x492>
 80088c6:	ed90 6b00 	vldr	d6, [r0]
 80088ca:	3201      	adds	r2, #1
 80088cc:	2401      	movs	r4, #1
 80088ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088d2:	1049      	asrs	r1, r1, #1
 80088d4:	3008      	adds	r0, #8
 80088d6:	e7ed      	b.n	80088b4 <_dtoa_r+0x474>
 80088d8:	2202      	movs	r2, #2
 80088da:	e746      	b.n	800876a <_dtoa_r+0x32a>
 80088dc:	f8cd 8014 	str.w	r8, [sp, #20]
 80088e0:	4654      	mov	r4, sl
 80088e2:	e762      	b.n	80087aa <_dtoa_r+0x36a>
 80088e4:	4a59      	ldr	r2, [pc, #356]	@ (8008a4c <_dtoa_r+0x60c>)
 80088e6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80088ea:	ed12 4b02 	vldr	d4, [r2, #-8]
 80088ee:	9a08      	ldr	r2, [sp, #32]
 80088f0:	ec41 0b17 	vmov	d7, r0, r1
 80088f4:	443c      	add	r4, r7
 80088f6:	b34a      	cbz	r2, 800894c <_dtoa_r+0x50c>
 80088f8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80088fc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008900:	463e      	mov	r6, r7
 8008902:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008906:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800890a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800890e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008912:	ee14 2a90 	vmov	r2, s9
 8008916:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800891a:	3230      	adds	r2, #48	@ 0x30
 800891c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008920:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008928:	f806 2b01 	strb.w	r2, [r6], #1
 800892c:	d438      	bmi.n	80089a0 <_dtoa_r+0x560>
 800892e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008932:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800893a:	d46e      	bmi.n	8008a1a <_dtoa_r+0x5da>
 800893c:	42a6      	cmp	r6, r4
 800893e:	f43f af5a 	beq.w	80087f6 <_dtoa_r+0x3b6>
 8008942:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008946:	ee26 6b03 	vmul.f64	d6, d6, d3
 800894a:	e7e0      	b.n	800890e <_dtoa_r+0x4ce>
 800894c:	4621      	mov	r1, r4
 800894e:	463e      	mov	r6, r7
 8008950:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008954:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008958:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800895c:	ee14 2a90 	vmov	r2, s9
 8008960:	3230      	adds	r2, #48	@ 0x30
 8008962:	f806 2b01 	strb.w	r2, [r6], #1
 8008966:	42a6      	cmp	r6, r4
 8008968:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800896c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008970:	d119      	bne.n	80089a6 <_dtoa_r+0x566>
 8008972:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8008976:	ee37 4b05 	vadd.f64	d4, d7, d5
 800897a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800897e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008982:	dc4a      	bgt.n	8008a1a <_dtoa_r+0x5da>
 8008984:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008988:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800898c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008990:	f57f af31 	bpl.w	80087f6 <_dtoa_r+0x3b6>
 8008994:	460e      	mov	r6, r1
 8008996:	3901      	subs	r1, #1
 8008998:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800899c:	2b30      	cmp	r3, #48	@ 0x30
 800899e:	d0f9      	beq.n	8008994 <_dtoa_r+0x554>
 80089a0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80089a4:	e027      	b.n	80089f6 <_dtoa_r+0x5b6>
 80089a6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80089aa:	e7d5      	b.n	8008958 <_dtoa_r+0x518>
 80089ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089b0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80089b4:	463e      	mov	r6, r7
 80089b6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80089ba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80089be:	ee15 3a10 	vmov	r3, s10
 80089c2:	3330      	adds	r3, #48	@ 0x30
 80089c4:	f806 3b01 	strb.w	r3, [r6], #1
 80089c8:	1bf3      	subs	r3, r6, r7
 80089ca:	459a      	cmp	sl, r3
 80089cc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80089d0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80089d4:	d132      	bne.n	8008a3c <_dtoa_r+0x5fc>
 80089d6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80089da:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80089de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089e2:	dc18      	bgt.n	8008a16 <_dtoa_r+0x5d6>
 80089e4:	eeb4 7b46 	vcmp.f64	d7, d6
 80089e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ec:	d103      	bne.n	80089f6 <_dtoa_r+0x5b6>
 80089ee:	ee15 3a10 	vmov	r3, s10
 80089f2:	07db      	lsls	r3, r3, #31
 80089f4:	d40f      	bmi.n	8008a16 <_dtoa_r+0x5d6>
 80089f6:	9901      	ldr	r1, [sp, #4]
 80089f8:	4648      	mov	r0, r9
 80089fa:	f000 fbbf 	bl	800917c <_Bfree>
 80089fe:	2300      	movs	r3, #0
 8008a00:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a02:	7033      	strb	r3, [r6, #0]
 8008a04:	f108 0301 	add.w	r3, r8, #1
 8008a08:	6013      	str	r3, [r2, #0]
 8008a0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	f000 824b 	beq.w	8008ea8 <_dtoa_r+0xa68>
 8008a12:	601e      	str	r6, [r3, #0]
 8008a14:	e248      	b.n	8008ea8 <_dtoa_r+0xa68>
 8008a16:	f8cd 8014 	str.w	r8, [sp, #20]
 8008a1a:	4633      	mov	r3, r6
 8008a1c:	461e      	mov	r6, r3
 8008a1e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a22:	2a39      	cmp	r2, #57	@ 0x39
 8008a24:	d106      	bne.n	8008a34 <_dtoa_r+0x5f4>
 8008a26:	429f      	cmp	r7, r3
 8008a28:	d1f8      	bne.n	8008a1c <_dtoa_r+0x5dc>
 8008a2a:	9a05      	ldr	r2, [sp, #20]
 8008a2c:	3201      	adds	r2, #1
 8008a2e:	9205      	str	r2, [sp, #20]
 8008a30:	2230      	movs	r2, #48	@ 0x30
 8008a32:	703a      	strb	r2, [r7, #0]
 8008a34:	781a      	ldrb	r2, [r3, #0]
 8008a36:	3201      	adds	r2, #1
 8008a38:	701a      	strb	r2, [r3, #0]
 8008a3a:	e7b1      	b.n	80089a0 <_dtoa_r+0x560>
 8008a3c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008a40:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a48:	d1b5      	bne.n	80089b6 <_dtoa_r+0x576>
 8008a4a:	e7d4      	b.n	80089f6 <_dtoa_r+0x5b6>
 8008a4c:	0800a1c0 	.word	0x0800a1c0
 8008a50:	0800a198 	.word	0x0800a198
 8008a54:	9908      	ldr	r1, [sp, #32]
 8008a56:	2900      	cmp	r1, #0
 8008a58:	f000 80e9 	beq.w	8008c2e <_dtoa_r+0x7ee>
 8008a5c:	9907      	ldr	r1, [sp, #28]
 8008a5e:	2901      	cmp	r1, #1
 8008a60:	f300 80cb 	bgt.w	8008bfa <_dtoa_r+0x7ba>
 8008a64:	2d00      	cmp	r5, #0
 8008a66:	f000 80c4 	beq.w	8008bf2 <_dtoa_r+0x7b2>
 8008a6a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008a6e:	9e04      	ldr	r6, [sp, #16]
 8008a70:	461c      	mov	r4, r3
 8008a72:	9305      	str	r3, [sp, #20]
 8008a74:	9b04      	ldr	r3, [sp, #16]
 8008a76:	4413      	add	r3, r2
 8008a78:	9304      	str	r3, [sp, #16]
 8008a7a:	9b06      	ldr	r3, [sp, #24]
 8008a7c:	2101      	movs	r1, #1
 8008a7e:	4413      	add	r3, r2
 8008a80:	4648      	mov	r0, r9
 8008a82:	9306      	str	r3, [sp, #24]
 8008a84:	f000 fc2e 	bl	80092e4 <__i2b>
 8008a88:	9b05      	ldr	r3, [sp, #20]
 8008a8a:	4605      	mov	r5, r0
 8008a8c:	b166      	cbz	r6, 8008aa8 <_dtoa_r+0x668>
 8008a8e:	9a06      	ldr	r2, [sp, #24]
 8008a90:	2a00      	cmp	r2, #0
 8008a92:	dd09      	ble.n	8008aa8 <_dtoa_r+0x668>
 8008a94:	42b2      	cmp	r2, r6
 8008a96:	9904      	ldr	r1, [sp, #16]
 8008a98:	bfa8      	it	ge
 8008a9a:	4632      	movge	r2, r6
 8008a9c:	1a89      	subs	r1, r1, r2
 8008a9e:	9104      	str	r1, [sp, #16]
 8008aa0:	9906      	ldr	r1, [sp, #24]
 8008aa2:	1ab6      	subs	r6, r6, r2
 8008aa4:	1a8a      	subs	r2, r1, r2
 8008aa6:	9206      	str	r2, [sp, #24]
 8008aa8:	b30b      	cbz	r3, 8008aee <_dtoa_r+0x6ae>
 8008aaa:	9a08      	ldr	r2, [sp, #32]
 8008aac:	2a00      	cmp	r2, #0
 8008aae:	f000 80c5 	beq.w	8008c3c <_dtoa_r+0x7fc>
 8008ab2:	2c00      	cmp	r4, #0
 8008ab4:	f000 80bf 	beq.w	8008c36 <_dtoa_r+0x7f6>
 8008ab8:	4629      	mov	r1, r5
 8008aba:	4622      	mov	r2, r4
 8008abc:	4648      	mov	r0, r9
 8008abe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ac0:	f000 fcc8 	bl	8009454 <__pow5mult>
 8008ac4:	9a01      	ldr	r2, [sp, #4]
 8008ac6:	4601      	mov	r1, r0
 8008ac8:	4605      	mov	r5, r0
 8008aca:	4648      	mov	r0, r9
 8008acc:	f000 fc20 	bl	8009310 <__multiply>
 8008ad0:	9901      	ldr	r1, [sp, #4]
 8008ad2:	9005      	str	r0, [sp, #20]
 8008ad4:	4648      	mov	r0, r9
 8008ad6:	f000 fb51 	bl	800917c <_Bfree>
 8008ada:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008adc:	1b1b      	subs	r3, r3, r4
 8008ade:	f000 80b0 	beq.w	8008c42 <_dtoa_r+0x802>
 8008ae2:	9905      	ldr	r1, [sp, #20]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	4648      	mov	r0, r9
 8008ae8:	f000 fcb4 	bl	8009454 <__pow5mult>
 8008aec:	9001      	str	r0, [sp, #4]
 8008aee:	2101      	movs	r1, #1
 8008af0:	4648      	mov	r0, r9
 8008af2:	f000 fbf7 	bl	80092e4 <__i2b>
 8008af6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008af8:	4604      	mov	r4, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 81da 	beq.w	8008eb4 <_dtoa_r+0xa74>
 8008b00:	461a      	mov	r2, r3
 8008b02:	4601      	mov	r1, r0
 8008b04:	4648      	mov	r0, r9
 8008b06:	f000 fca5 	bl	8009454 <__pow5mult>
 8008b0a:	9b07      	ldr	r3, [sp, #28]
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	4604      	mov	r4, r0
 8008b10:	f300 80a0 	bgt.w	8008c54 <_dtoa_r+0x814>
 8008b14:	9b02      	ldr	r3, [sp, #8]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f040 8096 	bne.w	8008c48 <_dtoa_r+0x808>
 8008b1c:	9b03      	ldr	r3, [sp, #12]
 8008b1e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008b22:	2a00      	cmp	r2, #0
 8008b24:	f040 8092 	bne.w	8008c4c <_dtoa_r+0x80c>
 8008b28:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008b2c:	0d12      	lsrs	r2, r2, #20
 8008b2e:	0512      	lsls	r2, r2, #20
 8008b30:	2a00      	cmp	r2, #0
 8008b32:	f000 808d 	beq.w	8008c50 <_dtoa_r+0x810>
 8008b36:	9b04      	ldr	r3, [sp, #16]
 8008b38:	3301      	adds	r3, #1
 8008b3a:	9304      	str	r3, [sp, #16]
 8008b3c:	9b06      	ldr	r3, [sp, #24]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	9306      	str	r3, [sp, #24]
 8008b42:	2301      	movs	r3, #1
 8008b44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 81b9 	beq.w	8008ec0 <_dtoa_r+0xa80>
 8008b4e:	6922      	ldr	r2, [r4, #16]
 8008b50:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008b54:	6910      	ldr	r0, [r2, #16]
 8008b56:	f000 fb79 	bl	800924c <__hi0bits>
 8008b5a:	f1c0 0020 	rsb	r0, r0, #32
 8008b5e:	9b06      	ldr	r3, [sp, #24]
 8008b60:	4418      	add	r0, r3
 8008b62:	f010 001f 	ands.w	r0, r0, #31
 8008b66:	f000 8081 	beq.w	8008c6c <_dtoa_r+0x82c>
 8008b6a:	f1c0 0220 	rsb	r2, r0, #32
 8008b6e:	2a04      	cmp	r2, #4
 8008b70:	dd73      	ble.n	8008c5a <_dtoa_r+0x81a>
 8008b72:	9b04      	ldr	r3, [sp, #16]
 8008b74:	f1c0 001c 	rsb	r0, r0, #28
 8008b78:	4403      	add	r3, r0
 8008b7a:	9304      	str	r3, [sp, #16]
 8008b7c:	9b06      	ldr	r3, [sp, #24]
 8008b7e:	4406      	add	r6, r0
 8008b80:	4403      	add	r3, r0
 8008b82:	9306      	str	r3, [sp, #24]
 8008b84:	9b04      	ldr	r3, [sp, #16]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	dd05      	ble.n	8008b96 <_dtoa_r+0x756>
 8008b8a:	9901      	ldr	r1, [sp, #4]
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	4648      	mov	r0, r9
 8008b90:	f000 fcba 	bl	8009508 <__lshift>
 8008b94:	9001      	str	r0, [sp, #4]
 8008b96:	9b06      	ldr	r3, [sp, #24]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	dd05      	ble.n	8008ba8 <_dtoa_r+0x768>
 8008b9c:	4621      	mov	r1, r4
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	4648      	mov	r0, r9
 8008ba2:	f000 fcb1 	bl	8009508 <__lshift>
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d060      	beq.n	8008c70 <_dtoa_r+0x830>
 8008bae:	9801      	ldr	r0, [sp, #4]
 8008bb0:	4621      	mov	r1, r4
 8008bb2:	f000 fd15 	bl	80095e0 <__mcmp>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	da5a      	bge.n	8008c70 <_dtoa_r+0x830>
 8008bba:	f108 33ff 	add.w	r3, r8, #4294967295
 8008bbe:	9305      	str	r3, [sp, #20]
 8008bc0:	9901      	ldr	r1, [sp, #4]
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	220a      	movs	r2, #10
 8008bc6:	4648      	mov	r0, r9
 8008bc8:	f000 fafa 	bl	80091c0 <__multadd>
 8008bcc:	9b08      	ldr	r3, [sp, #32]
 8008bce:	9001      	str	r0, [sp, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	f000 8177 	beq.w	8008ec4 <_dtoa_r+0xa84>
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	2300      	movs	r3, #0
 8008bda:	220a      	movs	r2, #10
 8008bdc:	4648      	mov	r0, r9
 8008bde:	f000 faef 	bl	80091c0 <__multadd>
 8008be2:	f1bb 0f00 	cmp.w	fp, #0
 8008be6:	4605      	mov	r5, r0
 8008be8:	dc6e      	bgt.n	8008cc8 <_dtoa_r+0x888>
 8008bea:	9b07      	ldr	r3, [sp, #28]
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	dc48      	bgt.n	8008c82 <_dtoa_r+0x842>
 8008bf0:	e06a      	b.n	8008cc8 <_dtoa_r+0x888>
 8008bf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bf4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008bf8:	e739      	b.n	8008a6e <_dtoa_r+0x62e>
 8008bfa:	f10a 34ff 	add.w	r4, sl, #4294967295
 8008bfe:	42a3      	cmp	r3, r4
 8008c00:	db07      	blt.n	8008c12 <_dtoa_r+0x7d2>
 8008c02:	f1ba 0f00 	cmp.w	sl, #0
 8008c06:	eba3 0404 	sub.w	r4, r3, r4
 8008c0a:	db0b      	blt.n	8008c24 <_dtoa_r+0x7e4>
 8008c0c:	9e04      	ldr	r6, [sp, #16]
 8008c0e:	4652      	mov	r2, sl
 8008c10:	e72f      	b.n	8008a72 <_dtoa_r+0x632>
 8008c12:	1ae2      	subs	r2, r4, r3
 8008c14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c16:	9e04      	ldr	r6, [sp, #16]
 8008c18:	4413      	add	r3, r2
 8008c1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c1c:	4652      	mov	r2, sl
 8008c1e:	4623      	mov	r3, r4
 8008c20:	2400      	movs	r4, #0
 8008c22:	e726      	b.n	8008a72 <_dtoa_r+0x632>
 8008c24:	9a04      	ldr	r2, [sp, #16]
 8008c26:	eba2 060a 	sub.w	r6, r2, sl
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	e721      	b.n	8008a72 <_dtoa_r+0x632>
 8008c2e:	9e04      	ldr	r6, [sp, #16]
 8008c30:	9d08      	ldr	r5, [sp, #32]
 8008c32:	461c      	mov	r4, r3
 8008c34:	e72a      	b.n	8008a8c <_dtoa_r+0x64c>
 8008c36:	9a01      	ldr	r2, [sp, #4]
 8008c38:	9205      	str	r2, [sp, #20]
 8008c3a:	e752      	b.n	8008ae2 <_dtoa_r+0x6a2>
 8008c3c:	9901      	ldr	r1, [sp, #4]
 8008c3e:	461a      	mov	r2, r3
 8008c40:	e751      	b.n	8008ae6 <_dtoa_r+0x6a6>
 8008c42:	9b05      	ldr	r3, [sp, #20]
 8008c44:	9301      	str	r3, [sp, #4]
 8008c46:	e752      	b.n	8008aee <_dtoa_r+0x6ae>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	e77b      	b.n	8008b44 <_dtoa_r+0x704>
 8008c4c:	9b02      	ldr	r3, [sp, #8]
 8008c4e:	e779      	b.n	8008b44 <_dtoa_r+0x704>
 8008c50:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008c52:	e778      	b.n	8008b46 <_dtoa_r+0x706>
 8008c54:	2300      	movs	r3, #0
 8008c56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c58:	e779      	b.n	8008b4e <_dtoa_r+0x70e>
 8008c5a:	d093      	beq.n	8008b84 <_dtoa_r+0x744>
 8008c5c:	9b04      	ldr	r3, [sp, #16]
 8008c5e:	321c      	adds	r2, #28
 8008c60:	4413      	add	r3, r2
 8008c62:	9304      	str	r3, [sp, #16]
 8008c64:	9b06      	ldr	r3, [sp, #24]
 8008c66:	4416      	add	r6, r2
 8008c68:	4413      	add	r3, r2
 8008c6a:	e78a      	b.n	8008b82 <_dtoa_r+0x742>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	e7f5      	b.n	8008c5c <_dtoa_r+0x81c>
 8008c70:	f1ba 0f00 	cmp.w	sl, #0
 8008c74:	f8cd 8014 	str.w	r8, [sp, #20]
 8008c78:	46d3      	mov	fp, sl
 8008c7a:	dc21      	bgt.n	8008cc0 <_dtoa_r+0x880>
 8008c7c:	9b07      	ldr	r3, [sp, #28]
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	dd1e      	ble.n	8008cc0 <_dtoa_r+0x880>
 8008c82:	f1bb 0f00 	cmp.w	fp, #0
 8008c86:	f47f addc 	bne.w	8008842 <_dtoa_r+0x402>
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	465b      	mov	r3, fp
 8008c8e:	2205      	movs	r2, #5
 8008c90:	4648      	mov	r0, r9
 8008c92:	f000 fa95 	bl	80091c0 <__multadd>
 8008c96:	4601      	mov	r1, r0
 8008c98:	4604      	mov	r4, r0
 8008c9a:	9801      	ldr	r0, [sp, #4]
 8008c9c:	f000 fca0 	bl	80095e0 <__mcmp>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	f77f adce 	ble.w	8008842 <_dtoa_r+0x402>
 8008ca6:	463e      	mov	r6, r7
 8008ca8:	2331      	movs	r3, #49	@ 0x31
 8008caa:	f806 3b01 	strb.w	r3, [r6], #1
 8008cae:	9b05      	ldr	r3, [sp, #20]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	9305      	str	r3, [sp, #20]
 8008cb4:	e5c9      	b.n	800884a <_dtoa_r+0x40a>
 8008cb6:	f8cd 8014 	str.w	r8, [sp, #20]
 8008cba:	4654      	mov	r4, sl
 8008cbc:	4625      	mov	r5, r4
 8008cbe:	e7f2      	b.n	8008ca6 <_dtoa_r+0x866>
 8008cc0:	9b08      	ldr	r3, [sp, #32]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	f000 8102 	beq.w	8008ecc <_dtoa_r+0xa8c>
 8008cc8:	2e00      	cmp	r6, #0
 8008cca:	dd05      	ble.n	8008cd8 <_dtoa_r+0x898>
 8008ccc:	4629      	mov	r1, r5
 8008cce:	4632      	mov	r2, r6
 8008cd0:	4648      	mov	r0, r9
 8008cd2:	f000 fc19 	bl	8009508 <__lshift>
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d058      	beq.n	8008d90 <_dtoa_r+0x950>
 8008cde:	6869      	ldr	r1, [r5, #4]
 8008ce0:	4648      	mov	r0, r9
 8008ce2:	f000 fa0b 	bl	80090fc <_Balloc>
 8008ce6:	4606      	mov	r6, r0
 8008ce8:	b928      	cbnz	r0, 8008cf6 <_dtoa_r+0x8b6>
 8008cea:	4b82      	ldr	r3, [pc, #520]	@ (8008ef4 <_dtoa_r+0xab4>)
 8008cec:	4602      	mov	r2, r0
 8008cee:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008cf2:	f7ff bbbe 	b.w	8008472 <_dtoa_r+0x32>
 8008cf6:	692a      	ldr	r2, [r5, #16]
 8008cf8:	3202      	adds	r2, #2
 8008cfa:	0092      	lsls	r2, r2, #2
 8008cfc:	f105 010c 	add.w	r1, r5, #12
 8008d00:	300c      	adds	r0, #12
 8008d02:	f001 f807 	bl	8009d14 <memcpy>
 8008d06:	2201      	movs	r2, #1
 8008d08:	4631      	mov	r1, r6
 8008d0a:	4648      	mov	r0, r9
 8008d0c:	f000 fbfc 	bl	8009508 <__lshift>
 8008d10:	1c7b      	adds	r3, r7, #1
 8008d12:	9304      	str	r3, [sp, #16]
 8008d14:	eb07 030b 	add.w	r3, r7, fp
 8008d18:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d1a:	9b02      	ldr	r3, [sp, #8]
 8008d1c:	f003 0301 	and.w	r3, r3, #1
 8008d20:	46a8      	mov	r8, r5
 8008d22:	9308      	str	r3, [sp, #32]
 8008d24:	4605      	mov	r5, r0
 8008d26:	9b04      	ldr	r3, [sp, #16]
 8008d28:	9801      	ldr	r0, [sp, #4]
 8008d2a:	4621      	mov	r1, r4
 8008d2c:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d30:	f7ff fafb 	bl	800832a <quorem>
 8008d34:	4641      	mov	r1, r8
 8008d36:	9002      	str	r0, [sp, #8]
 8008d38:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008d3c:	9801      	ldr	r0, [sp, #4]
 8008d3e:	f000 fc4f 	bl	80095e0 <__mcmp>
 8008d42:	462a      	mov	r2, r5
 8008d44:	9006      	str	r0, [sp, #24]
 8008d46:	4621      	mov	r1, r4
 8008d48:	4648      	mov	r0, r9
 8008d4a:	f000 fc65 	bl	8009618 <__mdiff>
 8008d4e:	68c2      	ldr	r2, [r0, #12]
 8008d50:	4606      	mov	r6, r0
 8008d52:	b9fa      	cbnz	r2, 8008d94 <_dtoa_r+0x954>
 8008d54:	4601      	mov	r1, r0
 8008d56:	9801      	ldr	r0, [sp, #4]
 8008d58:	f000 fc42 	bl	80095e0 <__mcmp>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	4631      	mov	r1, r6
 8008d60:	4648      	mov	r0, r9
 8008d62:	920a      	str	r2, [sp, #40]	@ 0x28
 8008d64:	f000 fa0a 	bl	800917c <_Bfree>
 8008d68:	9b07      	ldr	r3, [sp, #28]
 8008d6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d6c:	9e04      	ldr	r6, [sp, #16]
 8008d6e:	ea42 0103 	orr.w	r1, r2, r3
 8008d72:	9b08      	ldr	r3, [sp, #32]
 8008d74:	4319      	orrs	r1, r3
 8008d76:	d10f      	bne.n	8008d98 <_dtoa_r+0x958>
 8008d78:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008d7c:	d028      	beq.n	8008dd0 <_dtoa_r+0x990>
 8008d7e:	9b06      	ldr	r3, [sp, #24]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	dd02      	ble.n	8008d8a <_dtoa_r+0x94a>
 8008d84:	9b02      	ldr	r3, [sp, #8]
 8008d86:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008d8a:	f88b a000 	strb.w	sl, [fp]
 8008d8e:	e55e      	b.n	800884e <_dtoa_r+0x40e>
 8008d90:	4628      	mov	r0, r5
 8008d92:	e7bd      	b.n	8008d10 <_dtoa_r+0x8d0>
 8008d94:	2201      	movs	r2, #1
 8008d96:	e7e2      	b.n	8008d5e <_dtoa_r+0x91e>
 8008d98:	9b06      	ldr	r3, [sp, #24]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	db04      	blt.n	8008da8 <_dtoa_r+0x968>
 8008d9e:	9907      	ldr	r1, [sp, #28]
 8008da0:	430b      	orrs	r3, r1
 8008da2:	9908      	ldr	r1, [sp, #32]
 8008da4:	430b      	orrs	r3, r1
 8008da6:	d120      	bne.n	8008dea <_dtoa_r+0x9aa>
 8008da8:	2a00      	cmp	r2, #0
 8008daa:	ddee      	ble.n	8008d8a <_dtoa_r+0x94a>
 8008dac:	9901      	ldr	r1, [sp, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	4648      	mov	r0, r9
 8008db2:	f000 fba9 	bl	8009508 <__lshift>
 8008db6:	4621      	mov	r1, r4
 8008db8:	9001      	str	r0, [sp, #4]
 8008dba:	f000 fc11 	bl	80095e0 <__mcmp>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	dc03      	bgt.n	8008dca <_dtoa_r+0x98a>
 8008dc2:	d1e2      	bne.n	8008d8a <_dtoa_r+0x94a>
 8008dc4:	f01a 0f01 	tst.w	sl, #1
 8008dc8:	d0df      	beq.n	8008d8a <_dtoa_r+0x94a>
 8008dca:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008dce:	d1d9      	bne.n	8008d84 <_dtoa_r+0x944>
 8008dd0:	2339      	movs	r3, #57	@ 0x39
 8008dd2:	f88b 3000 	strb.w	r3, [fp]
 8008dd6:	4633      	mov	r3, r6
 8008dd8:	461e      	mov	r6, r3
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008de0:	2a39      	cmp	r2, #57	@ 0x39
 8008de2:	d052      	beq.n	8008e8a <_dtoa_r+0xa4a>
 8008de4:	3201      	adds	r2, #1
 8008de6:	701a      	strb	r2, [r3, #0]
 8008de8:	e531      	b.n	800884e <_dtoa_r+0x40e>
 8008dea:	2a00      	cmp	r2, #0
 8008dec:	dd07      	ble.n	8008dfe <_dtoa_r+0x9be>
 8008dee:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008df2:	d0ed      	beq.n	8008dd0 <_dtoa_r+0x990>
 8008df4:	f10a 0301 	add.w	r3, sl, #1
 8008df8:	f88b 3000 	strb.w	r3, [fp]
 8008dfc:	e527      	b.n	800884e <_dtoa_r+0x40e>
 8008dfe:	9b04      	ldr	r3, [sp, #16]
 8008e00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e02:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d029      	beq.n	8008e5e <_dtoa_r+0xa1e>
 8008e0a:	9901      	ldr	r1, [sp, #4]
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	220a      	movs	r2, #10
 8008e10:	4648      	mov	r0, r9
 8008e12:	f000 f9d5 	bl	80091c0 <__multadd>
 8008e16:	45a8      	cmp	r8, r5
 8008e18:	9001      	str	r0, [sp, #4]
 8008e1a:	f04f 0300 	mov.w	r3, #0
 8008e1e:	f04f 020a 	mov.w	r2, #10
 8008e22:	4641      	mov	r1, r8
 8008e24:	4648      	mov	r0, r9
 8008e26:	d107      	bne.n	8008e38 <_dtoa_r+0x9f8>
 8008e28:	f000 f9ca 	bl	80091c0 <__multadd>
 8008e2c:	4680      	mov	r8, r0
 8008e2e:	4605      	mov	r5, r0
 8008e30:	9b04      	ldr	r3, [sp, #16]
 8008e32:	3301      	adds	r3, #1
 8008e34:	9304      	str	r3, [sp, #16]
 8008e36:	e776      	b.n	8008d26 <_dtoa_r+0x8e6>
 8008e38:	f000 f9c2 	bl	80091c0 <__multadd>
 8008e3c:	4629      	mov	r1, r5
 8008e3e:	4680      	mov	r8, r0
 8008e40:	2300      	movs	r3, #0
 8008e42:	220a      	movs	r2, #10
 8008e44:	4648      	mov	r0, r9
 8008e46:	f000 f9bb 	bl	80091c0 <__multadd>
 8008e4a:	4605      	mov	r5, r0
 8008e4c:	e7f0      	b.n	8008e30 <_dtoa_r+0x9f0>
 8008e4e:	f1bb 0f00 	cmp.w	fp, #0
 8008e52:	bfcc      	ite	gt
 8008e54:	465e      	movgt	r6, fp
 8008e56:	2601      	movle	r6, #1
 8008e58:	443e      	add	r6, r7
 8008e5a:	f04f 0800 	mov.w	r8, #0
 8008e5e:	9901      	ldr	r1, [sp, #4]
 8008e60:	2201      	movs	r2, #1
 8008e62:	4648      	mov	r0, r9
 8008e64:	f000 fb50 	bl	8009508 <__lshift>
 8008e68:	4621      	mov	r1, r4
 8008e6a:	9001      	str	r0, [sp, #4]
 8008e6c:	f000 fbb8 	bl	80095e0 <__mcmp>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	dcb0      	bgt.n	8008dd6 <_dtoa_r+0x996>
 8008e74:	d102      	bne.n	8008e7c <_dtoa_r+0xa3c>
 8008e76:	f01a 0f01 	tst.w	sl, #1
 8008e7a:	d1ac      	bne.n	8008dd6 <_dtoa_r+0x996>
 8008e7c:	4633      	mov	r3, r6
 8008e7e:	461e      	mov	r6, r3
 8008e80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e84:	2a30      	cmp	r2, #48	@ 0x30
 8008e86:	d0fa      	beq.n	8008e7e <_dtoa_r+0xa3e>
 8008e88:	e4e1      	b.n	800884e <_dtoa_r+0x40e>
 8008e8a:	429f      	cmp	r7, r3
 8008e8c:	d1a4      	bne.n	8008dd8 <_dtoa_r+0x998>
 8008e8e:	9b05      	ldr	r3, [sp, #20]
 8008e90:	3301      	adds	r3, #1
 8008e92:	9305      	str	r3, [sp, #20]
 8008e94:	2331      	movs	r3, #49	@ 0x31
 8008e96:	703b      	strb	r3, [r7, #0]
 8008e98:	e4d9      	b.n	800884e <_dtoa_r+0x40e>
 8008e9a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e9c:	4f16      	ldr	r7, [pc, #88]	@ (8008ef8 <_dtoa_r+0xab8>)
 8008e9e:	b11b      	cbz	r3, 8008ea8 <_dtoa_r+0xa68>
 8008ea0:	f107 0308 	add.w	r3, r7, #8
 8008ea4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008ea6:	6013      	str	r3, [r2, #0]
 8008ea8:	4638      	mov	r0, r7
 8008eaa:	b011      	add	sp, #68	@ 0x44
 8008eac:	ecbd 8b02 	vpop	{d8}
 8008eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb4:	9b07      	ldr	r3, [sp, #28]
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	f77f ae2c 	ble.w	8008b14 <_dtoa_r+0x6d4>
 8008ebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ebe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ec0:	2001      	movs	r0, #1
 8008ec2:	e64c      	b.n	8008b5e <_dtoa_r+0x71e>
 8008ec4:	f1bb 0f00 	cmp.w	fp, #0
 8008ec8:	f77f aed8 	ble.w	8008c7c <_dtoa_r+0x83c>
 8008ecc:	463e      	mov	r6, r7
 8008ece:	9801      	ldr	r0, [sp, #4]
 8008ed0:	4621      	mov	r1, r4
 8008ed2:	f7ff fa2a 	bl	800832a <quorem>
 8008ed6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008eda:	f806 ab01 	strb.w	sl, [r6], #1
 8008ede:	1bf2      	subs	r2, r6, r7
 8008ee0:	4593      	cmp	fp, r2
 8008ee2:	ddb4      	ble.n	8008e4e <_dtoa_r+0xa0e>
 8008ee4:	9901      	ldr	r1, [sp, #4]
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	220a      	movs	r2, #10
 8008eea:	4648      	mov	r0, r9
 8008eec:	f000 f968 	bl	80091c0 <__multadd>
 8008ef0:	9001      	str	r0, [sp, #4]
 8008ef2:	e7ec      	b.n	8008ece <_dtoa_r+0xa8e>
 8008ef4:	0800a0c8 	.word	0x0800a0c8
 8008ef8:	0800a04c 	.word	0x0800a04c

08008efc <_free_r>:
 8008efc:	b538      	push	{r3, r4, r5, lr}
 8008efe:	4605      	mov	r5, r0
 8008f00:	2900      	cmp	r1, #0
 8008f02:	d041      	beq.n	8008f88 <_free_r+0x8c>
 8008f04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f08:	1f0c      	subs	r4, r1, #4
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	bfb8      	it	lt
 8008f0e:	18e4      	addlt	r4, r4, r3
 8008f10:	f000 f8e8 	bl	80090e4 <__malloc_lock>
 8008f14:	4a1d      	ldr	r2, [pc, #116]	@ (8008f8c <_free_r+0x90>)
 8008f16:	6813      	ldr	r3, [r2, #0]
 8008f18:	b933      	cbnz	r3, 8008f28 <_free_r+0x2c>
 8008f1a:	6063      	str	r3, [r4, #4]
 8008f1c:	6014      	str	r4, [r2, #0]
 8008f1e:	4628      	mov	r0, r5
 8008f20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f24:	f000 b8e4 	b.w	80090f0 <__malloc_unlock>
 8008f28:	42a3      	cmp	r3, r4
 8008f2a:	d908      	bls.n	8008f3e <_free_r+0x42>
 8008f2c:	6820      	ldr	r0, [r4, #0]
 8008f2e:	1821      	adds	r1, r4, r0
 8008f30:	428b      	cmp	r3, r1
 8008f32:	bf01      	itttt	eq
 8008f34:	6819      	ldreq	r1, [r3, #0]
 8008f36:	685b      	ldreq	r3, [r3, #4]
 8008f38:	1809      	addeq	r1, r1, r0
 8008f3a:	6021      	streq	r1, [r4, #0]
 8008f3c:	e7ed      	b.n	8008f1a <_free_r+0x1e>
 8008f3e:	461a      	mov	r2, r3
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	b10b      	cbz	r3, 8008f48 <_free_r+0x4c>
 8008f44:	42a3      	cmp	r3, r4
 8008f46:	d9fa      	bls.n	8008f3e <_free_r+0x42>
 8008f48:	6811      	ldr	r1, [r2, #0]
 8008f4a:	1850      	adds	r0, r2, r1
 8008f4c:	42a0      	cmp	r0, r4
 8008f4e:	d10b      	bne.n	8008f68 <_free_r+0x6c>
 8008f50:	6820      	ldr	r0, [r4, #0]
 8008f52:	4401      	add	r1, r0
 8008f54:	1850      	adds	r0, r2, r1
 8008f56:	4283      	cmp	r3, r0
 8008f58:	6011      	str	r1, [r2, #0]
 8008f5a:	d1e0      	bne.n	8008f1e <_free_r+0x22>
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	6053      	str	r3, [r2, #4]
 8008f62:	4408      	add	r0, r1
 8008f64:	6010      	str	r0, [r2, #0]
 8008f66:	e7da      	b.n	8008f1e <_free_r+0x22>
 8008f68:	d902      	bls.n	8008f70 <_free_r+0x74>
 8008f6a:	230c      	movs	r3, #12
 8008f6c:	602b      	str	r3, [r5, #0]
 8008f6e:	e7d6      	b.n	8008f1e <_free_r+0x22>
 8008f70:	6820      	ldr	r0, [r4, #0]
 8008f72:	1821      	adds	r1, r4, r0
 8008f74:	428b      	cmp	r3, r1
 8008f76:	bf04      	itt	eq
 8008f78:	6819      	ldreq	r1, [r3, #0]
 8008f7a:	685b      	ldreq	r3, [r3, #4]
 8008f7c:	6063      	str	r3, [r4, #4]
 8008f7e:	bf04      	itt	eq
 8008f80:	1809      	addeq	r1, r1, r0
 8008f82:	6021      	streq	r1, [r4, #0]
 8008f84:	6054      	str	r4, [r2, #4]
 8008f86:	e7ca      	b.n	8008f1e <_free_r+0x22>
 8008f88:	bd38      	pop	{r3, r4, r5, pc}
 8008f8a:	bf00      	nop
 8008f8c:	240007dc 	.word	0x240007dc

08008f90 <malloc>:
 8008f90:	4b02      	ldr	r3, [pc, #8]	@ (8008f9c <malloc+0xc>)
 8008f92:	4601      	mov	r1, r0
 8008f94:	6818      	ldr	r0, [r3, #0]
 8008f96:	f000 b825 	b.w	8008fe4 <_malloc_r>
 8008f9a:	bf00      	nop
 8008f9c:	2400001c 	.word	0x2400001c

08008fa0 <sbrk_aligned>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	4e0f      	ldr	r6, [pc, #60]	@ (8008fe0 <sbrk_aligned+0x40>)
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	6831      	ldr	r1, [r6, #0]
 8008fa8:	4605      	mov	r5, r0
 8008faa:	b911      	cbnz	r1, 8008fb2 <sbrk_aligned+0x12>
 8008fac:	f000 fea2 	bl	8009cf4 <_sbrk_r>
 8008fb0:	6030      	str	r0, [r6, #0]
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	f000 fe9d 	bl	8009cf4 <_sbrk_r>
 8008fba:	1c43      	adds	r3, r0, #1
 8008fbc:	d103      	bne.n	8008fc6 <sbrk_aligned+0x26>
 8008fbe:	f04f 34ff 	mov.w	r4, #4294967295
 8008fc2:	4620      	mov	r0, r4
 8008fc4:	bd70      	pop	{r4, r5, r6, pc}
 8008fc6:	1cc4      	adds	r4, r0, #3
 8008fc8:	f024 0403 	bic.w	r4, r4, #3
 8008fcc:	42a0      	cmp	r0, r4
 8008fce:	d0f8      	beq.n	8008fc2 <sbrk_aligned+0x22>
 8008fd0:	1a21      	subs	r1, r4, r0
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	f000 fe8e 	bl	8009cf4 <_sbrk_r>
 8008fd8:	3001      	adds	r0, #1
 8008fda:	d1f2      	bne.n	8008fc2 <sbrk_aligned+0x22>
 8008fdc:	e7ef      	b.n	8008fbe <sbrk_aligned+0x1e>
 8008fde:	bf00      	nop
 8008fe0:	240007d8 	.word	0x240007d8

08008fe4 <_malloc_r>:
 8008fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fe8:	1ccd      	adds	r5, r1, #3
 8008fea:	f025 0503 	bic.w	r5, r5, #3
 8008fee:	3508      	adds	r5, #8
 8008ff0:	2d0c      	cmp	r5, #12
 8008ff2:	bf38      	it	cc
 8008ff4:	250c      	movcc	r5, #12
 8008ff6:	2d00      	cmp	r5, #0
 8008ff8:	4606      	mov	r6, r0
 8008ffa:	db01      	blt.n	8009000 <_malloc_r+0x1c>
 8008ffc:	42a9      	cmp	r1, r5
 8008ffe:	d904      	bls.n	800900a <_malloc_r+0x26>
 8009000:	230c      	movs	r3, #12
 8009002:	6033      	str	r3, [r6, #0]
 8009004:	2000      	movs	r0, #0
 8009006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800900a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80090e0 <_malloc_r+0xfc>
 800900e:	f000 f869 	bl	80090e4 <__malloc_lock>
 8009012:	f8d8 3000 	ldr.w	r3, [r8]
 8009016:	461c      	mov	r4, r3
 8009018:	bb44      	cbnz	r4, 800906c <_malloc_r+0x88>
 800901a:	4629      	mov	r1, r5
 800901c:	4630      	mov	r0, r6
 800901e:	f7ff ffbf 	bl	8008fa0 <sbrk_aligned>
 8009022:	1c43      	adds	r3, r0, #1
 8009024:	4604      	mov	r4, r0
 8009026:	d158      	bne.n	80090da <_malloc_r+0xf6>
 8009028:	f8d8 4000 	ldr.w	r4, [r8]
 800902c:	4627      	mov	r7, r4
 800902e:	2f00      	cmp	r7, #0
 8009030:	d143      	bne.n	80090ba <_malloc_r+0xd6>
 8009032:	2c00      	cmp	r4, #0
 8009034:	d04b      	beq.n	80090ce <_malloc_r+0xea>
 8009036:	6823      	ldr	r3, [r4, #0]
 8009038:	4639      	mov	r1, r7
 800903a:	4630      	mov	r0, r6
 800903c:	eb04 0903 	add.w	r9, r4, r3
 8009040:	f000 fe58 	bl	8009cf4 <_sbrk_r>
 8009044:	4581      	cmp	r9, r0
 8009046:	d142      	bne.n	80090ce <_malloc_r+0xea>
 8009048:	6821      	ldr	r1, [r4, #0]
 800904a:	1a6d      	subs	r5, r5, r1
 800904c:	4629      	mov	r1, r5
 800904e:	4630      	mov	r0, r6
 8009050:	f7ff ffa6 	bl	8008fa0 <sbrk_aligned>
 8009054:	3001      	adds	r0, #1
 8009056:	d03a      	beq.n	80090ce <_malloc_r+0xea>
 8009058:	6823      	ldr	r3, [r4, #0]
 800905a:	442b      	add	r3, r5
 800905c:	6023      	str	r3, [r4, #0]
 800905e:	f8d8 3000 	ldr.w	r3, [r8]
 8009062:	685a      	ldr	r2, [r3, #4]
 8009064:	bb62      	cbnz	r2, 80090c0 <_malloc_r+0xdc>
 8009066:	f8c8 7000 	str.w	r7, [r8]
 800906a:	e00f      	b.n	800908c <_malloc_r+0xa8>
 800906c:	6822      	ldr	r2, [r4, #0]
 800906e:	1b52      	subs	r2, r2, r5
 8009070:	d420      	bmi.n	80090b4 <_malloc_r+0xd0>
 8009072:	2a0b      	cmp	r2, #11
 8009074:	d917      	bls.n	80090a6 <_malloc_r+0xc2>
 8009076:	1961      	adds	r1, r4, r5
 8009078:	42a3      	cmp	r3, r4
 800907a:	6025      	str	r5, [r4, #0]
 800907c:	bf18      	it	ne
 800907e:	6059      	strne	r1, [r3, #4]
 8009080:	6863      	ldr	r3, [r4, #4]
 8009082:	bf08      	it	eq
 8009084:	f8c8 1000 	streq.w	r1, [r8]
 8009088:	5162      	str	r2, [r4, r5]
 800908a:	604b      	str	r3, [r1, #4]
 800908c:	4630      	mov	r0, r6
 800908e:	f000 f82f 	bl	80090f0 <__malloc_unlock>
 8009092:	f104 000b 	add.w	r0, r4, #11
 8009096:	1d23      	adds	r3, r4, #4
 8009098:	f020 0007 	bic.w	r0, r0, #7
 800909c:	1ac2      	subs	r2, r0, r3
 800909e:	bf1c      	itt	ne
 80090a0:	1a1b      	subne	r3, r3, r0
 80090a2:	50a3      	strne	r3, [r4, r2]
 80090a4:	e7af      	b.n	8009006 <_malloc_r+0x22>
 80090a6:	6862      	ldr	r2, [r4, #4]
 80090a8:	42a3      	cmp	r3, r4
 80090aa:	bf0c      	ite	eq
 80090ac:	f8c8 2000 	streq.w	r2, [r8]
 80090b0:	605a      	strne	r2, [r3, #4]
 80090b2:	e7eb      	b.n	800908c <_malloc_r+0xa8>
 80090b4:	4623      	mov	r3, r4
 80090b6:	6864      	ldr	r4, [r4, #4]
 80090b8:	e7ae      	b.n	8009018 <_malloc_r+0x34>
 80090ba:	463c      	mov	r4, r7
 80090bc:	687f      	ldr	r7, [r7, #4]
 80090be:	e7b6      	b.n	800902e <_malloc_r+0x4a>
 80090c0:	461a      	mov	r2, r3
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	42a3      	cmp	r3, r4
 80090c6:	d1fb      	bne.n	80090c0 <_malloc_r+0xdc>
 80090c8:	2300      	movs	r3, #0
 80090ca:	6053      	str	r3, [r2, #4]
 80090cc:	e7de      	b.n	800908c <_malloc_r+0xa8>
 80090ce:	230c      	movs	r3, #12
 80090d0:	6033      	str	r3, [r6, #0]
 80090d2:	4630      	mov	r0, r6
 80090d4:	f000 f80c 	bl	80090f0 <__malloc_unlock>
 80090d8:	e794      	b.n	8009004 <_malloc_r+0x20>
 80090da:	6005      	str	r5, [r0, #0]
 80090dc:	e7d6      	b.n	800908c <_malloc_r+0xa8>
 80090de:	bf00      	nop
 80090e0:	240007dc 	.word	0x240007dc

080090e4 <__malloc_lock>:
 80090e4:	4801      	ldr	r0, [pc, #4]	@ (80090ec <__malloc_lock+0x8>)
 80090e6:	f7ff b91e 	b.w	8008326 <__retarget_lock_acquire_recursive>
 80090ea:	bf00      	nop
 80090ec:	240007d4 	.word	0x240007d4

080090f0 <__malloc_unlock>:
 80090f0:	4801      	ldr	r0, [pc, #4]	@ (80090f8 <__malloc_unlock+0x8>)
 80090f2:	f7ff b919 	b.w	8008328 <__retarget_lock_release_recursive>
 80090f6:	bf00      	nop
 80090f8:	240007d4 	.word	0x240007d4

080090fc <_Balloc>:
 80090fc:	b570      	push	{r4, r5, r6, lr}
 80090fe:	69c6      	ldr	r6, [r0, #28]
 8009100:	4604      	mov	r4, r0
 8009102:	460d      	mov	r5, r1
 8009104:	b976      	cbnz	r6, 8009124 <_Balloc+0x28>
 8009106:	2010      	movs	r0, #16
 8009108:	f7ff ff42 	bl	8008f90 <malloc>
 800910c:	4602      	mov	r2, r0
 800910e:	61e0      	str	r0, [r4, #28]
 8009110:	b920      	cbnz	r0, 800911c <_Balloc+0x20>
 8009112:	4b18      	ldr	r3, [pc, #96]	@ (8009174 <_Balloc+0x78>)
 8009114:	4818      	ldr	r0, [pc, #96]	@ (8009178 <_Balloc+0x7c>)
 8009116:	216b      	movs	r1, #107	@ 0x6b
 8009118:	f000 fe0a 	bl	8009d30 <__assert_func>
 800911c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009120:	6006      	str	r6, [r0, #0]
 8009122:	60c6      	str	r6, [r0, #12]
 8009124:	69e6      	ldr	r6, [r4, #28]
 8009126:	68f3      	ldr	r3, [r6, #12]
 8009128:	b183      	cbz	r3, 800914c <_Balloc+0x50>
 800912a:	69e3      	ldr	r3, [r4, #28]
 800912c:	68db      	ldr	r3, [r3, #12]
 800912e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009132:	b9b8      	cbnz	r0, 8009164 <_Balloc+0x68>
 8009134:	2101      	movs	r1, #1
 8009136:	fa01 f605 	lsl.w	r6, r1, r5
 800913a:	1d72      	adds	r2, r6, #5
 800913c:	0092      	lsls	r2, r2, #2
 800913e:	4620      	mov	r0, r4
 8009140:	f000 fe14 	bl	8009d6c <_calloc_r>
 8009144:	b160      	cbz	r0, 8009160 <_Balloc+0x64>
 8009146:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800914a:	e00e      	b.n	800916a <_Balloc+0x6e>
 800914c:	2221      	movs	r2, #33	@ 0x21
 800914e:	2104      	movs	r1, #4
 8009150:	4620      	mov	r0, r4
 8009152:	f000 fe0b 	bl	8009d6c <_calloc_r>
 8009156:	69e3      	ldr	r3, [r4, #28]
 8009158:	60f0      	str	r0, [r6, #12]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d1e4      	bne.n	800912a <_Balloc+0x2e>
 8009160:	2000      	movs	r0, #0
 8009162:	bd70      	pop	{r4, r5, r6, pc}
 8009164:	6802      	ldr	r2, [r0, #0]
 8009166:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800916a:	2300      	movs	r3, #0
 800916c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009170:	e7f7      	b.n	8009162 <_Balloc+0x66>
 8009172:	bf00      	nop
 8009174:	0800a059 	.word	0x0800a059
 8009178:	0800a0d9 	.word	0x0800a0d9

0800917c <_Bfree>:
 800917c:	b570      	push	{r4, r5, r6, lr}
 800917e:	69c6      	ldr	r6, [r0, #28]
 8009180:	4605      	mov	r5, r0
 8009182:	460c      	mov	r4, r1
 8009184:	b976      	cbnz	r6, 80091a4 <_Bfree+0x28>
 8009186:	2010      	movs	r0, #16
 8009188:	f7ff ff02 	bl	8008f90 <malloc>
 800918c:	4602      	mov	r2, r0
 800918e:	61e8      	str	r0, [r5, #28]
 8009190:	b920      	cbnz	r0, 800919c <_Bfree+0x20>
 8009192:	4b09      	ldr	r3, [pc, #36]	@ (80091b8 <_Bfree+0x3c>)
 8009194:	4809      	ldr	r0, [pc, #36]	@ (80091bc <_Bfree+0x40>)
 8009196:	218f      	movs	r1, #143	@ 0x8f
 8009198:	f000 fdca 	bl	8009d30 <__assert_func>
 800919c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091a0:	6006      	str	r6, [r0, #0]
 80091a2:	60c6      	str	r6, [r0, #12]
 80091a4:	b13c      	cbz	r4, 80091b6 <_Bfree+0x3a>
 80091a6:	69eb      	ldr	r3, [r5, #28]
 80091a8:	6862      	ldr	r2, [r4, #4]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091b0:	6021      	str	r1, [r4, #0]
 80091b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	0800a059 	.word	0x0800a059
 80091bc:	0800a0d9 	.word	0x0800a0d9

080091c0 <__multadd>:
 80091c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091c4:	690d      	ldr	r5, [r1, #16]
 80091c6:	4607      	mov	r7, r0
 80091c8:	460c      	mov	r4, r1
 80091ca:	461e      	mov	r6, r3
 80091cc:	f101 0c14 	add.w	ip, r1, #20
 80091d0:	2000      	movs	r0, #0
 80091d2:	f8dc 3000 	ldr.w	r3, [ip]
 80091d6:	b299      	uxth	r1, r3
 80091d8:	fb02 6101 	mla	r1, r2, r1, r6
 80091dc:	0c1e      	lsrs	r6, r3, #16
 80091de:	0c0b      	lsrs	r3, r1, #16
 80091e0:	fb02 3306 	mla	r3, r2, r6, r3
 80091e4:	b289      	uxth	r1, r1
 80091e6:	3001      	adds	r0, #1
 80091e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091ec:	4285      	cmp	r5, r0
 80091ee:	f84c 1b04 	str.w	r1, [ip], #4
 80091f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091f6:	dcec      	bgt.n	80091d2 <__multadd+0x12>
 80091f8:	b30e      	cbz	r6, 800923e <__multadd+0x7e>
 80091fa:	68a3      	ldr	r3, [r4, #8]
 80091fc:	42ab      	cmp	r3, r5
 80091fe:	dc19      	bgt.n	8009234 <__multadd+0x74>
 8009200:	6861      	ldr	r1, [r4, #4]
 8009202:	4638      	mov	r0, r7
 8009204:	3101      	adds	r1, #1
 8009206:	f7ff ff79 	bl	80090fc <_Balloc>
 800920a:	4680      	mov	r8, r0
 800920c:	b928      	cbnz	r0, 800921a <__multadd+0x5a>
 800920e:	4602      	mov	r2, r0
 8009210:	4b0c      	ldr	r3, [pc, #48]	@ (8009244 <__multadd+0x84>)
 8009212:	480d      	ldr	r0, [pc, #52]	@ (8009248 <__multadd+0x88>)
 8009214:	21ba      	movs	r1, #186	@ 0xba
 8009216:	f000 fd8b 	bl	8009d30 <__assert_func>
 800921a:	6922      	ldr	r2, [r4, #16]
 800921c:	3202      	adds	r2, #2
 800921e:	f104 010c 	add.w	r1, r4, #12
 8009222:	0092      	lsls	r2, r2, #2
 8009224:	300c      	adds	r0, #12
 8009226:	f000 fd75 	bl	8009d14 <memcpy>
 800922a:	4621      	mov	r1, r4
 800922c:	4638      	mov	r0, r7
 800922e:	f7ff ffa5 	bl	800917c <_Bfree>
 8009232:	4644      	mov	r4, r8
 8009234:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009238:	3501      	adds	r5, #1
 800923a:	615e      	str	r6, [r3, #20]
 800923c:	6125      	str	r5, [r4, #16]
 800923e:	4620      	mov	r0, r4
 8009240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009244:	0800a0c8 	.word	0x0800a0c8
 8009248:	0800a0d9 	.word	0x0800a0d9

0800924c <__hi0bits>:
 800924c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009250:	4603      	mov	r3, r0
 8009252:	bf36      	itet	cc
 8009254:	0403      	lslcc	r3, r0, #16
 8009256:	2000      	movcs	r0, #0
 8009258:	2010      	movcc	r0, #16
 800925a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800925e:	bf3c      	itt	cc
 8009260:	021b      	lslcc	r3, r3, #8
 8009262:	3008      	addcc	r0, #8
 8009264:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009268:	bf3c      	itt	cc
 800926a:	011b      	lslcc	r3, r3, #4
 800926c:	3004      	addcc	r0, #4
 800926e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009272:	bf3c      	itt	cc
 8009274:	009b      	lslcc	r3, r3, #2
 8009276:	3002      	addcc	r0, #2
 8009278:	2b00      	cmp	r3, #0
 800927a:	db05      	blt.n	8009288 <__hi0bits+0x3c>
 800927c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009280:	f100 0001 	add.w	r0, r0, #1
 8009284:	bf08      	it	eq
 8009286:	2020      	moveq	r0, #32
 8009288:	4770      	bx	lr

0800928a <__lo0bits>:
 800928a:	6803      	ldr	r3, [r0, #0]
 800928c:	4602      	mov	r2, r0
 800928e:	f013 0007 	ands.w	r0, r3, #7
 8009292:	d00b      	beq.n	80092ac <__lo0bits+0x22>
 8009294:	07d9      	lsls	r1, r3, #31
 8009296:	d421      	bmi.n	80092dc <__lo0bits+0x52>
 8009298:	0798      	lsls	r0, r3, #30
 800929a:	bf49      	itett	mi
 800929c:	085b      	lsrmi	r3, r3, #1
 800929e:	089b      	lsrpl	r3, r3, #2
 80092a0:	2001      	movmi	r0, #1
 80092a2:	6013      	strmi	r3, [r2, #0]
 80092a4:	bf5c      	itt	pl
 80092a6:	6013      	strpl	r3, [r2, #0]
 80092a8:	2002      	movpl	r0, #2
 80092aa:	4770      	bx	lr
 80092ac:	b299      	uxth	r1, r3
 80092ae:	b909      	cbnz	r1, 80092b4 <__lo0bits+0x2a>
 80092b0:	0c1b      	lsrs	r3, r3, #16
 80092b2:	2010      	movs	r0, #16
 80092b4:	b2d9      	uxtb	r1, r3
 80092b6:	b909      	cbnz	r1, 80092bc <__lo0bits+0x32>
 80092b8:	3008      	adds	r0, #8
 80092ba:	0a1b      	lsrs	r3, r3, #8
 80092bc:	0719      	lsls	r1, r3, #28
 80092be:	bf04      	itt	eq
 80092c0:	091b      	lsreq	r3, r3, #4
 80092c2:	3004      	addeq	r0, #4
 80092c4:	0799      	lsls	r1, r3, #30
 80092c6:	bf04      	itt	eq
 80092c8:	089b      	lsreq	r3, r3, #2
 80092ca:	3002      	addeq	r0, #2
 80092cc:	07d9      	lsls	r1, r3, #31
 80092ce:	d403      	bmi.n	80092d8 <__lo0bits+0x4e>
 80092d0:	085b      	lsrs	r3, r3, #1
 80092d2:	f100 0001 	add.w	r0, r0, #1
 80092d6:	d003      	beq.n	80092e0 <__lo0bits+0x56>
 80092d8:	6013      	str	r3, [r2, #0]
 80092da:	4770      	bx	lr
 80092dc:	2000      	movs	r0, #0
 80092de:	4770      	bx	lr
 80092e0:	2020      	movs	r0, #32
 80092e2:	4770      	bx	lr

080092e4 <__i2b>:
 80092e4:	b510      	push	{r4, lr}
 80092e6:	460c      	mov	r4, r1
 80092e8:	2101      	movs	r1, #1
 80092ea:	f7ff ff07 	bl	80090fc <_Balloc>
 80092ee:	4602      	mov	r2, r0
 80092f0:	b928      	cbnz	r0, 80092fe <__i2b+0x1a>
 80092f2:	4b05      	ldr	r3, [pc, #20]	@ (8009308 <__i2b+0x24>)
 80092f4:	4805      	ldr	r0, [pc, #20]	@ (800930c <__i2b+0x28>)
 80092f6:	f240 1145 	movw	r1, #325	@ 0x145
 80092fa:	f000 fd19 	bl	8009d30 <__assert_func>
 80092fe:	2301      	movs	r3, #1
 8009300:	6144      	str	r4, [r0, #20]
 8009302:	6103      	str	r3, [r0, #16]
 8009304:	bd10      	pop	{r4, pc}
 8009306:	bf00      	nop
 8009308:	0800a0c8 	.word	0x0800a0c8
 800930c:	0800a0d9 	.word	0x0800a0d9

08009310 <__multiply>:
 8009310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009314:	4617      	mov	r7, r2
 8009316:	690a      	ldr	r2, [r1, #16]
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	429a      	cmp	r2, r3
 800931c:	bfa8      	it	ge
 800931e:	463b      	movge	r3, r7
 8009320:	4689      	mov	r9, r1
 8009322:	bfa4      	itt	ge
 8009324:	460f      	movge	r7, r1
 8009326:	4699      	movge	r9, r3
 8009328:	693d      	ldr	r5, [r7, #16]
 800932a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	6879      	ldr	r1, [r7, #4]
 8009332:	eb05 060a 	add.w	r6, r5, sl
 8009336:	42b3      	cmp	r3, r6
 8009338:	b085      	sub	sp, #20
 800933a:	bfb8      	it	lt
 800933c:	3101      	addlt	r1, #1
 800933e:	f7ff fedd 	bl	80090fc <_Balloc>
 8009342:	b930      	cbnz	r0, 8009352 <__multiply+0x42>
 8009344:	4602      	mov	r2, r0
 8009346:	4b41      	ldr	r3, [pc, #260]	@ (800944c <__multiply+0x13c>)
 8009348:	4841      	ldr	r0, [pc, #260]	@ (8009450 <__multiply+0x140>)
 800934a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800934e:	f000 fcef 	bl	8009d30 <__assert_func>
 8009352:	f100 0414 	add.w	r4, r0, #20
 8009356:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800935a:	4623      	mov	r3, r4
 800935c:	2200      	movs	r2, #0
 800935e:	4573      	cmp	r3, lr
 8009360:	d320      	bcc.n	80093a4 <__multiply+0x94>
 8009362:	f107 0814 	add.w	r8, r7, #20
 8009366:	f109 0114 	add.w	r1, r9, #20
 800936a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800936e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009372:	9302      	str	r3, [sp, #8]
 8009374:	1beb      	subs	r3, r5, r7
 8009376:	3b15      	subs	r3, #21
 8009378:	f023 0303 	bic.w	r3, r3, #3
 800937c:	3304      	adds	r3, #4
 800937e:	3715      	adds	r7, #21
 8009380:	42bd      	cmp	r5, r7
 8009382:	bf38      	it	cc
 8009384:	2304      	movcc	r3, #4
 8009386:	9301      	str	r3, [sp, #4]
 8009388:	9b02      	ldr	r3, [sp, #8]
 800938a:	9103      	str	r1, [sp, #12]
 800938c:	428b      	cmp	r3, r1
 800938e:	d80c      	bhi.n	80093aa <__multiply+0x9a>
 8009390:	2e00      	cmp	r6, #0
 8009392:	dd03      	ble.n	800939c <__multiply+0x8c>
 8009394:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009398:	2b00      	cmp	r3, #0
 800939a:	d055      	beq.n	8009448 <__multiply+0x138>
 800939c:	6106      	str	r6, [r0, #16]
 800939e:	b005      	add	sp, #20
 80093a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a4:	f843 2b04 	str.w	r2, [r3], #4
 80093a8:	e7d9      	b.n	800935e <__multiply+0x4e>
 80093aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80093ae:	f1ba 0f00 	cmp.w	sl, #0
 80093b2:	d01f      	beq.n	80093f4 <__multiply+0xe4>
 80093b4:	46c4      	mov	ip, r8
 80093b6:	46a1      	mov	r9, r4
 80093b8:	2700      	movs	r7, #0
 80093ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 80093be:	f8d9 3000 	ldr.w	r3, [r9]
 80093c2:	fa1f fb82 	uxth.w	fp, r2
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80093cc:	443b      	add	r3, r7
 80093ce:	f8d9 7000 	ldr.w	r7, [r9]
 80093d2:	0c12      	lsrs	r2, r2, #16
 80093d4:	0c3f      	lsrs	r7, r7, #16
 80093d6:	fb0a 7202 	mla	r2, sl, r2, r7
 80093da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80093de:	b29b      	uxth	r3, r3
 80093e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093e4:	4565      	cmp	r5, ip
 80093e6:	f849 3b04 	str.w	r3, [r9], #4
 80093ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80093ee:	d8e4      	bhi.n	80093ba <__multiply+0xaa>
 80093f0:	9b01      	ldr	r3, [sp, #4]
 80093f2:	50e7      	str	r7, [r4, r3]
 80093f4:	9b03      	ldr	r3, [sp, #12]
 80093f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80093fa:	3104      	adds	r1, #4
 80093fc:	f1b9 0f00 	cmp.w	r9, #0
 8009400:	d020      	beq.n	8009444 <__multiply+0x134>
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	4647      	mov	r7, r8
 8009406:	46a4      	mov	ip, r4
 8009408:	f04f 0a00 	mov.w	sl, #0
 800940c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009410:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009414:	fb09 220b 	mla	r2, r9, fp, r2
 8009418:	4452      	add	r2, sl
 800941a:	b29b      	uxth	r3, r3
 800941c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009420:	f84c 3b04 	str.w	r3, [ip], #4
 8009424:	f857 3b04 	ldr.w	r3, [r7], #4
 8009428:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800942c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009430:	fb09 330a 	mla	r3, r9, sl, r3
 8009434:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009438:	42bd      	cmp	r5, r7
 800943a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800943e:	d8e5      	bhi.n	800940c <__multiply+0xfc>
 8009440:	9a01      	ldr	r2, [sp, #4]
 8009442:	50a3      	str	r3, [r4, r2]
 8009444:	3404      	adds	r4, #4
 8009446:	e79f      	b.n	8009388 <__multiply+0x78>
 8009448:	3e01      	subs	r6, #1
 800944a:	e7a1      	b.n	8009390 <__multiply+0x80>
 800944c:	0800a0c8 	.word	0x0800a0c8
 8009450:	0800a0d9 	.word	0x0800a0d9

08009454 <__pow5mult>:
 8009454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009458:	4615      	mov	r5, r2
 800945a:	f012 0203 	ands.w	r2, r2, #3
 800945e:	4607      	mov	r7, r0
 8009460:	460e      	mov	r6, r1
 8009462:	d007      	beq.n	8009474 <__pow5mult+0x20>
 8009464:	4c25      	ldr	r4, [pc, #148]	@ (80094fc <__pow5mult+0xa8>)
 8009466:	3a01      	subs	r2, #1
 8009468:	2300      	movs	r3, #0
 800946a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800946e:	f7ff fea7 	bl	80091c0 <__multadd>
 8009472:	4606      	mov	r6, r0
 8009474:	10ad      	asrs	r5, r5, #2
 8009476:	d03d      	beq.n	80094f4 <__pow5mult+0xa0>
 8009478:	69fc      	ldr	r4, [r7, #28]
 800947a:	b97c      	cbnz	r4, 800949c <__pow5mult+0x48>
 800947c:	2010      	movs	r0, #16
 800947e:	f7ff fd87 	bl	8008f90 <malloc>
 8009482:	4602      	mov	r2, r0
 8009484:	61f8      	str	r0, [r7, #28]
 8009486:	b928      	cbnz	r0, 8009494 <__pow5mult+0x40>
 8009488:	4b1d      	ldr	r3, [pc, #116]	@ (8009500 <__pow5mult+0xac>)
 800948a:	481e      	ldr	r0, [pc, #120]	@ (8009504 <__pow5mult+0xb0>)
 800948c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009490:	f000 fc4e 	bl	8009d30 <__assert_func>
 8009494:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009498:	6004      	str	r4, [r0, #0]
 800949a:	60c4      	str	r4, [r0, #12]
 800949c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80094a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094a4:	b94c      	cbnz	r4, 80094ba <__pow5mult+0x66>
 80094a6:	f240 2171 	movw	r1, #625	@ 0x271
 80094aa:	4638      	mov	r0, r7
 80094ac:	f7ff ff1a 	bl	80092e4 <__i2b>
 80094b0:	2300      	movs	r3, #0
 80094b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80094b6:	4604      	mov	r4, r0
 80094b8:	6003      	str	r3, [r0, #0]
 80094ba:	f04f 0900 	mov.w	r9, #0
 80094be:	07eb      	lsls	r3, r5, #31
 80094c0:	d50a      	bpl.n	80094d8 <__pow5mult+0x84>
 80094c2:	4631      	mov	r1, r6
 80094c4:	4622      	mov	r2, r4
 80094c6:	4638      	mov	r0, r7
 80094c8:	f7ff ff22 	bl	8009310 <__multiply>
 80094cc:	4631      	mov	r1, r6
 80094ce:	4680      	mov	r8, r0
 80094d0:	4638      	mov	r0, r7
 80094d2:	f7ff fe53 	bl	800917c <_Bfree>
 80094d6:	4646      	mov	r6, r8
 80094d8:	106d      	asrs	r5, r5, #1
 80094da:	d00b      	beq.n	80094f4 <__pow5mult+0xa0>
 80094dc:	6820      	ldr	r0, [r4, #0]
 80094de:	b938      	cbnz	r0, 80094f0 <__pow5mult+0x9c>
 80094e0:	4622      	mov	r2, r4
 80094e2:	4621      	mov	r1, r4
 80094e4:	4638      	mov	r0, r7
 80094e6:	f7ff ff13 	bl	8009310 <__multiply>
 80094ea:	6020      	str	r0, [r4, #0]
 80094ec:	f8c0 9000 	str.w	r9, [r0]
 80094f0:	4604      	mov	r4, r0
 80094f2:	e7e4      	b.n	80094be <__pow5mult+0x6a>
 80094f4:	4630      	mov	r0, r6
 80094f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094fa:	bf00      	nop
 80094fc:	0800a18c 	.word	0x0800a18c
 8009500:	0800a059 	.word	0x0800a059
 8009504:	0800a0d9 	.word	0x0800a0d9

08009508 <__lshift>:
 8009508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800950c:	460c      	mov	r4, r1
 800950e:	6849      	ldr	r1, [r1, #4]
 8009510:	6923      	ldr	r3, [r4, #16]
 8009512:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009516:	68a3      	ldr	r3, [r4, #8]
 8009518:	4607      	mov	r7, r0
 800951a:	4691      	mov	r9, r2
 800951c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009520:	f108 0601 	add.w	r6, r8, #1
 8009524:	42b3      	cmp	r3, r6
 8009526:	db0b      	blt.n	8009540 <__lshift+0x38>
 8009528:	4638      	mov	r0, r7
 800952a:	f7ff fde7 	bl	80090fc <_Balloc>
 800952e:	4605      	mov	r5, r0
 8009530:	b948      	cbnz	r0, 8009546 <__lshift+0x3e>
 8009532:	4602      	mov	r2, r0
 8009534:	4b28      	ldr	r3, [pc, #160]	@ (80095d8 <__lshift+0xd0>)
 8009536:	4829      	ldr	r0, [pc, #164]	@ (80095dc <__lshift+0xd4>)
 8009538:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800953c:	f000 fbf8 	bl	8009d30 <__assert_func>
 8009540:	3101      	adds	r1, #1
 8009542:	005b      	lsls	r3, r3, #1
 8009544:	e7ee      	b.n	8009524 <__lshift+0x1c>
 8009546:	2300      	movs	r3, #0
 8009548:	f100 0114 	add.w	r1, r0, #20
 800954c:	f100 0210 	add.w	r2, r0, #16
 8009550:	4618      	mov	r0, r3
 8009552:	4553      	cmp	r3, sl
 8009554:	db33      	blt.n	80095be <__lshift+0xb6>
 8009556:	6920      	ldr	r0, [r4, #16]
 8009558:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800955c:	f104 0314 	add.w	r3, r4, #20
 8009560:	f019 091f 	ands.w	r9, r9, #31
 8009564:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009568:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800956c:	d02b      	beq.n	80095c6 <__lshift+0xbe>
 800956e:	f1c9 0e20 	rsb	lr, r9, #32
 8009572:	468a      	mov	sl, r1
 8009574:	2200      	movs	r2, #0
 8009576:	6818      	ldr	r0, [r3, #0]
 8009578:	fa00 f009 	lsl.w	r0, r0, r9
 800957c:	4310      	orrs	r0, r2
 800957e:	f84a 0b04 	str.w	r0, [sl], #4
 8009582:	f853 2b04 	ldr.w	r2, [r3], #4
 8009586:	459c      	cmp	ip, r3
 8009588:	fa22 f20e 	lsr.w	r2, r2, lr
 800958c:	d8f3      	bhi.n	8009576 <__lshift+0x6e>
 800958e:	ebac 0304 	sub.w	r3, ip, r4
 8009592:	3b15      	subs	r3, #21
 8009594:	f023 0303 	bic.w	r3, r3, #3
 8009598:	3304      	adds	r3, #4
 800959a:	f104 0015 	add.w	r0, r4, #21
 800959e:	4560      	cmp	r0, ip
 80095a0:	bf88      	it	hi
 80095a2:	2304      	movhi	r3, #4
 80095a4:	50ca      	str	r2, [r1, r3]
 80095a6:	b10a      	cbz	r2, 80095ac <__lshift+0xa4>
 80095a8:	f108 0602 	add.w	r6, r8, #2
 80095ac:	3e01      	subs	r6, #1
 80095ae:	4638      	mov	r0, r7
 80095b0:	612e      	str	r6, [r5, #16]
 80095b2:	4621      	mov	r1, r4
 80095b4:	f7ff fde2 	bl	800917c <_Bfree>
 80095b8:	4628      	mov	r0, r5
 80095ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095be:	f842 0f04 	str.w	r0, [r2, #4]!
 80095c2:	3301      	adds	r3, #1
 80095c4:	e7c5      	b.n	8009552 <__lshift+0x4a>
 80095c6:	3904      	subs	r1, #4
 80095c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80095cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80095d0:	459c      	cmp	ip, r3
 80095d2:	d8f9      	bhi.n	80095c8 <__lshift+0xc0>
 80095d4:	e7ea      	b.n	80095ac <__lshift+0xa4>
 80095d6:	bf00      	nop
 80095d8:	0800a0c8 	.word	0x0800a0c8
 80095dc:	0800a0d9 	.word	0x0800a0d9

080095e0 <__mcmp>:
 80095e0:	690a      	ldr	r2, [r1, #16]
 80095e2:	4603      	mov	r3, r0
 80095e4:	6900      	ldr	r0, [r0, #16]
 80095e6:	1a80      	subs	r0, r0, r2
 80095e8:	b530      	push	{r4, r5, lr}
 80095ea:	d10e      	bne.n	800960a <__mcmp+0x2a>
 80095ec:	3314      	adds	r3, #20
 80095ee:	3114      	adds	r1, #20
 80095f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80095f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80095f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80095fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009600:	4295      	cmp	r5, r2
 8009602:	d003      	beq.n	800960c <__mcmp+0x2c>
 8009604:	d205      	bcs.n	8009612 <__mcmp+0x32>
 8009606:	f04f 30ff 	mov.w	r0, #4294967295
 800960a:	bd30      	pop	{r4, r5, pc}
 800960c:	42a3      	cmp	r3, r4
 800960e:	d3f3      	bcc.n	80095f8 <__mcmp+0x18>
 8009610:	e7fb      	b.n	800960a <__mcmp+0x2a>
 8009612:	2001      	movs	r0, #1
 8009614:	e7f9      	b.n	800960a <__mcmp+0x2a>
	...

08009618 <__mdiff>:
 8009618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800961c:	4689      	mov	r9, r1
 800961e:	4606      	mov	r6, r0
 8009620:	4611      	mov	r1, r2
 8009622:	4648      	mov	r0, r9
 8009624:	4614      	mov	r4, r2
 8009626:	f7ff ffdb 	bl	80095e0 <__mcmp>
 800962a:	1e05      	subs	r5, r0, #0
 800962c:	d112      	bne.n	8009654 <__mdiff+0x3c>
 800962e:	4629      	mov	r1, r5
 8009630:	4630      	mov	r0, r6
 8009632:	f7ff fd63 	bl	80090fc <_Balloc>
 8009636:	4602      	mov	r2, r0
 8009638:	b928      	cbnz	r0, 8009646 <__mdiff+0x2e>
 800963a:	4b3f      	ldr	r3, [pc, #252]	@ (8009738 <__mdiff+0x120>)
 800963c:	f240 2137 	movw	r1, #567	@ 0x237
 8009640:	483e      	ldr	r0, [pc, #248]	@ (800973c <__mdiff+0x124>)
 8009642:	f000 fb75 	bl	8009d30 <__assert_func>
 8009646:	2301      	movs	r3, #1
 8009648:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800964c:	4610      	mov	r0, r2
 800964e:	b003      	add	sp, #12
 8009650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009654:	bfbc      	itt	lt
 8009656:	464b      	movlt	r3, r9
 8009658:	46a1      	movlt	r9, r4
 800965a:	4630      	mov	r0, r6
 800965c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009660:	bfba      	itte	lt
 8009662:	461c      	movlt	r4, r3
 8009664:	2501      	movlt	r5, #1
 8009666:	2500      	movge	r5, #0
 8009668:	f7ff fd48 	bl	80090fc <_Balloc>
 800966c:	4602      	mov	r2, r0
 800966e:	b918      	cbnz	r0, 8009678 <__mdiff+0x60>
 8009670:	4b31      	ldr	r3, [pc, #196]	@ (8009738 <__mdiff+0x120>)
 8009672:	f240 2145 	movw	r1, #581	@ 0x245
 8009676:	e7e3      	b.n	8009640 <__mdiff+0x28>
 8009678:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800967c:	6926      	ldr	r6, [r4, #16]
 800967e:	60c5      	str	r5, [r0, #12]
 8009680:	f109 0310 	add.w	r3, r9, #16
 8009684:	f109 0514 	add.w	r5, r9, #20
 8009688:	f104 0e14 	add.w	lr, r4, #20
 800968c:	f100 0b14 	add.w	fp, r0, #20
 8009690:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009694:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009698:	9301      	str	r3, [sp, #4]
 800969a:	46d9      	mov	r9, fp
 800969c:	f04f 0c00 	mov.w	ip, #0
 80096a0:	9b01      	ldr	r3, [sp, #4]
 80096a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80096a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80096aa:	9301      	str	r3, [sp, #4]
 80096ac:	fa1f f38a 	uxth.w	r3, sl
 80096b0:	4619      	mov	r1, r3
 80096b2:	b283      	uxth	r3, r0
 80096b4:	1acb      	subs	r3, r1, r3
 80096b6:	0c00      	lsrs	r0, r0, #16
 80096b8:	4463      	add	r3, ip
 80096ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80096be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80096c2:	b29b      	uxth	r3, r3
 80096c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80096c8:	4576      	cmp	r6, lr
 80096ca:	f849 3b04 	str.w	r3, [r9], #4
 80096ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096d2:	d8e5      	bhi.n	80096a0 <__mdiff+0x88>
 80096d4:	1b33      	subs	r3, r6, r4
 80096d6:	3b15      	subs	r3, #21
 80096d8:	f023 0303 	bic.w	r3, r3, #3
 80096dc:	3415      	adds	r4, #21
 80096de:	3304      	adds	r3, #4
 80096e0:	42a6      	cmp	r6, r4
 80096e2:	bf38      	it	cc
 80096e4:	2304      	movcc	r3, #4
 80096e6:	441d      	add	r5, r3
 80096e8:	445b      	add	r3, fp
 80096ea:	461e      	mov	r6, r3
 80096ec:	462c      	mov	r4, r5
 80096ee:	4544      	cmp	r4, r8
 80096f0:	d30e      	bcc.n	8009710 <__mdiff+0xf8>
 80096f2:	f108 0103 	add.w	r1, r8, #3
 80096f6:	1b49      	subs	r1, r1, r5
 80096f8:	f021 0103 	bic.w	r1, r1, #3
 80096fc:	3d03      	subs	r5, #3
 80096fe:	45a8      	cmp	r8, r5
 8009700:	bf38      	it	cc
 8009702:	2100      	movcc	r1, #0
 8009704:	440b      	add	r3, r1
 8009706:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800970a:	b191      	cbz	r1, 8009732 <__mdiff+0x11a>
 800970c:	6117      	str	r7, [r2, #16]
 800970e:	e79d      	b.n	800964c <__mdiff+0x34>
 8009710:	f854 1b04 	ldr.w	r1, [r4], #4
 8009714:	46e6      	mov	lr, ip
 8009716:	0c08      	lsrs	r0, r1, #16
 8009718:	fa1c fc81 	uxtah	ip, ip, r1
 800971c:	4471      	add	r1, lr
 800971e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009722:	b289      	uxth	r1, r1
 8009724:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009728:	f846 1b04 	str.w	r1, [r6], #4
 800972c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009730:	e7dd      	b.n	80096ee <__mdiff+0xd6>
 8009732:	3f01      	subs	r7, #1
 8009734:	e7e7      	b.n	8009706 <__mdiff+0xee>
 8009736:	bf00      	nop
 8009738:	0800a0c8 	.word	0x0800a0c8
 800973c:	0800a0d9 	.word	0x0800a0d9

08009740 <__d2b>:
 8009740:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009744:	460f      	mov	r7, r1
 8009746:	2101      	movs	r1, #1
 8009748:	ec59 8b10 	vmov	r8, r9, d0
 800974c:	4616      	mov	r6, r2
 800974e:	f7ff fcd5 	bl	80090fc <_Balloc>
 8009752:	4604      	mov	r4, r0
 8009754:	b930      	cbnz	r0, 8009764 <__d2b+0x24>
 8009756:	4602      	mov	r2, r0
 8009758:	4b23      	ldr	r3, [pc, #140]	@ (80097e8 <__d2b+0xa8>)
 800975a:	4824      	ldr	r0, [pc, #144]	@ (80097ec <__d2b+0xac>)
 800975c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009760:	f000 fae6 	bl	8009d30 <__assert_func>
 8009764:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009768:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800976c:	b10d      	cbz	r5, 8009772 <__d2b+0x32>
 800976e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009772:	9301      	str	r3, [sp, #4]
 8009774:	f1b8 0300 	subs.w	r3, r8, #0
 8009778:	d023      	beq.n	80097c2 <__d2b+0x82>
 800977a:	4668      	mov	r0, sp
 800977c:	9300      	str	r3, [sp, #0]
 800977e:	f7ff fd84 	bl	800928a <__lo0bits>
 8009782:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009786:	b1d0      	cbz	r0, 80097be <__d2b+0x7e>
 8009788:	f1c0 0320 	rsb	r3, r0, #32
 800978c:	fa02 f303 	lsl.w	r3, r2, r3
 8009790:	430b      	orrs	r3, r1
 8009792:	40c2      	lsrs	r2, r0
 8009794:	6163      	str	r3, [r4, #20]
 8009796:	9201      	str	r2, [sp, #4]
 8009798:	9b01      	ldr	r3, [sp, #4]
 800979a:	61a3      	str	r3, [r4, #24]
 800979c:	2b00      	cmp	r3, #0
 800979e:	bf0c      	ite	eq
 80097a0:	2201      	moveq	r2, #1
 80097a2:	2202      	movne	r2, #2
 80097a4:	6122      	str	r2, [r4, #16]
 80097a6:	b1a5      	cbz	r5, 80097d2 <__d2b+0x92>
 80097a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80097ac:	4405      	add	r5, r0
 80097ae:	603d      	str	r5, [r7, #0]
 80097b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80097b4:	6030      	str	r0, [r6, #0]
 80097b6:	4620      	mov	r0, r4
 80097b8:	b003      	add	sp, #12
 80097ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097be:	6161      	str	r1, [r4, #20]
 80097c0:	e7ea      	b.n	8009798 <__d2b+0x58>
 80097c2:	a801      	add	r0, sp, #4
 80097c4:	f7ff fd61 	bl	800928a <__lo0bits>
 80097c8:	9b01      	ldr	r3, [sp, #4]
 80097ca:	6163      	str	r3, [r4, #20]
 80097cc:	3020      	adds	r0, #32
 80097ce:	2201      	movs	r2, #1
 80097d0:	e7e8      	b.n	80097a4 <__d2b+0x64>
 80097d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80097d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80097da:	6038      	str	r0, [r7, #0]
 80097dc:	6918      	ldr	r0, [r3, #16]
 80097de:	f7ff fd35 	bl	800924c <__hi0bits>
 80097e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80097e6:	e7e5      	b.n	80097b4 <__d2b+0x74>
 80097e8:	0800a0c8 	.word	0x0800a0c8
 80097ec:	0800a0d9 	.word	0x0800a0d9

080097f0 <__sfputc_r>:
 80097f0:	6893      	ldr	r3, [r2, #8]
 80097f2:	3b01      	subs	r3, #1
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	b410      	push	{r4}
 80097f8:	6093      	str	r3, [r2, #8]
 80097fa:	da08      	bge.n	800980e <__sfputc_r+0x1e>
 80097fc:	6994      	ldr	r4, [r2, #24]
 80097fe:	42a3      	cmp	r3, r4
 8009800:	db01      	blt.n	8009806 <__sfputc_r+0x16>
 8009802:	290a      	cmp	r1, #10
 8009804:	d103      	bne.n	800980e <__sfputc_r+0x1e>
 8009806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800980a:	f000 b9df 	b.w	8009bcc <__swbuf_r>
 800980e:	6813      	ldr	r3, [r2, #0]
 8009810:	1c58      	adds	r0, r3, #1
 8009812:	6010      	str	r0, [r2, #0]
 8009814:	7019      	strb	r1, [r3, #0]
 8009816:	4608      	mov	r0, r1
 8009818:	f85d 4b04 	ldr.w	r4, [sp], #4
 800981c:	4770      	bx	lr

0800981e <__sfputs_r>:
 800981e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009820:	4606      	mov	r6, r0
 8009822:	460f      	mov	r7, r1
 8009824:	4614      	mov	r4, r2
 8009826:	18d5      	adds	r5, r2, r3
 8009828:	42ac      	cmp	r4, r5
 800982a:	d101      	bne.n	8009830 <__sfputs_r+0x12>
 800982c:	2000      	movs	r0, #0
 800982e:	e007      	b.n	8009840 <__sfputs_r+0x22>
 8009830:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009834:	463a      	mov	r2, r7
 8009836:	4630      	mov	r0, r6
 8009838:	f7ff ffda 	bl	80097f0 <__sfputc_r>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d1f3      	bne.n	8009828 <__sfputs_r+0xa>
 8009840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009844 <_vfiprintf_r>:
 8009844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009848:	460d      	mov	r5, r1
 800984a:	b09d      	sub	sp, #116	@ 0x74
 800984c:	4614      	mov	r4, r2
 800984e:	4698      	mov	r8, r3
 8009850:	4606      	mov	r6, r0
 8009852:	b118      	cbz	r0, 800985c <_vfiprintf_r+0x18>
 8009854:	6a03      	ldr	r3, [r0, #32]
 8009856:	b90b      	cbnz	r3, 800985c <_vfiprintf_r+0x18>
 8009858:	f7fe fc5c 	bl	8008114 <__sinit>
 800985c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800985e:	07d9      	lsls	r1, r3, #31
 8009860:	d405      	bmi.n	800986e <_vfiprintf_r+0x2a>
 8009862:	89ab      	ldrh	r3, [r5, #12]
 8009864:	059a      	lsls	r2, r3, #22
 8009866:	d402      	bmi.n	800986e <_vfiprintf_r+0x2a>
 8009868:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800986a:	f7fe fd5c 	bl	8008326 <__retarget_lock_acquire_recursive>
 800986e:	89ab      	ldrh	r3, [r5, #12]
 8009870:	071b      	lsls	r3, r3, #28
 8009872:	d501      	bpl.n	8009878 <_vfiprintf_r+0x34>
 8009874:	692b      	ldr	r3, [r5, #16]
 8009876:	b99b      	cbnz	r3, 80098a0 <_vfiprintf_r+0x5c>
 8009878:	4629      	mov	r1, r5
 800987a:	4630      	mov	r0, r6
 800987c:	f000 f9e4 	bl	8009c48 <__swsetup_r>
 8009880:	b170      	cbz	r0, 80098a0 <_vfiprintf_r+0x5c>
 8009882:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009884:	07dc      	lsls	r4, r3, #31
 8009886:	d504      	bpl.n	8009892 <_vfiprintf_r+0x4e>
 8009888:	f04f 30ff 	mov.w	r0, #4294967295
 800988c:	b01d      	add	sp, #116	@ 0x74
 800988e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009892:	89ab      	ldrh	r3, [r5, #12]
 8009894:	0598      	lsls	r0, r3, #22
 8009896:	d4f7      	bmi.n	8009888 <_vfiprintf_r+0x44>
 8009898:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800989a:	f7fe fd45 	bl	8008328 <__retarget_lock_release_recursive>
 800989e:	e7f3      	b.n	8009888 <_vfiprintf_r+0x44>
 80098a0:	2300      	movs	r3, #0
 80098a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80098a4:	2320      	movs	r3, #32
 80098a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80098aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80098ae:	2330      	movs	r3, #48	@ 0x30
 80098b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a60 <_vfiprintf_r+0x21c>
 80098b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098b8:	f04f 0901 	mov.w	r9, #1
 80098bc:	4623      	mov	r3, r4
 80098be:	469a      	mov	sl, r3
 80098c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098c4:	b10a      	cbz	r2, 80098ca <_vfiprintf_r+0x86>
 80098c6:	2a25      	cmp	r2, #37	@ 0x25
 80098c8:	d1f9      	bne.n	80098be <_vfiprintf_r+0x7a>
 80098ca:	ebba 0b04 	subs.w	fp, sl, r4
 80098ce:	d00b      	beq.n	80098e8 <_vfiprintf_r+0xa4>
 80098d0:	465b      	mov	r3, fp
 80098d2:	4622      	mov	r2, r4
 80098d4:	4629      	mov	r1, r5
 80098d6:	4630      	mov	r0, r6
 80098d8:	f7ff ffa1 	bl	800981e <__sfputs_r>
 80098dc:	3001      	adds	r0, #1
 80098de:	f000 80a7 	beq.w	8009a30 <_vfiprintf_r+0x1ec>
 80098e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098e4:	445a      	add	r2, fp
 80098e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80098e8:	f89a 3000 	ldrb.w	r3, [sl]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f000 809f 	beq.w	8009a30 <_vfiprintf_r+0x1ec>
 80098f2:	2300      	movs	r3, #0
 80098f4:	f04f 32ff 	mov.w	r2, #4294967295
 80098f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098fc:	f10a 0a01 	add.w	sl, sl, #1
 8009900:	9304      	str	r3, [sp, #16]
 8009902:	9307      	str	r3, [sp, #28]
 8009904:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009908:	931a      	str	r3, [sp, #104]	@ 0x68
 800990a:	4654      	mov	r4, sl
 800990c:	2205      	movs	r2, #5
 800990e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009912:	4853      	ldr	r0, [pc, #332]	@ (8009a60 <_vfiprintf_r+0x21c>)
 8009914:	f7f6 fcfc 	bl	8000310 <memchr>
 8009918:	9a04      	ldr	r2, [sp, #16]
 800991a:	b9d8      	cbnz	r0, 8009954 <_vfiprintf_r+0x110>
 800991c:	06d1      	lsls	r1, r2, #27
 800991e:	bf44      	itt	mi
 8009920:	2320      	movmi	r3, #32
 8009922:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009926:	0713      	lsls	r3, r2, #28
 8009928:	bf44      	itt	mi
 800992a:	232b      	movmi	r3, #43	@ 0x2b
 800992c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009930:	f89a 3000 	ldrb.w	r3, [sl]
 8009934:	2b2a      	cmp	r3, #42	@ 0x2a
 8009936:	d015      	beq.n	8009964 <_vfiprintf_r+0x120>
 8009938:	9a07      	ldr	r2, [sp, #28]
 800993a:	4654      	mov	r4, sl
 800993c:	2000      	movs	r0, #0
 800993e:	f04f 0c0a 	mov.w	ip, #10
 8009942:	4621      	mov	r1, r4
 8009944:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009948:	3b30      	subs	r3, #48	@ 0x30
 800994a:	2b09      	cmp	r3, #9
 800994c:	d94b      	bls.n	80099e6 <_vfiprintf_r+0x1a2>
 800994e:	b1b0      	cbz	r0, 800997e <_vfiprintf_r+0x13a>
 8009950:	9207      	str	r2, [sp, #28]
 8009952:	e014      	b.n	800997e <_vfiprintf_r+0x13a>
 8009954:	eba0 0308 	sub.w	r3, r0, r8
 8009958:	fa09 f303 	lsl.w	r3, r9, r3
 800995c:	4313      	orrs	r3, r2
 800995e:	9304      	str	r3, [sp, #16]
 8009960:	46a2      	mov	sl, r4
 8009962:	e7d2      	b.n	800990a <_vfiprintf_r+0xc6>
 8009964:	9b03      	ldr	r3, [sp, #12]
 8009966:	1d19      	adds	r1, r3, #4
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	9103      	str	r1, [sp, #12]
 800996c:	2b00      	cmp	r3, #0
 800996e:	bfbb      	ittet	lt
 8009970:	425b      	neglt	r3, r3
 8009972:	f042 0202 	orrlt.w	r2, r2, #2
 8009976:	9307      	strge	r3, [sp, #28]
 8009978:	9307      	strlt	r3, [sp, #28]
 800997a:	bfb8      	it	lt
 800997c:	9204      	strlt	r2, [sp, #16]
 800997e:	7823      	ldrb	r3, [r4, #0]
 8009980:	2b2e      	cmp	r3, #46	@ 0x2e
 8009982:	d10a      	bne.n	800999a <_vfiprintf_r+0x156>
 8009984:	7863      	ldrb	r3, [r4, #1]
 8009986:	2b2a      	cmp	r3, #42	@ 0x2a
 8009988:	d132      	bne.n	80099f0 <_vfiprintf_r+0x1ac>
 800998a:	9b03      	ldr	r3, [sp, #12]
 800998c:	1d1a      	adds	r2, r3, #4
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	9203      	str	r2, [sp, #12]
 8009992:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009996:	3402      	adds	r4, #2
 8009998:	9305      	str	r3, [sp, #20]
 800999a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a70 <_vfiprintf_r+0x22c>
 800999e:	7821      	ldrb	r1, [r4, #0]
 80099a0:	2203      	movs	r2, #3
 80099a2:	4650      	mov	r0, sl
 80099a4:	f7f6 fcb4 	bl	8000310 <memchr>
 80099a8:	b138      	cbz	r0, 80099ba <_vfiprintf_r+0x176>
 80099aa:	9b04      	ldr	r3, [sp, #16]
 80099ac:	eba0 000a 	sub.w	r0, r0, sl
 80099b0:	2240      	movs	r2, #64	@ 0x40
 80099b2:	4082      	lsls	r2, r0
 80099b4:	4313      	orrs	r3, r2
 80099b6:	3401      	adds	r4, #1
 80099b8:	9304      	str	r3, [sp, #16]
 80099ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099be:	4829      	ldr	r0, [pc, #164]	@ (8009a64 <_vfiprintf_r+0x220>)
 80099c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099c4:	2206      	movs	r2, #6
 80099c6:	f7f6 fca3 	bl	8000310 <memchr>
 80099ca:	2800      	cmp	r0, #0
 80099cc:	d03f      	beq.n	8009a4e <_vfiprintf_r+0x20a>
 80099ce:	4b26      	ldr	r3, [pc, #152]	@ (8009a68 <_vfiprintf_r+0x224>)
 80099d0:	bb1b      	cbnz	r3, 8009a1a <_vfiprintf_r+0x1d6>
 80099d2:	9b03      	ldr	r3, [sp, #12]
 80099d4:	3307      	adds	r3, #7
 80099d6:	f023 0307 	bic.w	r3, r3, #7
 80099da:	3308      	adds	r3, #8
 80099dc:	9303      	str	r3, [sp, #12]
 80099de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099e0:	443b      	add	r3, r7
 80099e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80099e4:	e76a      	b.n	80098bc <_vfiprintf_r+0x78>
 80099e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80099ea:	460c      	mov	r4, r1
 80099ec:	2001      	movs	r0, #1
 80099ee:	e7a8      	b.n	8009942 <_vfiprintf_r+0xfe>
 80099f0:	2300      	movs	r3, #0
 80099f2:	3401      	adds	r4, #1
 80099f4:	9305      	str	r3, [sp, #20]
 80099f6:	4619      	mov	r1, r3
 80099f8:	f04f 0c0a 	mov.w	ip, #10
 80099fc:	4620      	mov	r0, r4
 80099fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a02:	3a30      	subs	r2, #48	@ 0x30
 8009a04:	2a09      	cmp	r2, #9
 8009a06:	d903      	bls.n	8009a10 <_vfiprintf_r+0x1cc>
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d0c6      	beq.n	800999a <_vfiprintf_r+0x156>
 8009a0c:	9105      	str	r1, [sp, #20]
 8009a0e:	e7c4      	b.n	800999a <_vfiprintf_r+0x156>
 8009a10:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a14:	4604      	mov	r4, r0
 8009a16:	2301      	movs	r3, #1
 8009a18:	e7f0      	b.n	80099fc <_vfiprintf_r+0x1b8>
 8009a1a:	ab03      	add	r3, sp, #12
 8009a1c:	9300      	str	r3, [sp, #0]
 8009a1e:	462a      	mov	r2, r5
 8009a20:	4b12      	ldr	r3, [pc, #72]	@ (8009a6c <_vfiprintf_r+0x228>)
 8009a22:	a904      	add	r1, sp, #16
 8009a24:	4630      	mov	r0, r6
 8009a26:	f7fd ff43 	bl	80078b0 <_printf_float>
 8009a2a:	4607      	mov	r7, r0
 8009a2c:	1c78      	adds	r0, r7, #1
 8009a2e:	d1d6      	bne.n	80099de <_vfiprintf_r+0x19a>
 8009a30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a32:	07d9      	lsls	r1, r3, #31
 8009a34:	d405      	bmi.n	8009a42 <_vfiprintf_r+0x1fe>
 8009a36:	89ab      	ldrh	r3, [r5, #12]
 8009a38:	059a      	lsls	r2, r3, #22
 8009a3a:	d402      	bmi.n	8009a42 <_vfiprintf_r+0x1fe>
 8009a3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a3e:	f7fe fc73 	bl	8008328 <__retarget_lock_release_recursive>
 8009a42:	89ab      	ldrh	r3, [r5, #12]
 8009a44:	065b      	lsls	r3, r3, #25
 8009a46:	f53f af1f 	bmi.w	8009888 <_vfiprintf_r+0x44>
 8009a4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a4c:	e71e      	b.n	800988c <_vfiprintf_r+0x48>
 8009a4e:	ab03      	add	r3, sp, #12
 8009a50:	9300      	str	r3, [sp, #0]
 8009a52:	462a      	mov	r2, r5
 8009a54:	4b05      	ldr	r3, [pc, #20]	@ (8009a6c <_vfiprintf_r+0x228>)
 8009a56:	a904      	add	r1, sp, #16
 8009a58:	4630      	mov	r0, r6
 8009a5a:	f7fe f9b1 	bl	8007dc0 <_printf_i>
 8009a5e:	e7e4      	b.n	8009a2a <_vfiprintf_r+0x1e6>
 8009a60:	0800a132 	.word	0x0800a132
 8009a64:	0800a13c 	.word	0x0800a13c
 8009a68:	080078b1 	.word	0x080078b1
 8009a6c:	0800981f 	.word	0x0800981f
 8009a70:	0800a138 	.word	0x0800a138

08009a74 <__sflush_r>:
 8009a74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a7c:	0716      	lsls	r6, r2, #28
 8009a7e:	4605      	mov	r5, r0
 8009a80:	460c      	mov	r4, r1
 8009a82:	d454      	bmi.n	8009b2e <__sflush_r+0xba>
 8009a84:	684b      	ldr	r3, [r1, #4]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	dc02      	bgt.n	8009a90 <__sflush_r+0x1c>
 8009a8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	dd48      	ble.n	8009b22 <__sflush_r+0xae>
 8009a90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a92:	2e00      	cmp	r6, #0
 8009a94:	d045      	beq.n	8009b22 <__sflush_r+0xae>
 8009a96:	2300      	movs	r3, #0
 8009a98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a9c:	682f      	ldr	r7, [r5, #0]
 8009a9e:	6a21      	ldr	r1, [r4, #32]
 8009aa0:	602b      	str	r3, [r5, #0]
 8009aa2:	d030      	beq.n	8009b06 <__sflush_r+0x92>
 8009aa4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009aa6:	89a3      	ldrh	r3, [r4, #12]
 8009aa8:	0759      	lsls	r1, r3, #29
 8009aaa:	d505      	bpl.n	8009ab8 <__sflush_r+0x44>
 8009aac:	6863      	ldr	r3, [r4, #4]
 8009aae:	1ad2      	subs	r2, r2, r3
 8009ab0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ab2:	b10b      	cbz	r3, 8009ab8 <__sflush_r+0x44>
 8009ab4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ab6:	1ad2      	subs	r2, r2, r3
 8009ab8:	2300      	movs	r3, #0
 8009aba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009abc:	6a21      	ldr	r1, [r4, #32]
 8009abe:	4628      	mov	r0, r5
 8009ac0:	47b0      	blx	r6
 8009ac2:	1c43      	adds	r3, r0, #1
 8009ac4:	89a3      	ldrh	r3, [r4, #12]
 8009ac6:	d106      	bne.n	8009ad6 <__sflush_r+0x62>
 8009ac8:	6829      	ldr	r1, [r5, #0]
 8009aca:	291d      	cmp	r1, #29
 8009acc:	d82b      	bhi.n	8009b26 <__sflush_r+0xb2>
 8009ace:	4a2a      	ldr	r2, [pc, #168]	@ (8009b78 <__sflush_r+0x104>)
 8009ad0:	40ca      	lsrs	r2, r1
 8009ad2:	07d6      	lsls	r6, r2, #31
 8009ad4:	d527      	bpl.n	8009b26 <__sflush_r+0xb2>
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	6062      	str	r2, [r4, #4]
 8009ada:	04d9      	lsls	r1, r3, #19
 8009adc:	6922      	ldr	r2, [r4, #16]
 8009ade:	6022      	str	r2, [r4, #0]
 8009ae0:	d504      	bpl.n	8009aec <__sflush_r+0x78>
 8009ae2:	1c42      	adds	r2, r0, #1
 8009ae4:	d101      	bne.n	8009aea <__sflush_r+0x76>
 8009ae6:	682b      	ldr	r3, [r5, #0]
 8009ae8:	b903      	cbnz	r3, 8009aec <__sflush_r+0x78>
 8009aea:	6560      	str	r0, [r4, #84]	@ 0x54
 8009aec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009aee:	602f      	str	r7, [r5, #0]
 8009af0:	b1b9      	cbz	r1, 8009b22 <__sflush_r+0xae>
 8009af2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009af6:	4299      	cmp	r1, r3
 8009af8:	d002      	beq.n	8009b00 <__sflush_r+0x8c>
 8009afa:	4628      	mov	r0, r5
 8009afc:	f7ff f9fe 	bl	8008efc <_free_r>
 8009b00:	2300      	movs	r3, #0
 8009b02:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b04:	e00d      	b.n	8009b22 <__sflush_r+0xae>
 8009b06:	2301      	movs	r3, #1
 8009b08:	4628      	mov	r0, r5
 8009b0a:	47b0      	blx	r6
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	1c50      	adds	r0, r2, #1
 8009b10:	d1c9      	bne.n	8009aa6 <__sflush_r+0x32>
 8009b12:	682b      	ldr	r3, [r5, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d0c6      	beq.n	8009aa6 <__sflush_r+0x32>
 8009b18:	2b1d      	cmp	r3, #29
 8009b1a:	d001      	beq.n	8009b20 <__sflush_r+0xac>
 8009b1c:	2b16      	cmp	r3, #22
 8009b1e:	d11e      	bne.n	8009b5e <__sflush_r+0xea>
 8009b20:	602f      	str	r7, [r5, #0]
 8009b22:	2000      	movs	r0, #0
 8009b24:	e022      	b.n	8009b6c <__sflush_r+0xf8>
 8009b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b2a:	b21b      	sxth	r3, r3
 8009b2c:	e01b      	b.n	8009b66 <__sflush_r+0xf2>
 8009b2e:	690f      	ldr	r7, [r1, #16]
 8009b30:	2f00      	cmp	r7, #0
 8009b32:	d0f6      	beq.n	8009b22 <__sflush_r+0xae>
 8009b34:	0793      	lsls	r3, r2, #30
 8009b36:	680e      	ldr	r6, [r1, #0]
 8009b38:	bf08      	it	eq
 8009b3a:	694b      	ldreq	r3, [r1, #20]
 8009b3c:	600f      	str	r7, [r1, #0]
 8009b3e:	bf18      	it	ne
 8009b40:	2300      	movne	r3, #0
 8009b42:	eba6 0807 	sub.w	r8, r6, r7
 8009b46:	608b      	str	r3, [r1, #8]
 8009b48:	f1b8 0f00 	cmp.w	r8, #0
 8009b4c:	dde9      	ble.n	8009b22 <__sflush_r+0xae>
 8009b4e:	6a21      	ldr	r1, [r4, #32]
 8009b50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b52:	4643      	mov	r3, r8
 8009b54:	463a      	mov	r2, r7
 8009b56:	4628      	mov	r0, r5
 8009b58:	47b0      	blx	r6
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	dc08      	bgt.n	8009b70 <__sflush_r+0xfc>
 8009b5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b66:	81a3      	strh	r3, [r4, #12]
 8009b68:	f04f 30ff 	mov.w	r0, #4294967295
 8009b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b70:	4407      	add	r7, r0
 8009b72:	eba8 0800 	sub.w	r8, r8, r0
 8009b76:	e7e7      	b.n	8009b48 <__sflush_r+0xd4>
 8009b78:	20400001 	.word	0x20400001

08009b7c <_fflush_r>:
 8009b7c:	b538      	push	{r3, r4, r5, lr}
 8009b7e:	690b      	ldr	r3, [r1, #16]
 8009b80:	4605      	mov	r5, r0
 8009b82:	460c      	mov	r4, r1
 8009b84:	b913      	cbnz	r3, 8009b8c <_fflush_r+0x10>
 8009b86:	2500      	movs	r5, #0
 8009b88:	4628      	mov	r0, r5
 8009b8a:	bd38      	pop	{r3, r4, r5, pc}
 8009b8c:	b118      	cbz	r0, 8009b96 <_fflush_r+0x1a>
 8009b8e:	6a03      	ldr	r3, [r0, #32]
 8009b90:	b90b      	cbnz	r3, 8009b96 <_fflush_r+0x1a>
 8009b92:	f7fe fabf 	bl	8008114 <__sinit>
 8009b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d0f3      	beq.n	8009b86 <_fflush_r+0xa>
 8009b9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ba0:	07d0      	lsls	r0, r2, #31
 8009ba2:	d404      	bmi.n	8009bae <_fflush_r+0x32>
 8009ba4:	0599      	lsls	r1, r3, #22
 8009ba6:	d402      	bmi.n	8009bae <_fflush_r+0x32>
 8009ba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009baa:	f7fe fbbc 	bl	8008326 <__retarget_lock_acquire_recursive>
 8009bae:	4628      	mov	r0, r5
 8009bb0:	4621      	mov	r1, r4
 8009bb2:	f7ff ff5f 	bl	8009a74 <__sflush_r>
 8009bb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bb8:	07da      	lsls	r2, r3, #31
 8009bba:	4605      	mov	r5, r0
 8009bbc:	d4e4      	bmi.n	8009b88 <_fflush_r+0xc>
 8009bbe:	89a3      	ldrh	r3, [r4, #12]
 8009bc0:	059b      	lsls	r3, r3, #22
 8009bc2:	d4e1      	bmi.n	8009b88 <_fflush_r+0xc>
 8009bc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bc6:	f7fe fbaf 	bl	8008328 <__retarget_lock_release_recursive>
 8009bca:	e7dd      	b.n	8009b88 <_fflush_r+0xc>

08009bcc <__swbuf_r>:
 8009bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bce:	460e      	mov	r6, r1
 8009bd0:	4614      	mov	r4, r2
 8009bd2:	4605      	mov	r5, r0
 8009bd4:	b118      	cbz	r0, 8009bde <__swbuf_r+0x12>
 8009bd6:	6a03      	ldr	r3, [r0, #32]
 8009bd8:	b90b      	cbnz	r3, 8009bde <__swbuf_r+0x12>
 8009bda:	f7fe fa9b 	bl	8008114 <__sinit>
 8009bde:	69a3      	ldr	r3, [r4, #24]
 8009be0:	60a3      	str	r3, [r4, #8]
 8009be2:	89a3      	ldrh	r3, [r4, #12]
 8009be4:	071a      	lsls	r2, r3, #28
 8009be6:	d501      	bpl.n	8009bec <__swbuf_r+0x20>
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	b943      	cbnz	r3, 8009bfe <__swbuf_r+0x32>
 8009bec:	4621      	mov	r1, r4
 8009bee:	4628      	mov	r0, r5
 8009bf0:	f000 f82a 	bl	8009c48 <__swsetup_r>
 8009bf4:	b118      	cbz	r0, 8009bfe <__swbuf_r+0x32>
 8009bf6:	f04f 37ff 	mov.w	r7, #4294967295
 8009bfa:	4638      	mov	r0, r7
 8009bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bfe:	6823      	ldr	r3, [r4, #0]
 8009c00:	6922      	ldr	r2, [r4, #16]
 8009c02:	1a98      	subs	r0, r3, r2
 8009c04:	6963      	ldr	r3, [r4, #20]
 8009c06:	b2f6      	uxtb	r6, r6
 8009c08:	4283      	cmp	r3, r0
 8009c0a:	4637      	mov	r7, r6
 8009c0c:	dc05      	bgt.n	8009c1a <__swbuf_r+0x4e>
 8009c0e:	4621      	mov	r1, r4
 8009c10:	4628      	mov	r0, r5
 8009c12:	f7ff ffb3 	bl	8009b7c <_fflush_r>
 8009c16:	2800      	cmp	r0, #0
 8009c18:	d1ed      	bne.n	8009bf6 <__swbuf_r+0x2a>
 8009c1a:	68a3      	ldr	r3, [r4, #8]
 8009c1c:	3b01      	subs	r3, #1
 8009c1e:	60a3      	str	r3, [r4, #8]
 8009c20:	6823      	ldr	r3, [r4, #0]
 8009c22:	1c5a      	adds	r2, r3, #1
 8009c24:	6022      	str	r2, [r4, #0]
 8009c26:	701e      	strb	r6, [r3, #0]
 8009c28:	6962      	ldr	r2, [r4, #20]
 8009c2a:	1c43      	adds	r3, r0, #1
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	d004      	beq.n	8009c3a <__swbuf_r+0x6e>
 8009c30:	89a3      	ldrh	r3, [r4, #12]
 8009c32:	07db      	lsls	r3, r3, #31
 8009c34:	d5e1      	bpl.n	8009bfa <__swbuf_r+0x2e>
 8009c36:	2e0a      	cmp	r6, #10
 8009c38:	d1df      	bne.n	8009bfa <__swbuf_r+0x2e>
 8009c3a:	4621      	mov	r1, r4
 8009c3c:	4628      	mov	r0, r5
 8009c3e:	f7ff ff9d 	bl	8009b7c <_fflush_r>
 8009c42:	2800      	cmp	r0, #0
 8009c44:	d0d9      	beq.n	8009bfa <__swbuf_r+0x2e>
 8009c46:	e7d6      	b.n	8009bf6 <__swbuf_r+0x2a>

08009c48 <__swsetup_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	4b29      	ldr	r3, [pc, #164]	@ (8009cf0 <__swsetup_r+0xa8>)
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	6818      	ldr	r0, [r3, #0]
 8009c50:	460c      	mov	r4, r1
 8009c52:	b118      	cbz	r0, 8009c5c <__swsetup_r+0x14>
 8009c54:	6a03      	ldr	r3, [r0, #32]
 8009c56:	b90b      	cbnz	r3, 8009c5c <__swsetup_r+0x14>
 8009c58:	f7fe fa5c 	bl	8008114 <__sinit>
 8009c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c60:	0719      	lsls	r1, r3, #28
 8009c62:	d422      	bmi.n	8009caa <__swsetup_r+0x62>
 8009c64:	06da      	lsls	r2, r3, #27
 8009c66:	d407      	bmi.n	8009c78 <__swsetup_r+0x30>
 8009c68:	2209      	movs	r2, #9
 8009c6a:	602a      	str	r2, [r5, #0]
 8009c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c70:	81a3      	strh	r3, [r4, #12]
 8009c72:	f04f 30ff 	mov.w	r0, #4294967295
 8009c76:	e033      	b.n	8009ce0 <__swsetup_r+0x98>
 8009c78:	0758      	lsls	r0, r3, #29
 8009c7a:	d512      	bpl.n	8009ca2 <__swsetup_r+0x5a>
 8009c7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c7e:	b141      	cbz	r1, 8009c92 <__swsetup_r+0x4a>
 8009c80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c84:	4299      	cmp	r1, r3
 8009c86:	d002      	beq.n	8009c8e <__swsetup_r+0x46>
 8009c88:	4628      	mov	r0, r5
 8009c8a:	f7ff f937 	bl	8008efc <_free_r>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c92:	89a3      	ldrh	r3, [r4, #12]
 8009c94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c98:	81a3      	strh	r3, [r4, #12]
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	6063      	str	r3, [r4, #4]
 8009c9e:	6923      	ldr	r3, [r4, #16]
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	89a3      	ldrh	r3, [r4, #12]
 8009ca4:	f043 0308 	orr.w	r3, r3, #8
 8009ca8:	81a3      	strh	r3, [r4, #12]
 8009caa:	6923      	ldr	r3, [r4, #16]
 8009cac:	b94b      	cbnz	r3, 8009cc2 <__swsetup_r+0x7a>
 8009cae:	89a3      	ldrh	r3, [r4, #12]
 8009cb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cb8:	d003      	beq.n	8009cc2 <__swsetup_r+0x7a>
 8009cba:	4621      	mov	r1, r4
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	f000 f8c1 	bl	8009e44 <__smakebuf_r>
 8009cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cc6:	f013 0201 	ands.w	r2, r3, #1
 8009cca:	d00a      	beq.n	8009ce2 <__swsetup_r+0x9a>
 8009ccc:	2200      	movs	r2, #0
 8009cce:	60a2      	str	r2, [r4, #8]
 8009cd0:	6962      	ldr	r2, [r4, #20]
 8009cd2:	4252      	negs	r2, r2
 8009cd4:	61a2      	str	r2, [r4, #24]
 8009cd6:	6922      	ldr	r2, [r4, #16]
 8009cd8:	b942      	cbnz	r2, 8009cec <__swsetup_r+0xa4>
 8009cda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009cde:	d1c5      	bne.n	8009c6c <__swsetup_r+0x24>
 8009ce0:	bd38      	pop	{r3, r4, r5, pc}
 8009ce2:	0799      	lsls	r1, r3, #30
 8009ce4:	bf58      	it	pl
 8009ce6:	6962      	ldrpl	r2, [r4, #20]
 8009ce8:	60a2      	str	r2, [r4, #8]
 8009cea:	e7f4      	b.n	8009cd6 <__swsetup_r+0x8e>
 8009cec:	2000      	movs	r0, #0
 8009cee:	e7f7      	b.n	8009ce0 <__swsetup_r+0x98>
 8009cf0:	2400001c 	.word	0x2400001c

08009cf4 <_sbrk_r>:
 8009cf4:	b538      	push	{r3, r4, r5, lr}
 8009cf6:	4d06      	ldr	r5, [pc, #24]	@ (8009d10 <_sbrk_r+0x1c>)
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	4604      	mov	r4, r0
 8009cfc:	4608      	mov	r0, r1
 8009cfe:	602b      	str	r3, [r5, #0]
 8009d00:	f7f7 f90e 	bl	8000f20 <_sbrk>
 8009d04:	1c43      	adds	r3, r0, #1
 8009d06:	d102      	bne.n	8009d0e <_sbrk_r+0x1a>
 8009d08:	682b      	ldr	r3, [r5, #0]
 8009d0a:	b103      	cbz	r3, 8009d0e <_sbrk_r+0x1a>
 8009d0c:	6023      	str	r3, [r4, #0]
 8009d0e:	bd38      	pop	{r3, r4, r5, pc}
 8009d10:	240007d0 	.word	0x240007d0

08009d14 <memcpy>:
 8009d14:	440a      	add	r2, r1
 8009d16:	4291      	cmp	r1, r2
 8009d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d1c:	d100      	bne.n	8009d20 <memcpy+0xc>
 8009d1e:	4770      	bx	lr
 8009d20:	b510      	push	{r4, lr}
 8009d22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d2a:	4291      	cmp	r1, r2
 8009d2c:	d1f9      	bne.n	8009d22 <memcpy+0xe>
 8009d2e:	bd10      	pop	{r4, pc}

08009d30 <__assert_func>:
 8009d30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d32:	4614      	mov	r4, r2
 8009d34:	461a      	mov	r2, r3
 8009d36:	4b09      	ldr	r3, [pc, #36]	@ (8009d5c <__assert_func+0x2c>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4605      	mov	r5, r0
 8009d3c:	68d8      	ldr	r0, [r3, #12]
 8009d3e:	b14c      	cbz	r4, 8009d54 <__assert_func+0x24>
 8009d40:	4b07      	ldr	r3, [pc, #28]	@ (8009d60 <__assert_func+0x30>)
 8009d42:	9100      	str	r1, [sp, #0]
 8009d44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d48:	4906      	ldr	r1, [pc, #24]	@ (8009d64 <__assert_func+0x34>)
 8009d4a:	462b      	mov	r3, r5
 8009d4c:	f000 f842 	bl	8009dd4 <fiprintf>
 8009d50:	f000 f8d6 	bl	8009f00 <abort>
 8009d54:	4b04      	ldr	r3, [pc, #16]	@ (8009d68 <__assert_func+0x38>)
 8009d56:	461c      	mov	r4, r3
 8009d58:	e7f3      	b.n	8009d42 <__assert_func+0x12>
 8009d5a:	bf00      	nop
 8009d5c:	2400001c 	.word	0x2400001c
 8009d60:	0800a14d 	.word	0x0800a14d
 8009d64:	0800a15a 	.word	0x0800a15a
 8009d68:	0800a188 	.word	0x0800a188

08009d6c <_calloc_r>:
 8009d6c:	b570      	push	{r4, r5, r6, lr}
 8009d6e:	fba1 5402 	umull	r5, r4, r1, r2
 8009d72:	b934      	cbnz	r4, 8009d82 <_calloc_r+0x16>
 8009d74:	4629      	mov	r1, r5
 8009d76:	f7ff f935 	bl	8008fe4 <_malloc_r>
 8009d7a:	4606      	mov	r6, r0
 8009d7c:	b928      	cbnz	r0, 8009d8a <_calloc_r+0x1e>
 8009d7e:	4630      	mov	r0, r6
 8009d80:	bd70      	pop	{r4, r5, r6, pc}
 8009d82:	220c      	movs	r2, #12
 8009d84:	6002      	str	r2, [r0, #0]
 8009d86:	2600      	movs	r6, #0
 8009d88:	e7f9      	b.n	8009d7e <_calloc_r+0x12>
 8009d8a:	462a      	mov	r2, r5
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	f7fe fa4c 	bl	800822a <memset>
 8009d92:	e7f4      	b.n	8009d7e <_calloc_r+0x12>

08009d94 <__ascii_mbtowc>:
 8009d94:	b082      	sub	sp, #8
 8009d96:	b901      	cbnz	r1, 8009d9a <__ascii_mbtowc+0x6>
 8009d98:	a901      	add	r1, sp, #4
 8009d9a:	b142      	cbz	r2, 8009dae <__ascii_mbtowc+0x1a>
 8009d9c:	b14b      	cbz	r3, 8009db2 <__ascii_mbtowc+0x1e>
 8009d9e:	7813      	ldrb	r3, [r2, #0]
 8009da0:	600b      	str	r3, [r1, #0]
 8009da2:	7812      	ldrb	r2, [r2, #0]
 8009da4:	1e10      	subs	r0, r2, #0
 8009da6:	bf18      	it	ne
 8009da8:	2001      	movne	r0, #1
 8009daa:	b002      	add	sp, #8
 8009dac:	4770      	bx	lr
 8009dae:	4610      	mov	r0, r2
 8009db0:	e7fb      	b.n	8009daa <__ascii_mbtowc+0x16>
 8009db2:	f06f 0001 	mvn.w	r0, #1
 8009db6:	e7f8      	b.n	8009daa <__ascii_mbtowc+0x16>

08009db8 <__ascii_wctomb>:
 8009db8:	4603      	mov	r3, r0
 8009dba:	4608      	mov	r0, r1
 8009dbc:	b141      	cbz	r1, 8009dd0 <__ascii_wctomb+0x18>
 8009dbe:	2aff      	cmp	r2, #255	@ 0xff
 8009dc0:	d904      	bls.n	8009dcc <__ascii_wctomb+0x14>
 8009dc2:	228a      	movs	r2, #138	@ 0x8a
 8009dc4:	601a      	str	r2, [r3, #0]
 8009dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8009dca:	4770      	bx	lr
 8009dcc:	700a      	strb	r2, [r1, #0]
 8009dce:	2001      	movs	r0, #1
 8009dd0:	4770      	bx	lr
	...

08009dd4 <fiprintf>:
 8009dd4:	b40e      	push	{r1, r2, r3}
 8009dd6:	b503      	push	{r0, r1, lr}
 8009dd8:	4601      	mov	r1, r0
 8009dda:	ab03      	add	r3, sp, #12
 8009ddc:	4805      	ldr	r0, [pc, #20]	@ (8009df4 <fiprintf+0x20>)
 8009dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8009de2:	6800      	ldr	r0, [r0, #0]
 8009de4:	9301      	str	r3, [sp, #4]
 8009de6:	f7ff fd2d 	bl	8009844 <_vfiprintf_r>
 8009dea:	b002      	add	sp, #8
 8009dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8009df0:	b003      	add	sp, #12
 8009df2:	4770      	bx	lr
 8009df4:	2400001c 	.word	0x2400001c

08009df8 <__swhatbuf_r>:
 8009df8:	b570      	push	{r4, r5, r6, lr}
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e00:	2900      	cmp	r1, #0
 8009e02:	b096      	sub	sp, #88	@ 0x58
 8009e04:	4615      	mov	r5, r2
 8009e06:	461e      	mov	r6, r3
 8009e08:	da0d      	bge.n	8009e26 <__swhatbuf_r+0x2e>
 8009e0a:	89a3      	ldrh	r3, [r4, #12]
 8009e0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009e10:	f04f 0100 	mov.w	r1, #0
 8009e14:	bf14      	ite	ne
 8009e16:	2340      	movne	r3, #64	@ 0x40
 8009e18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009e1c:	2000      	movs	r0, #0
 8009e1e:	6031      	str	r1, [r6, #0]
 8009e20:	602b      	str	r3, [r5, #0]
 8009e22:	b016      	add	sp, #88	@ 0x58
 8009e24:	bd70      	pop	{r4, r5, r6, pc}
 8009e26:	466a      	mov	r2, sp
 8009e28:	f000 f848 	bl	8009ebc <_fstat_r>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	dbec      	blt.n	8009e0a <__swhatbuf_r+0x12>
 8009e30:	9901      	ldr	r1, [sp, #4]
 8009e32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009e36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009e3a:	4259      	negs	r1, r3
 8009e3c:	4159      	adcs	r1, r3
 8009e3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e42:	e7eb      	b.n	8009e1c <__swhatbuf_r+0x24>

08009e44 <__smakebuf_r>:
 8009e44:	898b      	ldrh	r3, [r1, #12]
 8009e46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e48:	079d      	lsls	r5, r3, #30
 8009e4a:	4606      	mov	r6, r0
 8009e4c:	460c      	mov	r4, r1
 8009e4e:	d507      	bpl.n	8009e60 <__smakebuf_r+0x1c>
 8009e50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e54:	6023      	str	r3, [r4, #0]
 8009e56:	6123      	str	r3, [r4, #16]
 8009e58:	2301      	movs	r3, #1
 8009e5a:	6163      	str	r3, [r4, #20]
 8009e5c:	b003      	add	sp, #12
 8009e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e60:	ab01      	add	r3, sp, #4
 8009e62:	466a      	mov	r2, sp
 8009e64:	f7ff ffc8 	bl	8009df8 <__swhatbuf_r>
 8009e68:	9f00      	ldr	r7, [sp, #0]
 8009e6a:	4605      	mov	r5, r0
 8009e6c:	4639      	mov	r1, r7
 8009e6e:	4630      	mov	r0, r6
 8009e70:	f7ff f8b8 	bl	8008fe4 <_malloc_r>
 8009e74:	b948      	cbnz	r0, 8009e8a <__smakebuf_r+0x46>
 8009e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7a:	059a      	lsls	r2, r3, #22
 8009e7c:	d4ee      	bmi.n	8009e5c <__smakebuf_r+0x18>
 8009e7e:	f023 0303 	bic.w	r3, r3, #3
 8009e82:	f043 0302 	orr.w	r3, r3, #2
 8009e86:	81a3      	strh	r3, [r4, #12]
 8009e88:	e7e2      	b.n	8009e50 <__smakebuf_r+0xc>
 8009e8a:	89a3      	ldrh	r3, [r4, #12]
 8009e8c:	6020      	str	r0, [r4, #0]
 8009e8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e92:	81a3      	strh	r3, [r4, #12]
 8009e94:	9b01      	ldr	r3, [sp, #4]
 8009e96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e9a:	b15b      	cbz	r3, 8009eb4 <__smakebuf_r+0x70>
 8009e9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	f000 f81d 	bl	8009ee0 <_isatty_r>
 8009ea6:	b128      	cbz	r0, 8009eb4 <__smakebuf_r+0x70>
 8009ea8:	89a3      	ldrh	r3, [r4, #12]
 8009eaa:	f023 0303 	bic.w	r3, r3, #3
 8009eae:	f043 0301 	orr.w	r3, r3, #1
 8009eb2:	81a3      	strh	r3, [r4, #12]
 8009eb4:	89a3      	ldrh	r3, [r4, #12]
 8009eb6:	431d      	orrs	r5, r3
 8009eb8:	81a5      	strh	r5, [r4, #12]
 8009eba:	e7cf      	b.n	8009e5c <__smakebuf_r+0x18>

08009ebc <_fstat_r>:
 8009ebc:	b538      	push	{r3, r4, r5, lr}
 8009ebe:	4d07      	ldr	r5, [pc, #28]	@ (8009edc <_fstat_r+0x20>)
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	4604      	mov	r4, r0
 8009ec4:	4608      	mov	r0, r1
 8009ec6:	4611      	mov	r1, r2
 8009ec8:	602b      	str	r3, [r5, #0]
 8009eca:	f7f7 f801 	bl	8000ed0 <_fstat>
 8009ece:	1c43      	adds	r3, r0, #1
 8009ed0:	d102      	bne.n	8009ed8 <_fstat_r+0x1c>
 8009ed2:	682b      	ldr	r3, [r5, #0]
 8009ed4:	b103      	cbz	r3, 8009ed8 <_fstat_r+0x1c>
 8009ed6:	6023      	str	r3, [r4, #0]
 8009ed8:	bd38      	pop	{r3, r4, r5, pc}
 8009eda:	bf00      	nop
 8009edc:	240007d0 	.word	0x240007d0

08009ee0 <_isatty_r>:
 8009ee0:	b538      	push	{r3, r4, r5, lr}
 8009ee2:	4d06      	ldr	r5, [pc, #24]	@ (8009efc <_isatty_r+0x1c>)
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	4604      	mov	r4, r0
 8009ee8:	4608      	mov	r0, r1
 8009eea:	602b      	str	r3, [r5, #0]
 8009eec:	f7f7 f800 	bl	8000ef0 <_isatty>
 8009ef0:	1c43      	adds	r3, r0, #1
 8009ef2:	d102      	bne.n	8009efa <_isatty_r+0x1a>
 8009ef4:	682b      	ldr	r3, [r5, #0]
 8009ef6:	b103      	cbz	r3, 8009efa <_isatty_r+0x1a>
 8009ef8:	6023      	str	r3, [r4, #0]
 8009efa:	bd38      	pop	{r3, r4, r5, pc}
 8009efc:	240007d0 	.word	0x240007d0

08009f00 <abort>:
 8009f00:	b508      	push	{r3, lr}
 8009f02:	2006      	movs	r0, #6
 8009f04:	f000 f82c 	bl	8009f60 <raise>
 8009f08:	2001      	movs	r0, #1
 8009f0a:	f7f6 ffad 	bl	8000e68 <_exit>

08009f0e <_raise_r>:
 8009f0e:	291f      	cmp	r1, #31
 8009f10:	b538      	push	{r3, r4, r5, lr}
 8009f12:	4605      	mov	r5, r0
 8009f14:	460c      	mov	r4, r1
 8009f16:	d904      	bls.n	8009f22 <_raise_r+0x14>
 8009f18:	2316      	movs	r3, #22
 8009f1a:	6003      	str	r3, [r0, #0]
 8009f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f20:	bd38      	pop	{r3, r4, r5, pc}
 8009f22:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009f24:	b112      	cbz	r2, 8009f2c <_raise_r+0x1e>
 8009f26:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f2a:	b94b      	cbnz	r3, 8009f40 <_raise_r+0x32>
 8009f2c:	4628      	mov	r0, r5
 8009f2e:	f000 f831 	bl	8009f94 <_getpid_r>
 8009f32:	4622      	mov	r2, r4
 8009f34:	4601      	mov	r1, r0
 8009f36:	4628      	mov	r0, r5
 8009f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f3c:	f000 b818 	b.w	8009f70 <_kill_r>
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d00a      	beq.n	8009f5a <_raise_r+0x4c>
 8009f44:	1c59      	adds	r1, r3, #1
 8009f46:	d103      	bne.n	8009f50 <_raise_r+0x42>
 8009f48:	2316      	movs	r3, #22
 8009f4a:	6003      	str	r3, [r0, #0]
 8009f4c:	2001      	movs	r0, #1
 8009f4e:	e7e7      	b.n	8009f20 <_raise_r+0x12>
 8009f50:	2100      	movs	r1, #0
 8009f52:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009f56:	4620      	mov	r0, r4
 8009f58:	4798      	blx	r3
 8009f5a:	2000      	movs	r0, #0
 8009f5c:	e7e0      	b.n	8009f20 <_raise_r+0x12>
	...

08009f60 <raise>:
 8009f60:	4b02      	ldr	r3, [pc, #8]	@ (8009f6c <raise+0xc>)
 8009f62:	4601      	mov	r1, r0
 8009f64:	6818      	ldr	r0, [r3, #0]
 8009f66:	f7ff bfd2 	b.w	8009f0e <_raise_r>
 8009f6a:	bf00      	nop
 8009f6c:	2400001c 	.word	0x2400001c

08009f70 <_kill_r>:
 8009f70:	b538      	push	{r3, r4, r5, lr}
 8009f72:	4d07      	ldr	r5, [pc, #28]	@ (8009f90 <_kill_r+0x20>)
 8009f74:	2300      	movs	r3, #0
 8009f76:	4604      	mov	r4, r0
 8009f78:	4608      	mov	r0, r1
 8009f7a:	4611      	mov	r1, r2
 8009f7c:	602b      	str	r3, [r5, #0]
 8009f7e:	f7f6 ff63 	bl	8000e48 <_kill>
 8009f82:	1c43      	adds	r3, r0, #1
 8009f84:	d102      	bne.n	8009f8c <_kill_r+0x1c>
 8009f86:	682b      	ldr	r3, [r5, #0]
 8009f88:	b103      	cbz	r3, 8009f8c <_kill_r+0x1c>
 8009f8a:	6023      	str	r3, [r4, #0]
 8009f8c:	bd38      	pop	{r3, r4, r5, pc}
 8009f8e:	bf00      	nop
 8009f90:	240007d0 	.word	0x240007d0

08009f94 <_getpid_r>:
 8009f94:	f7f6 bf50 	b.w	8000e38 <_getpid>

08009f98 <_init>:
 8009f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f9a:	bf00      	nop
 8009f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f9e:	bc08      	pop	{r3}
 8009fa0:	469e      	mov	lr, r3
 8009fa2:	4770      	bx	lr

08009fa4 <_fini>:
 8009fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa6:	bf00      	nop
 8009fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009faa:	bc08      	pop	{r3}
 8009fac:	469e      	mov	lr, r3
 8009fae:	4770      	bx	lr
