// Seed: 2389869808
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (1'b0) supply1 id_6;
  else begin : LABEL_0
    event id_7 = ~id_3;
    wire  id_8;
    assign id_2 = id_2 == id_6;
  end
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7 = id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_7,
      id_3,
      id_6
  );
endmodule
