TimeQuest Timing Analyzer report for prueba2
Tue May 28 11:24:57 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divisor:decoder|state'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'divisor:decoder|state'
 15. Slow Model Minimum Pulse Width: 'divisor:decoder|state'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'divisor:decoder|state'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'divisor:decoder|state'
 30. Fast Model Minimum Pulse Width: 'divisor:decoder|state'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; prueba2                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; clk                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                   ;
; divisor:decoder|state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:decoder|state } ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+-------------------------------------------------------------+
; Slow Model Fmax Summary                                     ;
+------------+-----------------+-----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name            ; Note ;
+------------+-----------------+-----------------------+------+
; 141.78 MHz ; 141.78 MHz      ; divisor:decoder|state ;      ;
+------------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow Model Setup Summary                       ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -6.053 ; -111.830      ;
; clk                   ; 2.116  ; 0.000         ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Slow Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -1.864 ; -1.864        ;
; divisor:decoder|state ; 2.786  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Slow Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -2.064 ; -139.264      ;
; clk                   ; -1.631 ; -2.853        ;
+-----------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -6.053 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.979      ;
; -5.973 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.899      ;
; -5.893 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.819      ;
; -5.813 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.739      ;
; -5.733 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.659      ;
; -5.653 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.579      ;
; -5.573 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.499      ;
; -5.493 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.419      ;
; -5.319 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.245      ;
; -5.239 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.165      ;
; -5.159 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.085      ;
; -5.079 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 6.005      ;
; -4.999 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 5.925      ;
; -4.919 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 5.845      ;
; -4.489 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 5.415      ;
; -3.455 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.113     ; 4.380      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 2.116 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 2.032      ; 0.731      ;
; 2.616 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 2.032      ; 0.731      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -1.864 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 2.032      ; 0.731      ;
; -1.364 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 2.032      ; 0.731      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 4.207 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.113     ; 4.380      ;
; 4.529 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 4.703      ;
; 4.859 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.033      ;
; 4.867 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.041      ;
; 4.867 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.041      ;
; 4.871 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.045      ;
; 4.874 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.048      ;
; 4.875 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.049      ;
; 4.881 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.055      ;
; 4.884 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.058      ;
; 4.892 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.066      ;
; 4.901 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.075      ;
; 4.904 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.078      ;
; 5.240 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.414      ;
; 5.241 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.415      ;
; 5.248 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.112     ; 5.422      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; decoder|state|regout                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; decoder|state|regout                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; regAluOut|temp[10]|clk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; regAluOut|temp[10]|clk                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 1.944 ; 1.944 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 2.784 ; 2.784 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 3.594 ; 3.594 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 3.431 ; 3.431 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 3.594 ; 3.594 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 1.440 ; 1.440 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; -0.391 ; -0.391 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; -0.795 ; -0.795 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; -0.586 ; -0.586 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; -0.586 ; -0.586 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; -0.751 ; -0.751 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; -1.150 ; -1.150 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 7.228 ; 7.228 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 6.903 ; 6.903 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 6.875 ; 6.875 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 6.900 ; 6.900 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 6.841 ; 6.841 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 6.891 ; 6.891 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 6.711 ; 6.711 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 6.904 ; 6.904 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 6.874 ; 6.874 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 7.228 ; 7.228 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 6.871 ; 6.871 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 6.492 ; 6.492 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 6.843 ; 6.843 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 7.009 ; 7.009 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 6.836 ; 6.836 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 6.880 ; 6.880 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 6.981 ; 6.981 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 6.492 ; 6.492 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 6.903 ; 6.903 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 6.875 ; 6.875 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 6.900 ; 6.900 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 6.841 ; 6.841 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 6.891 ; 6.891 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 6.711 ; 6.711 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 6.904 ; 6.904 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 6.874 ; 6.874 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 7.228 ; 7.228 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 6.871 ; 6.871 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 6.492 ; 6.492 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 6.843 ; 6.843 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 7.009 ; 7.009 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 6.836 ; 6.836 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 6.880 ; 6.880 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 6.981 ; 6.981 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------+
; Fast Model Setup Summary                       ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -2.383 ; -51.896       ;
; clk                   ; 1.343  ; 0.000         ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Fast Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -0.963 ; -0.963        ;
; divisor:decoder|state ; 2.244  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Fast Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -1.627 ; -110.366      ;
; clk                   ; -1.380 ; -2.380        ;
+-----------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.383 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.346      ;
; -2.348 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.311      ;
; -2.313 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.276      ;
; -2.278 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.241      ;
; -2.243 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.206      ;
; -2.208 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.171      ;
; -2.173 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.136      ;
; -2.138 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.101      ;
; -2.044 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 3.007      ;
; -2.009 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 2.972      ;
; -1.974 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 2.937      ;
; -1.939 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 2.902      ;
; -1.904 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 2.867      ;
; -1.869 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 2.832      ;
; -1.729 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 2.692      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.364 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 2.327      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 1.343 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 1.037      ; 0.367      ;
; 1.843 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 1.037      ; 0.367      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -0.963 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 1.037      ; 0.367      ;
; -0.463 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 1.037      ; 0.367      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 2.244 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.327      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.374 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.457      ;
; 2.471 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.554      ;
; 2.471 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.554      ;
; 2.474 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.557      ;
; 2.474 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.557      ;
; 2.476 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.559      ;
; 2.479 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.562      ;
; 2.482 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.565      ;
; 2.485 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.568      ;
; 2.490 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.573      ;
; 2.493 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.576      ;
; 2.495 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.578      ;
; 2.603 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.686      ;
; 2.609 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.692      ;
; 2.610 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.069     ; 2.693      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[10]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[11]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[12]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[13]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[14]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[15]                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[8]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; Registro:regAluOut|temp[9]                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; decoder|state|regout                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; decoder|state|regout                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|inclk[0]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; decoder|state~clkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; regAluOut|temp[0]|clk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor:decoder|state ; Rise       ; regAluOut|temp[10]|clk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; regAluOut|temp[10]|clk                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 0.346 ; 0.346 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 0.675 ; 0.675 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 0.956 ; 0.956 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 0.923 ; 0.923 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 0.956 ; 0.956 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 0.187 ; 0.187 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 0.297  ; 0.297  ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 0.153  ; 0.153  ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 0.219  ; 0.219  ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 0.219  ; 0.219  ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 0.184  ; 0.184  ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; -0.048 ; -0.048 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.769 ; 3.769 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.641 ; 3.641 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.628 ; 3.628 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 3.643 ; 3.643 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.603 ; 3.603 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 3.632 ; 3.632 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 3.625 ; 3.625 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 3.649 ; 3.649 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 3.631 ; 3.631 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 3.769 ; 3.769 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 3.619 ; 3.619 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 3.463 ; 3.463 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 3.604 ; 3.604 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 3.713 ; 3.713 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 3.599 ; 3.599 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.625 ; 3.625 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.696 ; 3.696 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.463 ; 3.463 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.641 ; 3.641 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.628 ; 3.628 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 3.643 ; 3.643 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.603 ; 3.603 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 3.632 ; 3.632 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 3.625 ; 3.625 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 3.649 ; 3.649 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 3.631 ; 3.631 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 3.769 ; 3.769 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 3.619 ; 3.619 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 3.463 ; 3.463 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 3.604 ; 3.604 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 3.713 ; 3.713 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 3.599 ; 3.599 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.625 ; 3.625 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.696 ; 3.696 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+------------------------+----------+--------+----------+---------+---------------------+
; Clock                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack       ; -6.053   ; -1.864 ; N/A      ; N/A     ; -2.064              ;
;  clk                   ; 1.343    ; -1.864 ; N/A      ; N/A     ; -1.631              ;
;  divisor:decoder|state ; -6.053   ; 2.244  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS        ; -111.83  ; -1.864 ; 0.0      ; 0.0     ; -142.117            ;
;  clk                   ; 0.000    ; -1.864 ; N/A      ; N/A     ; -2.853              ;
;  divisor:decoder|state ; -111.830 ; 0.000  ; N/A      ; N/A     ; -139.264            ;
+------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 1.944 ; 1.944 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 2.784 ; 2.784 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 3.594 ; 3.594 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 3.431 ; 3.431 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 3.594 ; 3.594 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 1.440 ; 1.440 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 0.297  ; 0.297  ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 0.153  ; 0.153  ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 0.219  ; 0.219  ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 0.219  ; 0.219  ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 0.184  ; 0.184  ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; -0.048 ; -0.048 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 7.228 ; 7.228 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 6.903 ; 6.903 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 6.875 ; 6.875 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 6.900 ; 6.900 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 6.841 ; 6.841 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 6.891 ; 6.891 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 6.711 ; 6.711 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 6.904 ; 6.904 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 6.874 ; 6.874 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 7.228 ; 7.228 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 6.871 ; 6.871 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 6.492 ; 6.492 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 6.843 ; 6.843 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 7.009 ; 7.009 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 6.836 ; 6.836 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 6.880 ; 6.880 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 6.981 ; 6.981 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.463 ; 3.463 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.641 ; 3.641 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.628 ; 3.628 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 3.643 ; 3.643 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.603 ; 3.603 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 3.632 ; 3.632 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 3.625 ; 3.625 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 3.649 ; 3.649 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 3.631 ; 3.631 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 3.769 ; 3.769 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 3.619 ; 3.619 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 3.463 ; 3.463 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 3.604 ; 3.604 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 3.713 ; 3.713 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 3.599 ; 3.599 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.625 ; 3.625 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.696 ; 3.696 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1        ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; 134      ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1        ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; 134      ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 28 11:24:55 2019
Info: Command: quartus_sta prueba2 -c prueba2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prueba2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor:decoder|state divisor:decoder|state
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.053      -111.830 divisor:decoder|state 
    Info (332119):     2.116         0.000 clk 
Info (332146): Worst-case hold slack is -1.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.864        -1.864 clk 
    Info (332119):     2.786         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -139.264 divisor:decoder|state 
    Info (332119):    -1.631        -2.853 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.383       -51.896 divisor:decoder|state 
    Info (332119):     1.343         0.000 clk 
Info (332146): Worst-case hold slack is -0.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.963        -0.963 clk 
    Info (332119):     2.244         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -110.366 divisor:decoder|state 
    Info (332119):    -1.380        -2.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4556 megabytes
    Info: Processing ended: Tue May 28 11:24:57 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


