
==========================================================================
detailed place check_setup
--------------------------------------------------------------------------
0

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.07

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: simon1.score1.active_digit$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.score1.active_digit$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.15    0.15 v simon1.score1.active_digit$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
                                         _0016_ (net)
                  0.04    0.00    0.15 v _2211_/A (sg13g2_inv_1)
     1    0.00    0.02    0.03    0.18 ^ _2211_/Y (sg13g2_inv_1)
                                         _0997_ (net)
                  0.02    0.00    0.18 ^ _2214_/A (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.21 v _2214_/Y (sg13g2_nor2_1)
                                         _0081_ (net)
                  0.02    0.00    0.21 v simon1.score1.active_digit$_SDFF_PP0_/D (sg13g2_dfrbp_1)
                                  0.21   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: simon1.seq[2][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.08    2.08 ^ input external delay
     1    0.00    0.00    0.00    2.08 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    2.08 ^ input1/A (sg13g2_buf_1)
     2    0.01    0.04    0.06    2.14 ^ input1/X (sg13g2_buf_1)
                                         net1 (net)
                  0.04    0.00    2.14 ^ fanout86/A (sg13g2_buf_1)
     5    0.02    0.07    0.10    2.24 ^ fanout86/X (sg13g2_buf_1)
                                         net86 (net)
                  0.07    0.00    2.24 ^ fanout84/A (sg13g2_buf_1)
     5    0.02    0.07    0.11    2.35 ^ fanout84/X (sg13g2_buf_1)
                                         net84 (net)
                  0.07    0.00    2.35 ^ _2025_/A (sg13g2_nand4_1)
     1    0.01    0.10    0.11    2.46 v _2025_/Y (sg13g2_nand4_1)
                                         _0880_ (net)
                  0.10    0.00    2.46 v _2026_/B (sg13g2_nor2_2)
     8    0.03    0.15    0.16    2.62 ^ _2026_/Y (sg13g2_nor2_2)
                                         _0881_ (net)
                  0.15    0.00    2.62 ^ _2051_/B (sg13g2_and2_1)
     4    0.01    0.06    0.15    2.77 ^ _2051_/X (sg13g2_and2_1)
                                         _0904_ (net)
                  0.06    0.00    2.77 ^ _2052_/B_N (sg13g2_nor2b_2)
     5    0.02    0.09    0.15    2.92 ^ _2052_/Y (sg13g2_nor2b_2)
                                         _0905_ (net)
                  0.09    0.00    2.92 ^ _2073_/B (sg13g2_and2_1)
     2    0.01    0.06    0.13    3.04 ^ _2073_/X (sg13g2_and2_1)
                                         _0921_ (net)
                  0.06    0.00    3.04 ^ _2148_/S (sg13g2_mux2_1)
     1    0.00    0.03    0.16    3.20 v _2148_/X (sg13g2_mux2_1)
                                         _0088_ (net)
                  0.03    0.00    3.20 v simon1.seq[2][1]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  3.20   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                                 10.40 ^ simon1.seq[2][1]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                         -0.13   10.27   library setup time
                                 10.27   data required time
-----------------------------------------------------------------------------
                                 10.27   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: simon1.seq[2][1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.08    2.08 ^ input external delay
     1    0.00    0.00    0.00    2.08 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    2.08 ^ input1/A (sg13g2_buf_1)
     2    0.01    0.04    0.06    2.14 ^ input1/X (sg13g2_buf_1)
                                         net1 (net)
                  0.04    0.00    2.14 ^ fanout86/A (sg13g2_buf_1)
     5    0.02    0.07    0.10    2.24 ^ fanout86/X (sg13g2_buf_1)
                                         net86 (net)
                  0.07    0.00    2.24 ^ fanout84/A (sg13g2_buf_1)
     5    0.02    0.07    0.11    2.35 ^ fanout84/X (sg13g2_buf_1)
                                         net84 (net)
                  0.07    0.00    2.35 ^ _2025_/A (sg13g2_nand4_1)
     1    0.01    0.10    0.11    2.46 v _2025_/Y (sg13g2_nand4_1)
                                         _0880_ (net)
                  0.10    0.00    2.46 v _2026_/B (sg13g2_nor2_2)
     8    0.03    0.15    0.16    2.62 ^ _2026_/Y (sg13g2_nor2_2)
                                         _0881_ (net)
                  0.15    0.00    2.62 ^ _2051_/B (sg13g2_and2_1)
     4    0.01    0.06    0.15    2.77 ^ _2051_/X (sg13g2_and2_1)
                                         _0904_ (net)
                  0.06    0.00    2.77 ^ _2052_/B_N (sg13g2_nor2b_2)
     5    0.02    0.09    0.15    2.92 ^ _2052_/Y (sg13g2_nor2b_2)
                                         _0905_ (net)
                  0.09    0.00    2.92 ^ _2073_/B (sg13g2_and2_1)
     2    0.01    0.06    0.13    3.04 ^ _2073_/X (sg13g2_and2_1)
                                         _0921_ (net)
                  0.06    0.00    3.04 ^ _2148_/S (sg13g2_mux2_1)
     1    0.00    0.03    0.16    3.20 v _2148_/X (sg13g2_mux2_1)
                                         _0088_ (net)
                  0.03    0.00    3.20 v simon1.seq[2][1]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  3.20   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                                 10.40 ^ simon1.seq[2][1]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                         -0.13   10.27   library setup time
                                 10.27   data required time
-----------------------------------------------------------------------------
                                 10.27   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.1323750019073486

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8504

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
detailed place max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2592366933822632

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8641

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _2432_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2431_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _2432_/CLK (sg13g2_dfrbp_1)
   0.20    0.20 ^ _2432_/Q (sg13g2_dfrbp_1)
   0.11    0.31 ^ fanout68/X (sg13g2_buf_2)
   0.12    0.43 ^ fanout67/X (sg13g2_buf_2)
   0.17    0.60 v _1830_/X (sg13g2_mux2_1)
   0.07    0.67 ^ _1832_/Y (sg13g2_o21ai_1)
   0.08    0.76 ^ _1833_/X (sg13g2_or4_1)
   0.28    1.04 v _1834_/Y (sg13g2_nand4_1)
   0.18    1.22 v _1836_/X (sg13g2_xor2_1)
   0.17    1.39 ^ _1948_/Y (sg13g2_nor3_1)
   0.15    1.54 ^ fanout35/X (sg13g2_buf_2)
   0.09    1.63 ^ _2363_/Y (sg13g2_nand2b_1)
   0.18    1.82 v _2366_/Y (sg13g2_nand3_1)
   0.16    1.98 ^ _2370_/Y (sg13g2_nor4_1)
   0.10    2.08 ^ _2373_/Y (sg13g2_nand2b_1)
   0.00    2.08 ^ _2431_/D (sg13g2_dfrbp_1)
           2.08   data arrival time

  10.40   10.40   clock core_clock (rise edge)
   0.00   10.40   clock network delay (ideal)
   0.00   10.40   clock reconvergence pessimism
          10.40 ^ _2431_/CLK (sg13g2_dfrbp_1)
  -0.13   10.27   library setup time
          10.27   data required time
---------------------------------------------------------
          10.27   data required time
          -2.08   data arrival time
---------------------------------------------------------
           8.19   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: simon1.score1.active_digit$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.score1.active_digit$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
   0.15    0.15 v simon1.score1.active_digit$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
   0.03    0.18 ^ _2211_/Y (sg13g2_inv_1)
   0.03    0.21 v _2214_/Y (sg13g2_nor2_1)
   0.00    0.21 v simon1.score1.active_digit$_SDFF_PP0_/D (sg13g2_dfrbp_1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
  -0.02   -0.02   library hold time
          -0.02   data required time
---------------------------------------------------------
          -0.02   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.23   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.2023

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.0677

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
220.706992

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-03   3.97e-05   8.84e-08   1.21e-03  73.8%
Combinational          2.43e-04   1.87e-04   1.53e-07   4.30e-04  26.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.42e-03   2.27e-04   2.41e-07   1.64e-03 100.0%
                          86.2%      13.8%       0.0%
