Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9361c4a8af844f11953a646a9fac06bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sim_1/new/CPU_tb.v:11]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sim_1/new/CPU_tb.v:10]
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:186]
ERROR: [VRFC 10-3180] cannot find port 'b' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:185]
ERROR: [VRFC 10-3180] cannot find port 'a' on this module [D:/LAB/LAB05-refer/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v:184]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
