\hypertarget{structpspwm__clk__conf__t}{}\doxysection{pspwm\+\_\+clk\+\_\+conf\+\_\+t Struct Reference}
\label{structpspwm__clk__conf__t}\index{pspwm\_clk\_conf\_t@{pspwm\_clk\_conf\_t}}


{\ttfamily \#include $<$ps\+\_\+pwm.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structpspwm__clk__conf__t_a720780e76d259f0e8b875dddf0b7f036}\label{structpspwm__clk__conf__t_a720780e76d259f0e8b875dddf0b7f036}} 
uint8\+\_\+t {\bfseries base\+\_\+clk\+\_\+prescale}
\item 
\mbox{\Hypertarget{structpspwm__clk__conf__t_a7b92406a24b8c50a2e70ffcad0558168}\label{structpspwm__clk__conf__t_a7b92406a24b8c50a2e70ffcad0558168}} 
uint8\+\_\+t {\bfseries timer\+\_\+clk\+\_\+prescale}
\item 
\mbox{\Hypertarget{structpspwm__clk__conf__t_af0a660b7c33052e6deadb2bdc5710573}\label{structpspwm__clk__conf__t_af0a660b7c33052e6deadb2bdc5710573}} 
float {\bfseries base\+\_\+clk}
\item 
\mbox{\Hypertarget{structpspwm__clk__conf__t_aac91bcaec02229b8f0e4f09b8394fcaf}\label{structpspwm__clk__conf__t_aac91bcaec02229b8f0e4f09b8394fcaf}} 
float {\bfseries timer\+\_\+clk}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
State of the timer counter clock prescaler. M\+C\+P\+W\+M\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+LK is 160M\+Hz. This is divided by base\+\_\+clk\+\_\+prescale to yield base\+\_\+clock. This is in turn divided by timer\+\_\+clk\+\_\+prescale to yield timer\+\_\+clk.

\begin{DoxyNote}{Note}
These settings are common for both P\+WM generators. 
\end{DoxyNote}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/src/\+Platform\+I\+O/esp\+\_\+ajax\+\_\+if/src/\mbox{\hyperlink{ps__pwm_8h}{ps\+\_\+pwm.\+h}}\end{DoxyCompactItemize}
