// Seed: 18710128
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    inout tri id_7,
    input wor id_8,
    input wire id_9,
    output supply1 id_10,
    output wor id_11,
    output tri0 id_12,
    input uwire id_13,
    input wand id_14
);
  tri1 id_16, id_17;
  supply0 id_18, id_19, id_20, id_21;
  assign id_5 = id_19 - id_8;
  wire id_22, id_23;
  wire id_24;
  wire id_25;
  assign id_17 = 1'd0;
  wire id_26, id_27, id_28, id_29;
  wire id_30;
endmodule
module module_1 (
    inout wor id_0,
    output supply1 id_1,
    output logic id_2
);
  always id_2 <= 1'b0 - id_0(1) - 1;
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_0
  );
  assign id_0 = 1;
  wire id_4, id_5;
endmodule
