Analysis & Synthesis report for hw2
Fri Oct  7 02:47:25 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |cond_sum_with_cin
 10. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l
 11. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l
 12. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l
 13. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l
 14. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h
 15. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h
 16. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l
 17. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h
 18. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h
 19. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l
 20. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l
 21. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h
 22. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h
 23. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l
 24. Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h
 25. Parameter Settings for User Entity Instance: cond_sum:csa_h
 26. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l
 27. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l
 28. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l|cond_sum:csa_l
 29. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l|cond_sum:csa_h
 30. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h
 31. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h|cond_sum:csa_l
 32. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h|cond_sum:csa_h
 33. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h
 34. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l
 35. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l
 36. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h
 37. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h
 38. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l
 39. Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h
 40. Port Connectivity Checks: "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|full_adder:cond_sum_if.adder1"
 41. Port Connectivity Checks: "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|full_adder:cond_sum_if.adder0"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct  7 02:47:25 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; hw2                                         ;
; Top-level Entity Name           ; cond_sum_with_cin                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; cond_sum_with_cin  ; hw2                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; p1/test.v                        ; yes             ; User Verilog HDL File  ; /home/bscholar/Documents/ECSE318/hw2/p1/test.v                    ;         ;
; p1/conditional_sum_adder16.v     ; yes             ; User Verilog HDL File  ; /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 19                                                                             ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 31                                                                             ;
;     -- 7 input functions                    ; 0                                                                              ;
;     -- 6 input functions                    ; 6                                                                              ;
;     -- 5 input functions                    ; 11                                                                             ;
;     -- 4 input functions                    ; 1                                                                              ;
;     -- <=3 input functions                  ; 13                                                                             ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 50                                                                             ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cout~0 ;
; Maximum fan-out                             ; 4                                                                              ;
; Total fan-out                               ; 195                                                                            ;
; Average fan-out                             ; 1.49                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name       ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |cond_sum_with_cin                                ; 31 (11)             ; 0 (0)                     ; 0                 ; 0          ; 50   ; 0            ; |cond_sum_with_cin                                                                                                                                  ; cond_sum_with_cin ; work         ;
;    |cond_sum:csa_h|                               ; 5 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum:csa_h                                                                                                                   ; cond_sum          ; work         ;
;       |cond_sum:csa_l|                            ; 4 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum:csa_h|cond_sum:csa_l                                                                                                    ; cond_sum          ; work         ;
;          |cond_sum:csa_l|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l                                                                                     ; cond_sum          ; work         ;
;    |cond_sum_with_cin:csa_l|                      ; 15 (5)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum_with_cin:csa_l                                                                                                          ; cond_sum_with_cin ; work         ;
;       |cond_sum:csa_h|                            ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum_with_cin:csa_l|cond_sum:csa_h                                                                                           ; cond_sum          ; work         ;
;          |cond_sum:csa_l|                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l                                                                            ; cond_sum          ; work         ;
;       |cond_sum_with_cin:csa_l|                   ; 6 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l                                                                                  ; cond_sum_with_cin ; work         ;
;          |cond_sum_with_cin:csa_l|                ; 3 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l                                                          ; cond_sum_with_cin ; work         ;
;             |cond_sum_with_cin:csa_l|             ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l                                  ; cond_sum_with_cin ; work         ;
;                |full_adder:cond_sum_cin_if.adder| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cond_sum_with_cin|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|full_adder:cond_sum_cin_if.adder ; full_adder        ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cond_sum_with_cin ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; W              ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum_with_cin:csa_l|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; W              ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l|cond_sum:csa_l ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l|cond_sum:csa_h ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h|cond_sum:csa_l ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h|cond_sum:csa_h ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_l ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l|cond_sum:csa_h ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; W              ; 2     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_l ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h|cond_sum:csa_h ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; W              ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|full_adder:cond_sum_if.adder1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at VCC                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h|full_adder:cond_sum_if.adder0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 31                          ;
;     normal            ; 31                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Oct  7 02:47:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file p1/test_tb.v
    Info (12023): Found entity 1: test_tb File: /home/bscholar/Documents/ECSE318/hw2/p1/test_tb.v Line: 5
Info (12021): Found 2 design units, including 2 entities, in source file p1/test.v
    Info (12023): Found entity 1: cond_sum File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 2
    Info (12023): Found entity 2: cond_sum_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 49
Info (12021): Found 4 design units, including 4 entities, in source file p1/shift.v
    Info (12023): Found entity 1: mux2x1 File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 4
    Info (12023): Found entity 2: data_reverser File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 17
    Info (12023): Found entity 3: conditional_data_reverser File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 45
    Info (12023): Found entity 4: shift16 File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file p1/logic.v
    Info (12023): Found entity 1: logic16 File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 3
Info (12021): Found 9 design units, including 9 entities, in source file p1/conditional_sum_adder16.v
    Info (12023): Found entity 1: full_adder File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 3
    Info (12023): Found entity 2: conditional_sum_adder1 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 16
    Info (12023): Found entity 3: conditional_sum_adder2 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 37
    Info (12023): Found entity 4: conditional_sum_adder2_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 84
    Info (12023): Found entity 5: conditional_sum_adder4 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 121
    Info (12023): Found entity 6: conditional_sum_adder4_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 170
    Info (12023): Found entity 7: conditional_sum_adder8 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 209
    Info (12023): Found entity 8: conditional_sum_adder8_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 257
    Info (12023): Found entity 9: conditional_sum_adder16_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 295
Info (12021): Found 1 design units, including 1 entities, in source file p1/comparator.v
    Info (12023): Found entity 1: comparator16 File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 3
Warning (10463): Verilog HDL Declaration warning at alu.v(42): "logic" is SystemVerilog-2005 keyword File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file p1/alu.v
    Info (12023): Found entity 1: alu File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file p1/adder.v
    Info (12023): Found entity 1: adder16 File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 5
Warning (12019): Can't analyze file -- file data_reverser.v is missing
Warning (12019): Can't analyze file -- file mux2x1.v is missing
Warning (12019): Can't analyze file -- file adder.v is missing
Warning (12019): Can't analyze file -- file mux4x1.v is missing
Warning (12019): Can't analyze file -- file alu.v is missing
Warning (12019): Can't analyze file -- file barrel_shifter.v is missing
Warning (10236): Verilog HDL Implicit Net warning at alu.v(35): created implicit net for "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at adder.v(38): created implicit net for "subtraction" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at adder.v(49): created implicit net for "a_b_sign_compare" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 49
Warning (10227): Verilog HDL Port Declaration warning at shift.v(24): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 24
Info (10499): HDL info at shift.v(21): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 21
Warning (10227): Verilog HDL Port Declaration warning at shift.v(24): data type declaration for "z" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 24
Info (10499): HDL info at shift.v(22): see declaration for object "z" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 22
Warning (10227): Verilog HDL Port Declaration warning at shift.v(52): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 52
Info (10499): HDL info at shift.v(49): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 49
Warning (10227): Verilog HDL Port Declaration warning at shift.v(53): data type declaration for "z" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 53
Info (10499): HDL info at shift.v(50): see declaration for object "z" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 50
Warning (10227): Verilog HDL Port Declaration warning at shift.v(77): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 77
Info (10499): HDL info at shift.v(74): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 74
Warning (10227): Verilog HDL Port Declaration warning at shift.v(77): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 77
Info (10499): HDL info at shift.v(74): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 74
Warning (10227): Verilog HDL Port Declaration warning at shift.v(78): data type declaration for "op" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 78
Info (10499): HDL info at shift.v(74): see declaration for object "op" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 74
Warning (10227): Verilog HDL Port Declaration warning at shift.v(77): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 77
Info (10499): HDL info at shift.v(75): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 75
Warning (10227): Verilog HDL Port Declaration warning at logic.v(11): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 11
Info (10499): HDL info at logic.v(8): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at logic.v(11): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 11
Info (10499): HDL info at logic.v(8): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at logic.v(13): data type declaration for "op" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 13
Info (10499): HDL info at logic.v(8): see declaration for object "op" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at logic.v(12): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 12
Info (10499): HDL info at logic.v(9): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 9
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(45): data type declaration for "s0" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 45
Info (10499): HDL info at conditional_sum_adder16.v(42): see declaration for object "s0" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 42
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(45): data type declaration for "s1" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 45
Info (10499): HDL info at conditional_sum_adder16.v(42): see declaration for object "s1" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 42
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(91): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 91
Info (10499): HDL info at conditional_sum_adder16.v(88): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 88
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(91): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 91
Info (10499): HDL info at conditional_sum_adder16.v(88): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 88
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(94): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 94
Info (10499): HDL info at conditional_sum_adder16.v(89): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 89
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(128): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 128
Info (10499): HDL info at conditional_sum_adder16.v(125): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 125
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(128): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 128
Info (10499): HDL info at conditional_sum_adder16.v(125): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 125
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(130): data type declaration for "s0" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 130
Info (10499): HDL info at conditional_sum_adder16.v(126): see declaration for object "s0" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 126
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(130): data type declaration for "s1" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 130
Info (10499): HDL info at conditional_sum_adder16.v(126): see declaration for object "s1" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 126
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(177): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 177
Info (10499): HDL info at conditional_sum_adder16.v(174): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 174
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(177): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 177
Info (10499): HDL info at conditional_sum_adder16.v(174): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 174
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(180): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 180
Info (10499): HDL info at conditional_sum_adder16.v(175): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 175
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(216): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 216
Info (10499): HDL info at conditional_sum_adder16.v(213): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 213
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(216): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 216
Info (10499): HDL info at conditional_sum_adder16.v(213): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 213
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(218): data type declaration for "s0" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 218
Info (10499): HDL info at conditional_sum_adder16.v(214): see declaration for object "s0" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 214
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(218): data type declaration for "s1" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 218
Info (10499): HDL info at conditional_sum_adder16.v(214): see declaration for object "s1" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 214
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(264): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 264
Info (10499): HDL info at conditional_sum_adder16.v(261): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 261
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(264): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 264
Info (10499): HDL info at conditional_sum_adder16.v(261): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 261
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(267): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 267
Info (10499): HDL info at conditional_sum_adder16.v(262): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 262
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(302): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 302
Info (10499): HDL info at conditional_sum_adder16.v(299): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 299
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(302): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 302
Info (10499): HDL info at conditional_sum_adder16.v(299): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 299
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(305): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 305
Info (10499): HDL info at conditional_sum_adder16.v(300): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 300
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(10): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 10
Info (10499): HDL info at comparator.v(7): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 7
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(10): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 10
Info (10499): HDL info at comparator.v(7): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 7
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(11): data type declaration for "op" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 11
Info (10499): HDL info at comparator.v(7): see declaration for object "op" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 7
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(10): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 10
Info (10499): HDL info at comparator.v(8): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(11): data type declaration for "A" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 11
Info (10499): HDL info at alu.v(8): see declaration for object "A" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(11): data type declaration for "B" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 11
Info (10499): HDL info at alu.v(8): see declaration for object "B" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(12): data type declaration for "alu_code" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 12
Info (10499): HDL info at alu.v(8): see declaration for object "alu_code" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(13): data type declaration for "C" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 13
Info (10499): HDL info at alu.v(9): see declaration for object "C" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 9
Warning (10227): Verilog HDL Port Declaration warning at adder.v(13): data type declaration for "A" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 13
Info (10499): HDL info at adder.v(10): see declaration for object "A" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 10
Warning (10227): Verilog HDL Port Declaration warning at adder.v(13): data type declaration for "B" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 13
Info (10499): HDL info at adder.v(10): see declaration for object "B" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 10
Warning (10227): Verilog HDL Port Declaration warning at adder.v(14): data type declaration for "CODE" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 14
Info (10499): HDL info at adder.v(10): see declaration for object "CODE" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 10
Warning (10227): Verilog HDL Port Declaration warning at adder.v(13): data type declaration for "C" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 13
Info (10499): HDL info at adder.v(11): see declaration for object "C" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 11
Info (12127): Elaborating entity "cond_sum_with_cin" for the top level hierarchy
Info (12128): Elaborating entity "cond_sum_with_cin" for hierarchy "cond_sum_with_cin:csa_l" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 77
Info (12128): Elaborating entity "cond_sum_with_cin" for hierarchy "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 77
Info (12128): Elaborating entity "cond_sum_with_cin" for hierarchy "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 77
Info (12128): Elaborating entity "cond_sum_with_cin" for hierarchy "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 77
Info (12128): Elaborating entity "full_adder" for hierarchy "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|full_adder:cond_sum_cin_if.adder" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 65
Info (12128): Elaborating entity "cond_sum" for hierarchy "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 82
Info (12128): Elaborating entity "cond_sum" for hierarchy "cond_sum_with_cin:csa_l|cond_sum_with_cin:csa_l|cond_sum:csa_h" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 82
Info (12128): Elaborating entity "cond_sum" for hierarchy "cond_sum_with_cin:csa_l|cond_sum:csa_h" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 82
Info (12128): Elaborating entity "cond_sum" for hierarchy "cond_sum:csa_h" File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 82
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 81 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 31 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 468 megabytes
    Info: Processing ended: Fri Oct  7 02:47:25 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:28


