
==============================================================================
XRT Build Version: 2.1.1695
       Build Date: 2018-12-07 16:45:25
          Hash ID: f3c3f4bc887f89ad6b0965fe0c891c2c3f707773
==============================================================================
xclbin Information
------------------
   Generated by:           xocc (2018.3) on Thu Dec  6 23:36:41 MST 2018
   Version:                2.1.1695
   Kernels:                xil_lz4_dec_cu1
   Signature:              Not Present
   Content:                HW Emulation Binary
   UUID:                   769f18c0-068c-4101-bd17-f39db065d59c
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           DEBUG_IP_LAYOUT, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.1
   Generated Version:      Vivado 2018.3 (SW Build: 2388429)
   Created:                Wed Nov 14 20:06:10 2018
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_1
   Static UUID:            00194bb3-707b-49c4-911e-a66899000b6b
   Feature ROM TimeStamp:  1542252769

Clocks
------
   Name:      KERNEL_CLK
   Index:     0
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 300 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x400000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x800000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0xc00000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x1000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x1000020000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x1000040000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: xil_lz4_dec_cu1

Definition
----------
   Signature: xil_lz4_dec_cu1 (ap_uint<512> const * in, ap_uint<512>* out, unsigned int* in_block_size, unsigned int* in_compress_size, unsigned int block_size_in_kb, unsigned int no_blocks)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xil_lz4_dec_cu1_1
   Base Address: 0x0

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank1 (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            bank1 (MEM_DDR4)

   Argument:          in_block_size
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            bank1 (MEM_DDR4)

   Argument:          in_compress_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            bank1 (MEM_DDR4)

   Argument:          block_size_in_kb
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          no_blocks
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       xocc
   Version:       2018.3 - Thu Dec  6 23:36:41 MST 2018 (SW BUILD: 2405991)
   Command Line:  xocc -t hw_emu --platform /proj/xbuilds/2018.3_released/internal_platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm --temp_dir ./_x.hw_emu.xilinx_u200_xdma_201830_1/decompress --report_dir reports/./_x.hw_emu.xilinx_u200_xdma_201830_1/decompress -l --xp param:compiler.preserveHlsOutput=1 --xp param:compiler.generateExtraRunData=true -s --xp vivado_param:project.writeIntermediateCheckpoints=1 --sp xil_lz4_dec_cu1_1.m_axi_gmem0:bank1 --sp xil_lz4_dec_cu1_1.m_axi_gmem1:bank1 --xp param:compiler.userPostSysLinkTcl=/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/lz4/array_stream_fix/xil_lz4/xil_lz4/scripts/single_compute_units/userPostSysLinkdecomp.tcl -oxclbin/xil_lz4_decompress_8b.hw_emu.xilinx_u200_xdma_201830_1.xclbin xclbin/xil_lz4_xo_decompress_8b_cu1.hw_emu.xilinx_u200_xdma_201830_1.xo 
   Options:       -t hw_emu
                  --platform /proj/xbuilds/2018.3_released/internal_platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm
                  --temp_dir ./_x.hw_emu.xilinx_u200_xdma_201830_1/decompress
                  --report_dir reports/./_x.hw_emu.xilinx_u200_xdma_201830_1/decompress
                  -l
                  --xp param:compiler.preserveHlsOutput=1
                  --xp param:compiler.generateExtraRunData=true
                  -s
                  --xp vivado_param:project.writeIntermediateCheckpoints=1
                  --sp xil_lz4_dec_cu1_1.m_axi_gmem0:bank1
                  --sp xil_lz4_dec_cu1_1.m_axi_gmem1:bank1
                  --xp param:compiler.userPostSysLinkTcl=/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/lz4/array_stream_fix/xil_lz4/xil_lz4/scripts/single_compute_units/userPostSysLinkdecomp.tcl
                  -oxclbin/xil_lz4_decompress_8b.hw_emu.xilinx_u200_xdma_201830_1.xclbin xclbin/xil_lz4_xo_decompress_8b_cu1.hw_emu.xilinx_u200_xdma_201830_1.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
