<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sdram_test.twx sdram_test.ncd -o sdram_test.twr
sdram_test.pcf -ucf sdram_test.ucf

</twCmdLine><twDesign>sdram_test.ncd</twDesign><twDesignPath>sdram_test.ncd</twDesignPath><twPCF>sdram_test.pcf</twPCF><twPcfPath>sdram_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="7.010" period="10.000" constraintValue="10.000" deviceLimit="2.990" freqLimit="334.448" physResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X" logResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="u_system_ctrl/u_sdram_pll/clk2x"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" logResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" logResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>12019</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1216</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.216</twMinPer></twConstHead><twPathRptBanner iPaths="488" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1 (SLICE_X11Y26.AX), 488 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.784</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twDest><twTotPathDel>7.948</twTotPathDel><twClkSkew dest = "0.316" src = "0.349">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n15</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n17</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twBEL></twPathDel><twLogDel>2.257</twLogDel><twRouteDel>5.691</twRouteDel><twTotDel>7.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.968</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twDest><twTotPathDel>7.766</twTotPathDel><twClkSkew dest = "0.316" src = "0.347">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n15</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n17</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twBEL></twPathDel><twLogDel>2.257</twLogDel><twRouteDel>5.509</twRouteDel><twTotDel>7.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.016</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twDest><twTotPathDel>7.716</twTotPathDel><twClkSkew dest = "0.316" src = "0.349">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n12</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n13</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n12</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_2_1</twBEL></twPathDel><twLogDel>2.233</twLogDel><twRouteDel>5.483</twRouteDel><twTotDel>7.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="230" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1 (SLICE_X10Y26.DX), 230 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.810</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twDest><twTotPathDel>7.922</twTotPathDel><twClkSkew dest = "0.316" src = "0.349">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n15</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n17</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twBEL></twPathDel><twLogDel>2.070</twLogDel><twRouteDel>5.852</twRouteDel><twTotDel>7.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.994</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twDest><twTotPathDel>7.740</twTotPathDel><twClkSkew dest = "0.316" src = "0.347">0.031</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n15</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n17</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twBEL></twPathDel><twLogDel>2.070</twLogDel><twRouteDel>5.670</twRouteDel><twTotDel>7.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.042</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twDest><twTotPathDel>7.690</twTotPathDel><twClkSkew dest = "0.316" src = "0.349">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n12</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n13</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n12</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y26.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_0_1</twBEL></twPathDel><twLogDel>2.046</twLogDel><twRouteDel>5.644</twRouteDel><twTotDel>7.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="359" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1 (SLICE_X8Y25.DX), 359 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.914</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twDest><twTotPathDel>7.816</twTotPathDel><twClkSkew dest = "0.314" src = "0.349">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n15</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n17</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twBEL></twPathDel><twLogDel>2.111</twLogDel><twRouteDel>5.705</twRouteDel><twTotDel>7.816</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.098</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twDest><twTotPathDel>7.634</twTotPathDel><twClkSkew dest = "0.314" src = "0.347">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n15</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n17</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twBEL></twPathDel><twLogDel>2.111</twLogDel><twRouteDel>5.523</twRouteDel><twTotDel>7.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.146</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twDest><twTotPathDel>7.584</twTotPathDel><twClkSkew dest = "0.314" src = "0.349">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X6Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y30.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.267</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n12</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n13</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n12</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N74</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n19_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N74</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_lut&lt;0&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y25.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/Mcount_cnt_clk_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_1_1</twBEL></twPathDel><twLogDel>2.087</twLogDel><twRouteDel>5.497</twRouteDel><twTotDel>7.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X14Y61.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twDest><twTotPathDel>0.804</twTotPathDel><twClkSkew dest = "1.148" src = "0.806">-0.342</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y58.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y61.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.177</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1 (SLICE_X16Y37.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">rd_load</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twDest><twTotPathDel>0.840</twTotPathDel><twClkSkew dest = "1.079" src = "0.744">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rd_load</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y42.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y42.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rd_load</twComp><twBEL>rd_load</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y37.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.601</twDelInfo><twComp>rd_load</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>0.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn (SLICE_X8Y19.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">u_system_ctrl/delay_done</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twDest><twTotPathDel>0.848</twTotPathDel><twClkSkew dest = "1.112" src = "0.778">-0.334</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_system_ctrl/delay_done</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_system_ctrl/delay_done</twComp><twBEL>u_system_ctrl/delay_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>u_system_ctrl/delay_done</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y19.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.460</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.243</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twDest><twTotPathDel>1.249</twTotPathDel><twClkSkew dest = "0.102" src = "0.096">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X9Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd2</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.D4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y19.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.861</twRouteDel><twTotDel>1.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.418</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd2</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twDest><twTotPathDel>1.424</twTotPathDel><twClkSkew dest = "0.102" src = "0.096">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd2</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X9Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd2</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y19.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/_n0167</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y19.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/sys_r_wn</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.880</twRouteDel><twTotDel>1.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y24.CLKAWRCLK" clockNet="clk_ref"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y26.CLKBRDCLK" clockNet="clk_ref"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_system_ctrl/u_sdram_pll/clkout2_buf/I0" logResource="u_system_ctrl/u_sdram_pll/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="u_system_ctrl/u_sdram_pll/clk2x"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk0&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>3747</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2173</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.626</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X8Y60.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.187</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>4.777</twTotPathDel><twClkSkew dest = "1.777" src = "2.378">0.601</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X16Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y60.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>3.721</twRouteDel><twTotDel>4.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.335</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>4.629</twTotPathDel><twClkSkew dest = "1.777" src = "2.378">0.601</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X16Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y60.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.720</twSlack><twSrc BELType="FF">u_system_ctrl/delay_done</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>5.178</twTotPathDel><twClkSkew dest = "0.778" src = "0.745">-0.033</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_system_ctrl/delay_done</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_system_ctrl/delay_done</twComp><twBEL>u_system_ctrl/delay_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.616</twDelInfo><twComp>u_system_ctrl/delay_done</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y37.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_100_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y60.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.961</twLogDel><twRouteDel>4.217</twRouteDel><twTotDel>5.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point rd_load (SLICE_X17Y42.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.943</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_sdramtop/module_001/init_state_r_FSM_FFd1</twSrc><twDest BELType="FF">rd_load</twDest><twTotPathDel>3.929</twTotPathDel><twClkSkew dest = "1.681" src = "2.374">0.693</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_sdramtop/module_001/init_state_r_FSM_FFd1</twSrc><twDest BELType='FF'>rd_load</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X17Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/init_state_r_FSM_FFd4</twComp><twBEL>u_sdram_2fifo_top/u_sdramtop/module_001/init_state_r_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">3.126</twDelInfo><twComp>u_sdram_2fifo_top/u_sdramtop/module_001/init_state_r_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>rd_load</twComp><twBEL>i[3]_PWR_1_o_Select_21_o1</twBEL><twBEL>rd_load</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>3.929</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">system_clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X0Y24.ENBRDEN), 3 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.946</twSlack><twSrc BELType="FF">sys_rd</twSrc><twDest BELType="RAM">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>5.010</twTotPathDel><twClkSkew dest = "0.706" src = "0.615">-0.091</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sys_rd</twSrc><twDest BELType='RAM'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y41.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X17Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sys_rd</twComp><twBEL>sys_rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.609</twDelInfo><twComp>sys_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y24.ENBRDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y24.CLKBRDCLK</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>4.062</twRouteDel><twTotDel>5.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.719</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType="RAM">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>3.144</twTotPathDel><twClkSkew dest = "0.339" src = "0.341">0.002</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType='RAM'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y24.ENBRDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y24.CLKBRDCLK</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>2.101</twRouteDel><twTotDel>3.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.860</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>2.997</twTotPathDel><twClkSkew dest = "0.339" src = "0.347">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y61.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y24.ENBRDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y24.CLKBRDCLK</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>2.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clk0&quot; TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X1Y60.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twDest><twTotPathDel>0.779</twTotPathDel><twClkSkew dest = "1.190" src = "0.847">-0.343</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X3Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;8&gt;</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;7&gt;</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;7&gt;_rt</twBEL><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X0Y60.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twTotPathDel>0.992</twTotPathDel><twClkSkew dest = "1.190" src = "0.847">-0.343</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X1Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.753</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.753</twRouteDel><twTotDel>0.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X20Y25.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">ila_filter_debug/U0/I_TQ0.G_TW[59].U_TQ</twSrc><twDest BELType="FF">ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ila_filter_debug/U0/I_TQ0.G_TW[59].U_TQ</twSrc><twDest BELType='FF'>ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y25.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>ila_filter_debug/U0/iTRIG_IN&lt;67&gt;</twComp><twBEL>ila_filter_debug/U0/I_TQ0.G_TW[59].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y25.BI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>ila_filter_debug/U0/iTRIG_IN&lt;59&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y25.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>ila_filter_debug/U0/I_NO_D.U_ILA/iDATA&lt;57&gt;</twComp><twBEL>ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.273</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">system_clk</twDestClk><twPctLog>90.4</twPctLog><twPctRoute>9.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clk0&quot; TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y24.CLKBRDCLK" clockNet="system_clk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X0Y26.CLKAWRCLK" clockNet="system_clk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB" logResource="ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="system_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="16.432" errors="0" errorRollup="0" items="0" itemsRollup="15766"/><twConstRollup name="TS_u_system_ctrl_u_sdram_pll_clk2x" fullName="TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.216" actualRollup="N/A" errors="0" errorRollup="0" items="12019" itemsRollup="0"/><twConstRollup name="TS_u_system_ctrl_u_sdram_pll_clk0" fullName="TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk0&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="11.626" actualRollup="N/A" errors="0" errorRollup="0" items="3747" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="7"><twDest>clk_50m</twDest><twClk2SU><twSrc>clk_50m</twSrc><twRiseRise>8.216</twRiseRise><twFallRise>5.054</twFallRise><twRiseFall>5.057</twRiseFall><twFallFall>4.676</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>15766</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4620</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>11.626</twMinPer><twFootnote number="1" /><twMaxFreq>86.014</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Oct 19 16:49:06 2016 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 247 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
