{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 11:57:34 2012 " "Info: Processing started: Tue Mar 13 11:57:34 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt\[1\] register cnt\[23\] 245.58 MHz 4.072 ns Internal " "Info: Clock \"clk\" has Internal fmax of 245.58 MHz between source register \"cnt\[1\]\" and destination register \"cnt\[23\]\" (period= 4.072 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.811 ns + Longest register register " "Info: + Longest register to register delay is 3.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[1\] 1 REG LCFF_X4_Y5_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y5_N11; Fanout = 3; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[1] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.621 ns) 1.094 ns cnt\[1\]~24 2 COMB LCCOMB_X4_Y5_N10 2 " "Info: 2: + IC(0.473 ns) + CELL(0.621 ns) = 1.094 ns; Loc. = LCCOMB_X4_Y5_N10; Fanout = 2; COMB Node = 'cnt\[1\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { cnt[1] cnt[1]~24 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.180 ns cnt\[2\]~26 3 COMB LCCOMB_X4_Y5_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.180 ns; Loc. = LCCOMB_X4_Y5_N12; Fanout = 2; COMB Node = 'cnt\[2\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[1]~24 cnt[2]~26 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.370 ns cnt\[3\]~28 4 COMB LCCOMB_X4_Y5_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 1.370 ns; Loc. = LCCOMB_X4_Y5_N14; Fanout = 2; COMB Node = 'cnt\[3\]~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[2]~26 cnt[3]~28 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.456 ns cnt\[4\]~30 5 COMB LCCOMB_X4_Y5_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.456 ns; Loc. = LCCOMB_X4_Y5_N16; Fanout = 2; COMB Node = 'cnt\[4\]~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[3]~28 cnt[4]~30 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.542 ns cnt\[5\]~32 6 COMB LCCOMB_X4_Y5_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.542 ns; Loc. = LCCOMB_X4_Y5_N18; Fanout = 2; COMB Node = 'cnt\[5\]~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[4]~30 cnt[5]~32 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.628 ns cnt\[6\]~34 7 COMB LCCOMB_X4_Y5_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.628 ns; Loc. = LCCOMB_X4_Y5_N20; Fanout = 2; COMB Node = 'cnt\[6\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[5]~32 cnt[6]~34 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.714 ns cnt\[7\]~36 8 COMB LCCOMB_X4_Y5_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.714 ns; Loc. = LCCOMB_X4_Y5_N22; Fanout = 2; COMB Node = 'cnt\[7\]~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[6]~34 cnt[7]~36 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.800 ns cnt\[8\]~38 9 COMB LCCOMB_X4_Y5_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.800 ns; Loc. = LCCOMB_X4_Y5_N24; Fanout = 2; COMB Node = 'cnt\[8\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[7]~36 cnt[8]~38 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.886 ns cnt\[9\]~40 10 COMB LCCOMB_X4_Y5_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.886 ns; Loc. = LCCOMB_X4_Y5_N26; Fanout = 2; COMB Node = 'cnt\[9\]~40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[8]~38 cnt[9]~40 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.972 ns cnt\[10\]~42 11 COMB LCCOMB_X4_Y5_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.972 ns; Loc. = LCCOMB_X4_Y5_N28; Fanout = 2; COMB Node = 'cnt\[10\]~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[9]~40 cnt[10]~42 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.147 ns cnt\[11\]~44 12 COMB LCCOMB_X4_Y5_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.175 ns) = 2.147 ns; Loc. = LCCOMB_X4_Y5_N30; Fanout = 2; COMB Node = 'cnt\[11\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { cnt[10]~42 cnt[11]~44 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.233 ns cnt\[12\]~46 13 COMB LCCOMB_X4_Y4_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.233 ns; Loc. = LCCOMB_X4_Y4_N0; Fanout = 2; COMB Node = 'cnt\[12\]~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[11]~44 cnt[12]~46 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.319 ns cnt\[13\]~48 14 COMB LCCOMB_X4_Y4_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.319 ns; Loc. = LCCOMB_X4_Y4_N2; Fanout = 2; COMB Node = 'cnt\[13\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[12]~46 cnt[13]~48 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.405 ns cnt\[14\]~50 15 COMB LCCOMB_X4_Y4_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.405 ns; Loc. = LCCOMB_X4_Y4_N4; Fanout = 2; COMB Node = 'cnt\[14\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[13]~48 cnt[14]~50 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.491 ns cnt\[15\]~52 16 COMB LCCOMB_X4_Y4_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.491 ns; Loc. = LCCOMB_X4_Y4_N6; Fanout = 2; COMB Node = 'cnt\[15\]~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[14]~50 cnt[15]~52 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.577 ns cnt\[16\]~54 17 COMB LCCOMB_X4_Y4_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.577 ns; Loc. = LCCOMB_X4_Y4_N8; Fanout = 2; COMB Node = 'cnt\[16\]~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[15]~52 cnt[16]~54 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.663 ns cnt\[17\]~56 18 COMB LCCOMB_X4_Y4_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.663 ns; Loc. = LCCOMB_X4_Y4_N10; Fanout = 2; COMB Node = 'cnt\[17\]~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[16]~54 cnt[17]~56 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.749 ns cnt\[18\]~58 19 COMB LCCOMB_X4_Y4_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.749 ns; Loc. = LCCOMB_X4_Y4_N12; Fanout = 2; COMB Node = 'cnt\[18\]~58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[17]~56 cnt[18]~58 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.939 ns cnt\[19\]~60 20 COMB LCCOMB_X4_Y4_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.190 ns) = 2.939 ns; Loc. = LCCOMB_X4_Y4_N14; Fanout = 2; COMB Node = 'cnt\[19\]~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { cnt[18]~58 cnt[19]~60 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.025 ns cnt\[20\]~62 21 COMB LCCOMB_X4_Y4_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.025 ns; Loc. = LCCOMB_X4_Y4_N16; Fanout = 2; COMB Node = 'cnt\[20\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[19]~60 cnt[20]~62 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.111 ns cnt\[21\]~64 22 COMB LCCOMB_X4_Y4_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.111 ns; Loc. = LCCOMB_X4_Y4_N18; Fanout = 2; COMB Node = 'cnt\[21\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[20]~62 cnt[21]~64 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.197 ns cnt\[22\]~66 23 COMB LCCOMB_X4_Y4_N20 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.197 ns; Loc. = LCCOMB_X4_Y4_N20; Fanout = 1; COMB Node = 'cnt\[22\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { cnt[21]~64 cnt[22]~66 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.703 ns cnt\[23\]~67 24 COMB LCCOMB_X4_Y4_N22 1 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 3.703 ns; Loc. = LCCOMB_X4_Y4_N22; Fanout = 1; COMB Node = 'cnt\[23\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt[22]~66 cnt[23]~67 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.811 ns cnt\[23\] 25 REG LCFF_X4_Y4_N23 2 " "Info: 25: + IC(0.000 ns) + CELL(0.108 ns) = 3.811 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 2; REG Node = 'cnt\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt[23]~67 cnt[23] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.338 ns ( 87.59 % ) " "Info: Total cell delay = 3.338 ns ( 87.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.473 ns ( 12.41 % ) " "Info: Total interconnect delay = 0.473 ns ( 12.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { cnt[1] cnt[1]~24 cnt[2]~26 cnt[3]~28 cnt[4]~30 cnt[5]~32 cnt[6]~34 cnt[7]~36 cnt[8]~38 cnt[9]~40 cnt[10]~42 cnt[11]~44 cnt[12]~46 cnt[13]~48 cnt[14]~50 cnt[15]~52 cnt[16]~54 cnt[17]~56 cnt[18]~58 cnt[19]~60 cnt[20]~62 cnt[21]~64 cnt[22]~66 cnt[23]~67 cnt[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.811 ns" { cnt[1] {} cnt[1]~24 {} cnt[2]~26 {} cnt[3]~28 {} cnt[4]~30 {} cnt[5]~32 {} cnt[6]~34 {} cnt[7]~36 {} cnt[8]~38 {} cnt[9]~40 {} cnt[10]~42 {} cnt[11]~44 {} cnt[12]~46 {} cnt[13]~48 {} cnt[14]~50 {} cnt[15]~52 {} cnt[16]~54 {} cnt[17]~56 {} cnt[18]~58 {} cnt[19]~60 {} cnt[20]~62 {} cnt[21]~64 {} cnt[22]~66 {} cnt[23]~67 {} cnt[23] {} } { 0.000ns 0.473ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns cnt\[23\] 3 REG LCFF_X4_Y4_N23 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 2; REG Node = 'cnt\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk~clkctrl cnt[23] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl cnt[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[23] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.733 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.666 ns) 2.733 ns cnt\[1\] 3 REG LCFF_X4_Y5_N11 3 " "Info: 3: + IC(0.824 ns) + CELL(0.666 ns) = 2.733 ns; Loc. = LCFF_X4_Y5_N11; Fanout = 3; REG Node = 'cnt\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk~clkctrl cnt[1] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.62 % ) " "Info: Total cell delay = 1.766 ns ( 64.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.967 ns ( 35.38 % ) " "Info: Total interconnect delay = 0.967 ns ( 35.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl cnt[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[23] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { cnt[1] cnt[1]~24 cnt[2]~26 cnt[3]~28 cnt[4]~30 cnt[5]~32 cnt[6]~34 cnt[7]~36 cnt[8]~38 cnt[9]~40 cnt[10]~42 cnt[11]~44 cnt[12]~46 cnt[13]~48 cnt[14]~50 cnt[15]~52 cnt[16]~54 cnt[17]~56 cnt[18]~58 cnt[19]~60 cnt[20]~62 cnt[21]~64 cnt[22]~66 cnt[23]~67 cnt[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.811 ns" { cnt[1] {} cnt[1]~24 {} cnt[2]~26 {} cnt[3]~28 {} cnt[4]~30 {} cnt[5]~32 {} cnt[6]~34 {} cnt[7]~36 {} cnt[8]~38 {} cnt[9]~40 {} cnt[10]~42 {} cnt[11]~44 {} cnt[12]~46 {} cnt[13]~48 {} cnt[14]~50 {} cnt[15]~52 {} cnt[16]~54 {} cnt[17]~56 {} cnt[18]~58 {} cnt[19]~60 {} cnt[20]~62 {} cnt[21]~64 {} cnt[22]~66 {} cnt[23]~67 {} cnt[23] {} } { 0.000ns 0.473ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk clk~clkctrl cnt[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[23] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { clk clk~clkctrl cnt[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { clk {} clk~combout {} clk~clkctrl {} cnt[1] {} } { 0.000ns 0.000ns 0.143ns 0.824ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk c\[0\] state\[0\] 9.462 ns register " "Info: tco from clock \"clk\" to destination pin \"c\[0\]\" through register \"state\[0\]\" is 9.462 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.734 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 2.734 ns state\[0\] 3 REG LCFF_X5_Y5_N27 10 " "Info: 3: + IC(0.825 ns) + CELL(0.666 ns) = 2.734 ns; Loc. = LCFF_X5_Y5_N27; Fanout = 10; REG Node = 'state\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clk~clkctrl state[0] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.59 % ) " "Info: Total cell delay = 1.766 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.968 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clk clk~clkctrl state[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { clk {} clk~combout {} clk~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.143ns 0.825ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.424 ns + Longest register pin " "Info: + Longest register to pin delay is 6.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[0\] 1 REG LCFF_X5_Y5_N27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y5_N27; Fanout = 10; REG Node = 'state\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.616 ns) 1.150 ns Mux8~0 2 COMB LCCOMB_X5_Y5_N18 1 " "Info: 2: + IC(0.534 ns) + CELL(0.616 ns) = 1.150 ns; Loc. = LCCOMB_X5_Y5_N18; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { state[0] Mux8~0 } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(3.236 ns) 6.424 ns c\[0\] 3 PIN PIN_53 0 " "Info: 3: + IC(2.038 ns) + CELL(3.236 ns) = 6.424 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'c\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { Mux8~0 c[0] } "NODE_NAME" } } { "state_machine.vhd" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的VHDL程序/20实验二十：简单状态机数码管显示/state_machine.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.852 ns ( 59.96 % ) " "Info: Total cell delay = 3.852 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 40.04 % ) " "Info: Total interconnect delay = 2.572 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { state[0] Mux8~0 c[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { state[0] {} Mux8~0 {} c[0] {} } { 0.000ns 0.534ns 2.038ns } { 0.000ns 0.616ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { clk clk~clkctrl state[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { clk {} clk~combout {} clk~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.143ns 0.825ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { state[0] Mux8~0 c[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { state[0] {} Mux8~0 {} c[0] {} } { 0.000ns 0.534ns 2.038ns } { 0.000ns 0.616ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 11:57:34 2012 " "Info: Processing ended: Tue Mar 13 11:57:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
