[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TypeParamElab/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<277> s<276> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<50> s<3> l<1:1> el<1:7>
n<stream_arbiter_flushable> u<3> t<StringConst> p<50> s<40> l<1:8> el<1:32>
n<DATA_T> u<4> t<StringConst> p<8> s<7> l<2:25> el<2:31>
n<> u<5> t<IntVec_TypeLogic> p<6> l<2:34> el<2:39>
n<> u<6> t<Data_type> p<7> c<5> l<2:34> el<2:39>
n<> u<7> t<Constant_param_expression> p<8> c<6> l<2:34> el<2:39>
n<> u<8> t<Param_assignment> p<9> c<4> l<2:25> el<2:39>
n<> u<9> t<List_of_param_assignments> p<11> c<8> l<2:25> el<2:39>
n<> u<10> t<Type> p<11> s<9> l<2:15> el<2:19>
n<> u<11> t<Parameter_declaration> p<12> c<10> l<2:5> el<2:39>
n<> u<12> t<Parameter_port_declaration> p<40> c<11> s<27> l<2:5> el<2:39>
n<> u<13> t<IntegerAtomType_Integer> p<14> l<3:15> el<3:22>
n<> u<14> t<Data_type> p<15> c<13> l<3:15> el<3:22>
n<> u<15> t<Data_type_or_implicit> p<26> c<14> s<25> l<3:15> el<3:22>
n<N_INP> u<16> t<StringConst> p<24> s<23> l<3:25> el<3:30>
n<1> u<17> t<IntConst> p<18> l<3:34> el<3:35>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:34> el<3:35>
n<> u<19> t<Constant_primary> p<21> c<18> l<3:34> el<3:35>
n<> u<20> t<Unary_Minus> p<21> s<19> l<3:33> el<3:34>
n<> u<21> t<Constant_expression> p<22> c<20> l<3:33> el<3:35>
n<> u<22> t<Constant_mintypmax_expression> p<23> c<21> l<3:33> el<3:35>
n<> u<23> t<Constant_param_expression> p<24> c<22> l<3:33> el<3:35>
n<> u<24> t<Param_assignment> p<25> c<16> l<3:25> el<3:35>
n<> u<25> t<List_of_param_assignments> p<26> c<24> l<3:25> el<3:35>
n<> u<26> t<Parameter_declaration> p<27> c<15> l<3:5> el<3:35>
n<> u<27> t<Parameter_port_declaration> p<40> c<26> s<39> l<3:5> el<3:35>
n<> u<28> t<Data_type_or_implicit> p<38> s<37> l<4:25> el<4:25>
n<ARBITER> u<29> t<StringConst> p<36> s<35> l<4:25> el<4:32>
n<"rr"> u<30> t<StringLiteral> p<31> l<4:35> el<4:39>
n<> u<31> t<Primary_literal> p<32> c<30> l<4:35> el<4:39>
n<> u<32> t<Constant_primary> p<33> c<31> l<4:35> el<4:39>
n<> u<33> t<Constant_expression> p<34> c<32> l<4:35> el<4:39>
n<> u<34> t<Constant_mintypmax_expression> p<35> c<33> l<4:35> el<4:39>
n<> u<35> t<Constant_param_expression> p<36> c<34> l<4:35> el<4:39>
n<> u<36> t<Param_assignment> p<37> c<29> l<4:25> el<4:39>
n<> u<37> t<List_of_param_assignments> p<38> c<36> l<4:25> el<4:39>
n<> u<38> t<Parameter_declaration> p<39> c<28> l<4:5> el<4:39>
n<> u<39> t<Parameter_port_declaration> p<40> c<38> l<4:5> el<4:39>
n<> u<40> t<Parameter_port_list> p<50> c<12> s<49> l<1:33> el<5:2>
n<> u<41> t<PortDir_Out> p<46> s<45> l<5:4> el<5:10>
n<DATA_T> u<42> t<StringConst> p<43> l<5:11> el<5:17>
n<> u<43> t<Data_type> p<44> c<42> l<5:11> el<5:17>
n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<5:11> el<5:17>
n<> u<45> t<Net_port_type> p<46> c<44> l<5:11> el<5:17>
n<> u<46> t<Net_port_header> p<48> c<41> s<47> l<5:4> el<5:17>
n<oup_data_o> u<47> t<StringConst> p<48> l<5:30> el<5:40>
n<> u<48> t<Ansi_port_declaration> p<49> c<46> l<5:4> el<5:40>
n<> u<49> t<List_of_port_declarations> p<50> c<48> l<5:3> el<5:41>
n<> u<50> t<Module_ansi_header> p<52> c<2> s<51> l<1:1> el<5:42>
n<> u<51> t<Endmodule> p<52> l<7:1> el<7:10>
n<> u<52> t<Module_declaration> p<53> c<50> l<1:1> el<7:10>
n<> u<53> t<Description> p<276> c<52> s<134> l<1:1> el<7:10>
n<module> u<54> t<Module_keyword> p<95> s<55> l<9:1> el<9:7>
n<stream_arbiter> u<55> t<StringConst> p<95> s<92> l<9:8> el<9:22>
n<DATA_T> u<56> t<StringConst> p<60> s<59> l<10:25> el<10:31>
n<> u<57> t<IntVec_TypeLogic> p<58> l<10:34> el<10:39>
n<> u<58> t<Data_type> p<59> c<57> l<10:34> el<10:39>
n<> u<59> t<Constant_param_expression> p<60> c<58> l<10:34> el<10:39>
n<> u<60> t<Param_assignment> p<61> c<56> l<10:25> el<10:39>
n<> u<61> t<List_of_param_assignments> p<63> c<60> l<10:25> el<10:39>
n<> u<62> t<Type> p<63> s<61> l<10:15> el<10:19>
n<> u<63> t<Parameter_declaration> p<64> c<62> l<10:5> el<10:39>
n<> u<64> t<Parameter_port_declaration> p<92> c<63> s<79> l<10:5> el<10:39>
n<> u<65> t<IntegerAtomType_Integer> p<66> l<11:15> el<11:22>
n<> u<66> t<Data_type> p<67> c<65> l<11:15> el<11:22>
n<> u<67> t<Data_type_or_implicit> p<78> c<66> s<77> l<11:15> el<11:22>
n<N_INP> u<68> t<StringConst> p<76> s<75> l<11:25> el<11:30>
n<1> u<69> t<IntConst> p<70> l<11:34> el<11:35>
n<> u<70> t<Primary_literal> p<71> c<69> l<11:34> el<11:35>
n<> u<71> t<Constant_primary> p<73> c<70> l<11:34> el<11:35>
n<> u<72> t<Unary_Minus> p<73> s<71> l<11:33> el<11:34>
n<> u<73> t<Constant_expression> p<74> c<72> l<11:33> el<11:35>
n<> u<74> t<Constant_mintypmax_expression> p<75> c<73> l<11:33> el<11:35>
n<> u<75> t<Constant_param_expression> p<76> c<74> l<11:33> el<11:35>
n<> u<76> t<Param_assignment> p<77> c<68> l<11:25> el<11:35>
n<> u<77> t<List_of_param_assignments> p<78> c<76> l<11:25> el<11:35>
n<> u<78> t<Parameter_declaration> p<79> c<67> l<11:5> el<11:35>
n<> u<79> t<Parameter_port_declaration> p<92> c<78> s<91> l<11:5> el<11:35>
n<> u<80> t<Data_type_or_implicit> p<90> s<89> l<12:25> el<12:25>
n<ARBITER> u<81> t<StringConst> p<88> s<87> l<12:25> el<12:32>
n<"rr"> u<82> t<StringLiteral> p<83> l<12:35> el<12:39>
n<> u<83> t<Primary_literal> p<84> c<82> l<12:35> el<12:39>
n<> u<84> t<Constant_primary> p<85> c<83> l<12:35> el<12:39>
n<> u<85> t<Constant_expression> p<86> c<84> l<12:35> el<12:39>
n<> u<86> t<Constant_mintypmax_expression> p<87> c<85> l<12:35> el<12:39>
n<> u<87> t<Constant_param_expression> p<88> c<86> l<12:35> el<12:39>
n<> u<88> t<Param_assignment> p<89> c<81> l<12:25> el<12:39>
n<> u<89> t<List_of_param_assignments> p<90> c<88> l<12:25> el<12:39>
n<> u<90> t<Parameter_declaration> p<91> c<80> l<12:5> el<12:39>
n<> u<91> t<Parameter_port_declaration> p<92> c<90> l<12:5> el<12:39>
n<> u<92> t<Parameter_port_list> p<95> c<64> s<94> l<9:23> el<12:40>
n<> u<93> t<Port> p<94> l<12:42> el<12:42>
n<> u<94> t<List_of_ports> p<95> c<93> l<12:41> el<12:43>
n<> u<95> t<Module_nonansi_header> p<133> c<54> s<131> l<9:1> el<12:44>
n<stream_arbiter_flushable> u<96> t<StringConst> p<128> s<122> l<14:3> el<14:27>
n<DATA_T> u<97> t<StringConst> p<104> s<103> l<15:6> el<15:12>
n<DATA_T> u<98> t<StringConst> p<99> l<15:16> el<15:22>
n<> u<99> t<Primary_literal> p<100> c<98> l<15:16> el<15:22>
n<> u<100> t<Primary> p<101> c<99> l<15:16> el<15:22>
n<> u<101> t<Expression> p<102> c<100> l<15:16> el<15:22>
n<> u<102> t<Mintypmax_expression> p<103> c<101> l<15:16> el<15:22>
n<> u<103> t<Param_expression> p<104> c<102> l<15:16> el<15:22>
n<> u<104> t<Named_parameter_assignment> p<121> c<97> s<112> l<15:5> el<15:23>
n<N_INP> u<105> t<StringConst> p<112> s<111> l<16:6> el<16:11>
n<N_INP> u<106> t<StringConst> p<107> l<16:16> el<16:21>
n<> u<107> t<Primary_literal> p<108> c<106> l<16:16> el<16:21>
n<> u<108> t<Primary> p<109> c<107> l<16:16> el<16:21>
n<> u<109> t<Expression> p<110> c<108> l<16:16> el<16:21>
n<> u<110> t<Mintypmax_expression> p<111> c<109> l<16:16> el<16:21>
n<> u<111> t<Param_expression> p<112> c<110> l<16:16> el<16:21>
n<> u<112> t<Named_parameter_assignment> p<121> c<105> s<120> l<16:5> el<16:22>
n<ARBITER> u<113> t<StringConst> p<120> s<119> l<17:6> el<17:13>
n<ARBITER> u<114> t<StringConst> p<115> l<17:16> el<17:23>
n<> u<115> t<Primary_literal> p<116> c<114> l<17:16> el<17:23>
n<> u<116> t<Primary> p<117> c<115> l<17:16> el<17:23>
n<> u<117> t<Expression> p<118> c<116> l<17:16> el<17:23>
n<> u<118> t<Mintypmax_expression> p<119> c<117> l<17:16> el<17:23>
n<> u<119> t<Param_expression> p<120> c<118> l<17:16> el<17:23>
n<> u<120> t<Named_parameter_assignment> p<121> c<113> l<17:5> el<17:24>
n<> u<121> t<List_of_parameter_assignments> p<122> c<104> l<15:5> el<17:24>
n<> u<122> t<Parameter_value_assignment> p<128> c<121> s<127> l<14:28> el<18:4>
n<i_arb> u<123> t<StringConst> p<124> l<18:5> el<18:10>
n<> u<124> t<Name_of_instance> p<127> c<123> s<126> l<18:5> el<18:10>
n<> u<125> t<Ordered_port_connection> p<126> l<18:12> el<18:12>
n<> u<126> t<List_of_port_connections> p<127> c<125> l<18:12> el<18:12>
n<> u<127> t<Hierarchical_instance> p<128> c<124> l<18:5> el<18:13>
n<> u<128> t<Module_instantiation> p<129> c<96> l<14:3> el<18:14>
n<> u<129> t<Module_or_generate_item> p<130> c<128> l<14:3> el<18:14>
n<> u<130> t<Non_port_module_item> p<131> c<129> l<14:3> el<18:14>
n<> u<131> t<Module_item> p<133> c<130> s<132> l<14:3> el<18:14>
n<> u<132> t<Endmodule> p<133> l<20:1> el<20:10>
n<> u<133> t<Module_declaration> p<134> c<95> l<9:1> el<20:10>
n<> u<134> t<Description> p<276> c<133> s<275> l<9:1> el<20:10>
n<module> u<135> t<Module_keyword> p<185> s<136> l<22:1> el<22:7>
n<axi_node_arbiter> u<136> t<StringConst> p<185> s<182> l<22:8> el<22:24>
n<> u<137> t<IntegerAtomType_Int> p<139> s<138> l<23:13> el<23:16>
n<> u<138> t<Signing_Unsigned> p<139> l<23:17> el<23:25>
n<> u<139> t<Data_type> p<140> c<137> l<23:13> el<23:25>
n<> u<140> t<Data_type_or_implicit> p<150> c<139> s<149> l<23:13> el<23:25>
n<AUX_WIDTH> u<141> t<StringConst> p<148> s<147> l<23:26> el<23:35>
n<5> u<142> t<IntConst> p<143> l<23:38> el<23:39>
n<> u<143> t<Primary_literal> p<144> c<142> l<23:38> el<23:39>
n<> u<144> t<Constant_primary> p<145> c<143> l<23:38> el<23:39>
n<> u<145> t<Constant_expression> p<146> c<144> l<23:38> el<23:39>
n<> u<146> t<Constant_mintypmax_expression> p<147> c<145> l<23:38> el<23:39>
n<> u<147> t<Constant_param_expression> p<148> c<146> l<23:38> el<23:39>
n<> u<148> t<Param_assignment> p<149> c<141> l<23:26> el<23:39>
n<> u<149> t<List_of_param_assignments> p<150> c<148> l<23:26> el<23:39>
n<> u<150> t<Parameter_declaration> p<151> c<140> l<23:3> el<23:39>
n<> u<151> t<Parameter_port_declaration> p<182> c<150> s<166> l<23:3> el<23:39>
n<> u<152> t<IntegerAtomType_Int> p<154> s<153> l<24:13> el<24:16>
n<> u<153> t<Signing_Unsigned> p<154> l<24:17> el<24:25>
n<> u<154> t<Data_type> p<155> c<152> l<24:13> el<24:25>
n<> u<155> t<Data_type_or_implicit> p<165> c<154> s<164> l<24:13> el<24:25>
n<ID_WIDTH> u<156> t<StringConst> p<163> s<162> l<24:26> el<24:34>
n<5> u<157> t<IntConst> p<158> l<24:37> el<24:38>
n<> u<158> t<Primary_literal> p<159> c<157> l<24:37> el<24:38>
n<> u<159> t<Constant_primary> p<160> c<158> l<24:37> el<24:38>
n<> u<160> t<Constant_expression> p<161> c<159> l<24:37> el<24:38>
n<> u<161> t<Constant_mintypmax_expression> p<162> c<160> l<24:37> el<24:38>
n<> u<162> t<Constant_param_expression> p<163> c<161> l<24:37> el<24:38>
n<> u<163> t<Param_assignment> p<164> c<156> l<24:26> el<24:38>
n<> u<164> t<List_of_param_assignments> p<165> c<163> l<24:26> el<24:38>
n<> u<165> t<Parameter_declaration> p<166> c<155> l<24:3> el<24:38>
n<> u<166> t<Parameter_port_declaration> p<182> c<165> s<181> l<24:3> el<24:38>
n<> u<167> t<IntegerAtomType_Int> p<169> s<168> l<25:13> el<25:16>
n<> u<168> t<Signing_Unsigned> p<169> l<25:17> el<25:25>
n<> u<169> t<Data_type> p<170> c<167> l<25:13> el<25:25>
n<> u<170> t<Data_type_or_implicit> p<180> c<169> s<179> l<25:13> el<25:25>
n<N_MASTER> u<171> t<StringConst> p<178> s<177> l<25:26> el<25:34>
n<10> u<172> t<IntConst> p<173> l<25:37> el<25:39>
n<> u<173> t<Primary_literal> p<174> c<172> l<25:37> el<25:39>
n<> u<174> t<Constant_primary> p<175> c<173> l<25:37> el<25:39>
n<> u<175> t<Constant_expression> p<176> c<174> l<25:37> el<25:39>
n<> u<176> t<Constant_mintypmax_expression> p<177> c<175> l<25:37> el<25:39>
n<> u<177> t<Constant_param_expression> p<178> c<176> l<25:37> el<25:39>
n<> u<178> t<Param_assignment> p<179> c<171> l<25:26> el<25:39>
n<> u<179> t<List_of_param_assignments> p<180> c<178> l<25:26> el<25:39>
n<> u<180> t<Parameter_declaration> p<181> c<170> l<25:3> el<25:39>
n<> u<181> t<Parameter_port_declaration> p<182> c<180> l<25:3> el<25:39>
n<> u<182> t<Parameter_port_list> p<185> c<151> s<184> l<22:25> el<25:40>
n<> u<183> t<Port> p<184> l<25:42> el<25:42>
n<> u<184> t<List_of_ports> p<185> c<183> l<25:41> el<25:43>
n<> u<185> t<Module_nonansi_header> p<274> c<135> s<244> l<22:1> el<25:44>
n<> u<186> t<Struct_keyword> p<187> l<27:11> el<27:17>
n<> u<187> t<Struct_union> p<235> c<186> s<188> l<27:11> el<27:17>
n<> u<188> t<Packed_keyword> p<235> s<211> l<27:18> el<27:24>
n<> u<189> t<IntVec_TypeLogic> p<206> s<205> l<28:5> el<28:10>
n<AUX_WIDTH> u<190> t<StringConst> p<191> l<28:12> el<28:21>
n<> u<191> t<Primary_literal> p<192> c<190> l<28:12> el<28:21>
n<> u<192> t<Constant_primary> p<193> c<191> l<28:12> el<28:21>
n<> u<193> t<Constant_expression> p<199> c<192> s<198> l<28:12> el<28:21>
n<1> u<194> t<IntConst> p<195> l<28:22> el<28:23>
n<> u<195> t<Primary_literal> p<196> c<194> l<28:22> el<28:23>
n<> u<196> t<Constant_primary> p<197> c<195> l<28:22> el<28:23>
n<> u<197> t<Constant_expression> p<199> c<196> l<28:22> el<28:23>
n<> u<198> t<BinOp_Minus> p<199> s<197> l<28:21> el<28:22>
n<> u<199> t<Constant_expression> p<204> c<193> s<203> l<28:12> el<28:23>
n<0> u<200> t<IntConst> p<201> l<28:24> el<28:25>
n<> u<201> t<Primary_literal> p<202> c<200> l<28:24> el<28:25>
n<> u<202> t<Constant_primary> p<203> c<201> l<28:24> el<28:25>
n<> u<203> t<Constant_expression> p<204> c<202> l<28:24> el<28:25>
n<> u<204> t<Constant_range> p<205> c<199> l<28:12> el<28:25>
n<> u<205> t<Packed_dimension> p<206> c<204> l<28:11> el<28:26>
n<> u<206> t<Data_type> p<207> c<189> l<28:5> el<28:26>
n<> u<207> t<Data_type_or_void> p<211> c<206> s<210> l<28:5> el<28:26>
n<aux> u<208> t<StringConst> p<209> l<28:27> el<28:30>
n<> u<209> t<Variable_decl_assignment> p<210> c<208> l<28:27> el<28:30>
n<> u<210> t<List_of_variable_decl_assignments> p<211> c<209> l<28:27> el<28:30>
n<> u<211> t<Struct_union_member> p<235> c<207> s<234> l<28:5> el<28:31>
n<> u<212> t<IntVec_TypeLogic> p<229> s<228> l<29:5> el<29:10>
n<ID_WIDTH> u<213> t<StringConst> p<214> l<29:12> el<29:20>
n<> u<214> t<Primary_literal> p<215> c<213> l<29:12> el<29:20>
n<> u<215> t<Constant_primary> p<216> c<214> l<29:12> el<29:20>
n<> u<216> t<Constant_expression> p<222> c<215> s<221> l<29:12> el<29:20>
n<1> u<217> t<IntConst> p<218> l<29:21> el<29:22>
n<> u<218> t<Primary_literal> p<219> c<217> l<29:21> el<29:22>
n<> u<219> t<Constant_primary> p<220> c<218> l<29:21> el<29:22>
n<> u<220> t<Constant_expression> p<222> c<219> l<29:21> el<29:22>
n<> u<221> t<BinOp_Minus> p<222> s<220> l<29:20> el<29:21>
n<> u<222> t<Constant_expression> p<227> c<216> s<226> l<29:12> el<29:22>
n<0> u<223> t<IntConst> p<224> l<29:23> el<29:24>
n<> u<224> t<Primary_literal> p<225> c<223> l<29:23> el<29:24>
n<> u<225> t<Constant_primary> p<226> c<224> l<29:23> el<29:24>
n<> u<226> t<Constant_expression> p<227> c<225> l<29:23> el<29:24>
n<> u<227> t<Constant_range> p<228> c<222> l<29:12> el<29:24>
n<> u<228> t<Packed_dimension> p<229> c<227> l<29:11> el<29:25>
n<> u<229> t<Data_type> p<230> c<212> l<29:5> el<29:25>
n<> u<230> t<Data_type_or_void> p<234> c<229> s<233> l<29:5> el<29:25>
n<id> u<231> t<StringConst> p<232> l<29:27> el<29:29>
n<> u<232> t<Variable_decl_assignment> p<233> c<231> l<29:27> el<29:29>
n<> u<233> t<List_of_variable_decl_assignments> p<234> c<232> l<29:27> el<29:29>
n<> u<234> t<Struct_union_member> p<235> c<230> l<29:5> el<29:30>
n<> u<235> t<Data_type> p<237> c<187> s<236> l<27:11> el<30:4>
n<axi_meta_t> u<236> t<StringConst> p<237> l<30:5> el<30:15>
n<> u<237> t<Type_declaration> p<238> c<235> l<27:3> el<30:16>
n<> u<238> t<Data_declaration> p<239> c<237> l<27:3> el<30:16>
n<> u<239> t<Package_or_generate_item_declaration> p<240> c<238> l<27:3> el<30:16>
n<> u<240> t<Module_or_generate_item_declaration> p<241> c<239> l<27:3> el<30:16>
n<> u<241> t<Module_common_item> p<242> c<240> l<27:3> el<30:16>
n<> u<242> t<Module_or_generate_item> p<243> c<241> l<27:3> el<30:16>
n<> u<243> t<Non_port_module_item> p<244> c<242> l<27:3> el<30:16>
n<> u<244> t<Module_item> p<274> c<243> s<272> l<27:3> el<30:16>
n<stream_arbiter> u<245> t<StringConst> p<269> s<263> l<32:2> el<32:16>
n<DATA_T> u<246> t<StringConst> p<253> s<252> l<33:6> el<33:12>
n<axi_meta_t> u<247> t<StringConst> p<248> l<33:14> el<33:24>
n<> u<248> t<Primary_literal> p<249> c<247> l<33:14> el<33:24>
n<> u<249> t<Primary> p<250> c<248> l<33:14> el<33:24>
n<> u<250> t<Expression> p<251> c<249> l<33:14> el<33:24>
n<> u<251> t<Mintypmax_expression> p<252> c<250> l<33:14> el<33:24>
n<> u<252> t<Param_expression> p<253> c<251> l<33:14> el<33:24>
n<> u<253> t<Named_parameter_assignment> p<262> c<246> s<261> l<33:5> el<33:25>
n<N_INP> u<254> t<StringConst> p<261> s<260> l<34:6> el<34:11>
n<N_MASTER> u<255> t<StringConst> p<256> l<34:14> el<34:22>
n<> u<256> t<Primary_literal> p<257> c<255> l<34:14> el<34:22>
n<> u<257> t<Primary> p<258> c<256> l<34:14> el<34:22>
n<> u<258> t<Expression> p<259> c<257> l<34:14> el<34:22>
n<> u<259> t<Mintypmax_expression> p<260> c<258> l<34:14> el<34:22>
n<> u<260> t<Param_expression> p<261> c<259> l<34:14> el<34:22>
n<> u<261> t<Named_parameter_assignment> p<262> c<254> l<34:5> el<34:23>
n<> u<262> t<List_of_parameter_assignments> p<263> c<253> l<33:5> el<34:23>
n<> u<263> t<Parameter_value_assignment> p<269> c<262> s<268> l<32:17> el<35:4>
n<i_arb_inp> u<264> t<StringConst> p<265> l<35:5> el<35:14>
n<> u<265> t<Name_of_instance> p<268> c<264> s<267> l<35:5> el<35:14>
n<> u<266> t<Ordered_port_connection> p<267> l<35:17> el<35:17>
n<> u<267> t<List_of_port_connections> p<268> c<266> l<35:17> el<35:17>
n<> u<268> t<Hierarchical_instance> p<269> c<265> l<35:5> el<35:18>
n<> u<269> t<Module_instantiation> p<270> c<245> l<32:2> el<35:19>
n<> u<270> t<Module_or_generate_item> p<271> c<269> l<32:2> el<35:19>
n<> u<271> t<Non_port_module_item> p<272> c<270> l<32:2> el<35:19>
n<> u<272> t<Module_item> p<274> c<271> s<273> l<32:2> el<35:19>
n<> u<273> t<Endmodule> p<274> l<37:1> el<37:10>
n<> u<274> t<Module_declaration> p<275> c<185> l<22:1> el<37:10>
n<> u<275> t<Description> p<276> c<274> l<22:1> el<37:10>
n<> u<276> t<Source_text> p<277> c<53> l<1:1> el<37:10>
n<> u<277> t<Top_level_rule> c<1> l<1:1> el<38:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:1:1: No timescale set for "stream_arbiter_flushable".

[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:9:1: No timescale set for "stream_arbiter".

[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:22:1: No timescale set for "axi_node_arbiter".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:22:1: Compile module "work@axi_node_arbiter".

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:9:1: Compile module "work@stream_arbiter".

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:1:1: Compile module "work@stream_arbiter_flushable".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/TypeParamElab/dut.sv:22:1: Top level module "work@axi_node_arbiter".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              33
design                                                 1
int_typespec                                           6
integer_typespec                                       4
logic_net                                              1
logic_typespec                                         8
module_inst                                           13
operation                                              8
param_assign                                          14
parameter                                             14
port                                                   2
range                                                  6
ref_obj                                               10
string_typespec                                        4
struct_typespec                                        3
struct_var                                             1
type_parameter                                         4
typespec_member                                        6
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              33
design                                                 1
int_typespec                                           6
integer_typespec                                       4
logic_net                                              1
logic_typespec                                         8
module_inst                                           13
operation                                              8
param_assign                                          14
parameter                                             14
port                                                   3
range                                                  6
ref_obj                                               11
string_typespec                                        4
struct_typespec                                        3
struct_var                                             1
type_parameter                                         4
typespec_member                                        6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypeParamElab/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@axi_node_arbiter)
|vpiElaborated:1
|vpiName:work@axi_node_arbiter
|uhdmallModules:
\_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiParent:
  \_design: (work@axi_node_arbiter)
  |vpiFullName:work@axi_node_arbiter
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:23:13, endln:23:25
      |vpiParent:
      \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
    |vpiName:AUX_WIDTH
    |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:24:13, endln:24:25
      |vpiParent:
      \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
    |vpiName:ID_WIDTH
    |vpiFullName:work@axi_node_arbiter.ID_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:25:13, endln:25:25
      |vpiParent:
      \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34
    |vpiName:N_MASTER
    |vpiFullName:work@axi_node_arbiter.N_MASTER
  |vpiParamAssign:
  \_param_assign: , line:23:26, endln:23:39
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_constant: , line:23:38, endln:23:39
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:23:13, endln:23:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
  |vpiParamAssign:
  \_param_assign: , line:24:26, endln:24:38
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_constant: , line:24:37, endln:24:38
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:24:13, endln:24:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:39
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_constant: , line:25:37, endln:25:39
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:25:13, endln:25:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34
  |vpiTypedef:
  \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:axi_meta_t
    |vpiInstance:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (aux), line:28:27, endln:28:30
      |vpiParent:
      \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
      |vpiName:aux
      |vpiTypespec:
      \_logic_typespec: , line:28:5, endln:28:26
        |vpiParent:
        \_typespec_member: (aux), line:28:27, endln:28:30
        |vpiRange:
        \_range: , line:28:11, endln:28:26
          |vpiParent:
          \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
          |vpiLeftRange:
          \_operation: , line:28:12, endln:28:23
            |vpiParent:
            \_range: , line:28:11, endln:28:26
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@axi_node_arbiter.axi_meta_t.AUX_WIDTH), line:28:12, endln:28:21
              |vpiParent:
              \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
              |vpiName:AUX_WIDTH
              |vpiFullName:work@axi_node_arbiter.axi_meta_t.AUX_WIDTH
              |vpiActual:
              \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
            |vpiOperand:
            \_constant: , line:28:22, endln:28:23
              |vpiParent:
              \_operation: , line:28:12, endln:28:23
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:28:24, endln:28:25
            |vpiParent:
            \_range: , line:28:11, endln:28:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
      |vpiRefLineNo:28
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:28
      |vpiRefEndColumnNo:26
    |vpiTypespecMember:
    \_typespec_member: (id), line:29:27, endln:29:29
      |vpiParent:
      \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
      |vpiName:id
      |vpiTypespec:
      \_logic_typespec: , line:29:5, endln:29:25
        |vpiParent:
        \_typespec_member: (id), line:29:27, endln:29:29
        |vpiRange:
        \_range: , line:29:11, endln:29:25
          |vpiParent:
          \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
          |vpiLeftRange:
          \_operation: , line:29:12, endln:29:22
            |vpiParent:
            \_range: , line:29:11, endln:29:25
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@axi_node_arbiter.axi_meta_t.ID_WIDTH), line:29:12, endln:29:20
              |vpiParent:
              \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
              |vpiName:ID_WIDTH
              |vpiFullName:work@axi_node_arbiter.axi_meta_t.ID_WIDTH
              |vpiActual:
              \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
            |vpiOperand:
            \_constant: , line:29:21, endln:29:22
              |vpiParent:
              \_operation: , line:29:12, endln:29:22
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:29:23, endln:29:24
            |vpiParent:
            \_range: , line:29:11, endln:29:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
      |vpiRefLineNo:29
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:29
      |vpiRefEndColumnNo:25
  |vpiDefName:work@axi_node_arbiter
|uhdmallModules:
\_module_inst: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
  |vpiParent:
  \_design: (work@axi_node_arbiter)
  |vpiFullName:work@stream_arbiter
  |vpiParameter:
  \_type_parameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
    |vpiParent:
    \_module_inst: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter.DATA_T
    |vpiTypespec:
    \_logic_typespec: , line:10:34, endln:10:39
      |vpiParent:
      \_type_parameter: (work@stream_arbiter.DATA_T), line:10:25, endln:10:31
  |vpiParameter:
  \_parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:30
    |vpiParent:
    \_module_inst: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiTypespec:
    \_integer_typespec: , line:11:15, endln:11:22
      |vpiParent:
      \_parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter.N_INP
  |vpiParameter:
  \_parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:32
    |vpiParent:
    \_module_inst: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |STRING:rr
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter.ARBITER
  |vpiParamAssign:
  \_param_assign: , line:11:25, endln:11:35
    |vpiParent:
    \_module_inst: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiRhs:
    \_operation: , line:11:33, endln:11:35
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:11:34, endln:11:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@stream_arbiter.N_INP), line:11:25, endln:11:30
  |vpiParamAssign:
  \_param_assign: , line:12:25, endln:12:39
    |vpiParent:
    \_module_inst: work@stream_arbiter (work@stream_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:9:1, endln:20:10
    |vpiRhs:
    \_constant: , line:12:35, endln:12:39
      |vpiDecompile:"rr"
      |vpiSize:16
      |STRING:rr
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@stream_arbiter.ARBITER), line:12:25, endln:12:32
  |vpiDefName:work@stream_arbiter
|uhdmallModules:
\_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@axi_node_arbiter)
  |vpiFullName:work@stream_arbiter_flushable
  |vpiParameter:
  \_type_parameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
    |vpiParent:
    \_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:DATA_T
    |vpiFullName:work@stream_arbiter_flushable.DATA_T
    |vpiTypespec:
    \_logic_typespec: , line:2:34, endln:2:39
      |vpiParent:
      \_type_parameter: (work@stream_arbiter_flushable.DATA_T), line:2:25, endln:2:31
  |vpiParameter:
  \_parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:30
    |vpiParent:
    \_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_integer_typespec: , line:3:15, endln:3:22
      |vpiParent:
      \_parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:N_INP
    |vpiFullName:work@stream_arbiter_flushable.N_INP
  |vpiParameter:
  \_parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:32
    |vpiParent:
    \_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |STRING:rr
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:ARBITER
    |vpiFullName:work@stream_arbiter_flushable.ARBITER
  |vpiParamAssign:
  \_param_assign: , line:3:25, endln:3:35
    |vpiParent:
    \_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_operation: , line:3:33, endln:3:35
      |vpiOpType:1
      |vpiOperand:
      \_constant: , line:3:34, endln:3:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@stream_arbiter_flushable.N_INP), line:3:25, endln:3:30
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:39
    |vpiParent:
    \_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_constant: , line:4:35, endln:4:39
      |vpiDecompile:"rr"
      |vpiSize:16
      |STRING:rr
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@stream_arbiter_flushable.ARBITER), line:4:25, endln:4:32
  |vpiDefName:work@stream_arbiter_flushable
  |vpiNet:
  \_logic_net: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
    |vpiParent:
    \_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:oup_data_o
    |vpiFullName:work@stream_arbiter_flushable.oup_data_o
  |vpiPort:
  \_port: (oup_data_o), line:5:30, endln:5:40
    |vpiParent:
    \_module_inst: work@stream_arbiter_flushable (work@stream_arbiter_flushable), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:1:1, endln:7:10
    |vpiName:oup_data_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@stream_arbiter_flushable.oup_data_o), line:5:30, endln:5:40
    |vpiTypedef:
    \_logic_typespec: , line:2:34, endln:2:39
|uhdmtopModules:
\_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
  |vpiName:work@axi_node_arbiter
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:23:13, endln:23:25
      |vpiParent:
      \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
    |vpiName:AUX_WIDTH
    |vpiFullName:work@axi_node_arbiter.AUX_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:5
    |vpiTypespec:
    \_int_typespec: , line:24:13, endln:24:25
      |vpiParent:
      \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
    |vpiName:ID_WIDTH
    |vpiFullName:work@axi_node_arbiter.ID_WIDTH
  |vpiParameter:
  \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |UINT:10
    |vpiTypespec:
    \_int_typespec: , line:25:13, endln:25:25
      |vpiParent:
      \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34
    |vpiName:N_MASTER
    |vpiFullName:work@axi_node_arbiter.N_MASTER
  |vpiParamAssign:
  \_param_assign: , line:23:26, endln:23:39
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_constant: , line:23:38, endln:23:39
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:23:13, endln:23:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
  |vpiParamAssign:
  \_param_assign: , line:24:26, endln:24:38
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_constant: , line:24:37, endln:24:38
      |vpiDecompile:5
      |vpiSize:32
      |UINT:5
      |vpiTypespec:
      \_int_typespec: , line:24:13, endln:24:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:39
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiRhs:
    \_constant: , line:25:37, endln:25:39
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: , line:25:13, endln:25:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_node_arbiter.N_MASTER), line:25:26, endln:25:34
  |vpiTypedef:
  \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
  |vpiDefName:work@axi_node_arbiter
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
    |vpiParent:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiName:i_arb_inp
    |vpiFullName:work@axi_node_arbiter.i_arb_inp
    |vpiParameter:
    \_type_parameter: (work@axi_node_arbiter.i_arb_inp.DATA_T)
      |vpiParent:
      \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
      |vpiName:DATA_T
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.DATA_T
      |vpiTypespec:
      \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
        |vpiParent:
        \_type_parameter: (work@axi_node_arbiter.i_arb_inp.DATA_T)
        |vpiName:axi_meta_t
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (aux), line:28:27, endln:28:30
          |vpiParent:
          \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
          |vpiName:aux
          |vpiTypespec:
          \_logic_typespec: , line:28:5, endln:28:26
            |vpiParent:
            \_typespec_member: (aux), line:28:27, endln:28:30
            |vpiRange:
            \_range: , line:28:11, endln:28:26
              |vpiParent:
              \_logic_typespec: , line:28:5, endln:28:26
              |vpiLeftRange:
              \_operation: , line:28:12, endln:28:23
                |vpiParent:
                \_range: , line:28:11, endln:28:26
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.aux.AUX_WIDTH), line:28:12, endln:28:21
                  |vpiParent:
                  \_operation: , line:28:12, endln:28:23
                  |vpiName:AUX_WIDTH
                  |vpiFullName:work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.aux.AUX_WIDTH
                  |vpiActual:
                  \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
                |vpiOperand:
                \_constant: , line:28:22, endln:28:23
                  |vpiParent:
                  \_operation: , line:28:12, endln:28:23
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:28:24, endln:28:25
                |vpiParent:
                \_range: , line:28:11, endln:28:26
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiRefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
          |vpiRefLineNo:28
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:28
          |vpiRefEndColumnNo:26
        |vpiTypespecMember:
        \_typespec_member: (id), line:29:27, endln:29:29
          |vpiParent:
          \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
          |vpiName:id
          |vpiTypespec:
          \_logic_typespec: , line:29:5, endln:29:25
            |vpiParent:
            \_typespec_member: (id), line:29:27, endln:29:29
            |vpiRange:
            \_range: , line:29:11, endln:29:25
              |vpiParent:
              \_logic_typespec: , line:29:5, endln:29:25
              |vpiLeftRange:
              \_operation: , line:29:12, endln:29:22
                |vpiParent:
                \_range: , line:29:11, endln:29:25
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.id.ID_WIDTH), line:29:12, endln:29:20
                  |vpiParent:
                  \_operation: , line:29:12, endln:29:22
                  |vpiName:ID_WIDTH
                  |vpiFullName:work@axi_node_arbiter.i_arb_inp.DATA_T.axi_meta_t.id.ID_WIDTH
                  |vpiActual:
                  \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
                |vpiOperand:
                \_constant: , line:29:21, endln:29:22
                  |vpiParent:
                  \_operation: , line:29:12, endln:29:22
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:29:23, endln:29:24
                |vpiParent:
                \_range: , line:29:11, endln:29:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiRefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
          |vpiRefLineNo:29
          |vpiRefColumnNo:5
          |vpiRefEndLineNo:29
          |vpiRefEndColumnNo:25
    |vpiParameter:
    \_parameter: (work@axi_node_arbiter.i_arb_inp.N_INP), line:11:25, endln:11:30
      |vpiParent:
      \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
      |vpiTypespec:
      \_integer_typespec: , line:11:15, endln:11:22
        |vpiParent:
        \_parameter: (work@axi_node_arbiter.i_arb_inp.N_INP), line:11:25, endln:11:30
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:N_INP
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.N_INP
    |vpiParameter:
    \_parameter: (work@axi_node_arbiter.i_arb_inp.ARBITER), line:12:25, endln:12:32
      |vpiParent:
      \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
      |STRING:rr
      |vpiTypespec:
      \_string_typespec: 
        |vpiParent:
        \_parameter: (work@axi_node_arbiter.i_arb_inp.ARBITER), line:12:25, endln:12:32
      |vpiName:ARBITER
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.ARBITER
    |vpiParamAssign:
    \_param_assign: , line:11:25, endln:11:35
      |vpiParent:
      \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:11:33, endln:11:35
        |vpiDecompile:10
        |vpiSize:32
        |UINT:10
        |vpiTypespec:
        \_integer_typespec: , line:11:15, endln:11:22
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.N_INP), line:11:25, endln:11:30
    |vpiParamAssign:
    \_param_assign: , line:12:25, endln:12:39
      |vpiParent:
      \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
      |vpiRhs:
      \_constant: , line:12:35, endln:12:39
        |vpiDecompile:rr
        |vpiSize:16
        |STRING:rr
        |vpiTypespec:
        \_string_typespec: 
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.ARBITER), line:12:25, endln:12:32
    |vpiDefName:work@stream_arbiter
    |vpiDefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
    |vpiDefLineNo:9
    |vpiInstance:
    \_module_inst: work@axi_node_arbiter (work@axi_node_arbiter), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:22:1, endln:37:10
    |vpiModule:
    \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
      |vpiParent:
      \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
      |vpiName:i_arb
      |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb
      |vpiVariables:
      \_struct_var: (work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o), line:5:30, endln:5:40
        |vpiParent:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
        |vpiTypespec:
        \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
          |vpiParent:
          \_type_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T)
          |vpiName:axi_meta_t
          |vpiPacked:1
          |vpiTypespecMember:
          \_typespec_member: (aux), line:28:27, endln:28:30
            |vpiParent:
            \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
            |vpiName:aux
            |vpiTypespec:
            \_logic_typespec: , line:28:5, endln:28:26
              |vpiParent:
              \_typespec_member: (aux), line:28:27, endln:28:30
              |vpiRange:
              \_range: , line:28:11, endln:28:26
                |vpiParent:
                \_logic_typespec: , line:28:5, endln:28:26
                |vpiLeftRange:
                \_operation: , line:28:12, endln:28:23
                  |vpiParent:
                  \_range: , line:28:11, endln:28:26
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.aux.AUX_WIDTH), line:28:12, endln:28:21
                    |vpiParent:
                    \_operation: , line:28:12, endln:28:23
                    |vpiName:AUX_WIDTH
                    |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.aux.AUX_WIDTH
                    |vpiActual:
                    \_parameter: (work@axi_node_arbiter.AUX_WIDTH), line:23:26, endln:23:35
                  |vpiOperand:
                  \_constant: , line:28:22, endln:28:23
                    |vpiParent:
                    \_operation: , line:28:12, endln:28:23
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:28:24, endln:28:25
                  |vpiParent:
                  \_range: , line:28:11, endln:28:26
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiRefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
            |vpiRefLineNo:28
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:28
            |vpiRefEndColumnNo:26
          |vpiTypespecMember:
          \_typespec_member: (id), line:29:27, endln:29:29
            |vpiParent:
            \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
            |vpiName:id
            |vpiTypespec:
            \_logic_typespec: , line:29:5, endln:29:25
              |vpiParent:
              \_typespec_member: (id), line:29:27, endln:29:29
              |vpiRange:
              \_range: , line:29:11, endln:29:25
                |vpiParent:
                \_logic_typespec: , line:29:5, endln:29:25
                |vpiLeftRange:
                \_operation: , line:29:12, endln:29:22
                  |vpiParent:
                  \_range: , line:29:11, endln:29:25
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.id.ID_WIDTH), line:29:12, endln:29:20
                    |vpiParent:
                    \_operation: , line:29:12, endln:29:22
                    |vpiName:ID_WIDTH
                    |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T.axi_meta_t.id.ID_WIDTH
                    |vpiActual:
                    \_parameter: (work@axi_node_arbiter.ID_WIDTH), line:24:26, endln:24:34
                  |vpiOperand:
                  \_constant: , line:29:21, endln:29:22
                    |vpiParent:
                    \_operation: , line:29:12, endln:29:22
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:29:23, endln:29:24
                  |vpiParent:
                  \_range: , line:29:11, endln:29:25
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiRefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
            |vpiRefLineNo:29
            |vpiRefColumnNo:5
            |vpiRefEndLineNo:29
            |vpiRefEndColumnNo:25
        |vpiName:oup_data_o
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o
        |vpiVisibility:1
      |vpiParameter:
      \_type_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T)
        |vpiParent:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
        |vpiName:DATA_T
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.DATA_T
        |vpiTypespec:
        \_struct_typespec: (axi_meta_t), line:27:11, endln:27:17
      |vpiParameter:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.N_INP), line:3:25, endln:3:30
        |vpiParent:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
        |vpiTypespec:
        \_integer_typespec: , line:3:15, endln:3:22
          |vpiParent:
          \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.N_INP), line:3:25, endln:3:30
          |vpiSigned:1
        |vpiSigned:1
        |vpiName:N_INP
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.N_INP
      |vpiParameter:
      \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.ARBITER), line:4:25, endln:4:32
        |vpiParent:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
        |STRING:rr
        |vpiTypespec:
        \_string_typespec: 
          |vpiParent:
          \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.ARBITER), line:4:25, endln:4:32
        |vpiName:ARBITER
        |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.ARBITER
      |vpiParamAssign:
      \_param_assign: , line:3:25, endln:3:35
        |vpiParent:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:3:33, endln:3:35
          |vpiDecompile:10
          |vpiSize:32
          |UINT:10
          |vpiTypespec:
          \_integer_typespec: , line:3:15, endln:3:22
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.N_INP), line:3:25, endln:3:30
      |vpiParamAssign:
      \_param_assign: , line:4:25, endln:4:39
        |vpiParent:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:4:35, endln:4:39
          |vpiDecompile:rr
          |vpiSize:16
          |STRING:rr
          |vpiTypespec:
          \_string_typespec: 
          |vpiConstType:6
        |vpiLhs:
        \_parameter: (work@axi_node_arbiter.i_arb_inp.i_arb.ARBITER), line:4:25, endln:4:32
      |vpiDefName:work@stream_arbiter_flushable
      |vpiDefFile:${SURELOG_DIR}/tests/TypeParamElab/dut.sv
      |vpiDefLineNo:1
      |vpiInstance:
      \_module_inst: work@stream_arbiter (work@axi_node_arbiter.i_arb_inp), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:32:2, endln:35:19
      |vpiPort:
      \_port: (oup_data_o), line:5:30, endln:5:40
        |vpiParent:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
        |vpiName:oup_data_o
        |vpiDirection:2
        |vpiLowConn:
        \_ref_obj: (work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o), line:5:30, endln:5:40
          |vpiParent:
          \_port: (oup_data_o), line:5:30, endln:5:40
          |vpiName:oup_data_o
          |vpiFullName:work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o
          |vpiActual:
          \_struct_var: (work@axi_node_arbiter.i_arb_inp.i_arb.oup_data_o), line:5:30, endln:5:40
        |vpiTypedef:
        \_logic_typespec: , line:2:34, endln:2:39
        |vpiInstance:
        \_module_inst: work@stream_arbiter_flushable (work@axi_node_arbiter.i_arb_inp.i_arb), file:${SURELOG_DIR}/tests/TypeParamElab/dut.sv, line:14:3, endln:18:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TypeParamElab/dut.sv | ${SURELOG_DIR}/build/regression/TypeParamElab/roundtrip/dut_000.sv | 21 | 37 |