<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: OutputSERDES.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('OutputSERDES_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">OutputSERDES.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">-------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">-- File: OutputSERDES.vhd</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">-- Author: Elod Gyorgy, Mihaita Nagy</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">-- Original Project: HDMI output on 7-series Xilinx FPGA</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">-- Date: 28 October 2014</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">-------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">-- (c) 2014 Copyright Digilent Incorporated</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">-- All Rights Reserved</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">-- </span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">-- This program is free software; distributed under the terms of BSD 3-clause </span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">-- license (&quot;Revised BSD License&quot;, &quot;New BSD License&quot;, or &quot;Modified BSD License&quot;)</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">-- Redistribution and use in source and binary forms, with or without modification,</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">-- are permitted provided that the following conditions are met:</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">-- 1. Redistributions of source code must retain the above copyright notice, this</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">--    list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">-- 2. Redistributions in binary form must reproduce the above copyright notice,</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">--    this list of conditions and the following disclaimer in the documentation</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">--    and/or other materials provided with the distribution.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">-- 3. Neither the name(s) of the above-listed copyright holder(s) nor the names</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">--    of its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">--    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">-- THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-- AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE </span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">-- IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE </span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">-- ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE </span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">-- FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL </span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-- DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR </span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">-- SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER </span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">-- CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, </span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">-- OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">-- OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">-------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">-- Purpose:</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">-- This module instantiates the Xilinx 7-series primitives necessary for</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">-- serializing the TMDS data stream. </span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">--  </span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">-------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_1164.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">-- Uncomment the following library declaration if using</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">-- arithmetic functions with Signed or Unsigned values</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">--use IEEE.NUMERIC_STD.ALL;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">-- Uncomment the following library declaration if instantiating</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">-- any Xilinx leaf cells in this code.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">UNISIM</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="vhdlkeyword">use </span>UNISIM.VComponents.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classOutputSERDES.html">   59</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classOutputSERDES.html">OutputSERDES</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;   <span class="keywordflow">Generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <span class="vhdlchar">kParallelWidth</span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span>;<span class="comment"> -- number of parallel bits</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;   <span class="keywordflow">Port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      <span class="vhdlchar">PixelClk</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">STD_LOGIC</span>;<span class="comment">   --TMDS clock x1 (CLKDIV)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <span class="vhdlchar">SerialClk</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">STD_LOGIC</span>;<span class="comment">  --TMDS clock x5 (CLK)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">      --Encoded serial data</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="vhdlchar">sDataOut_p</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">STD_LOGIC</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <span class="vhdlchar">sDataOut_n</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">STD_LOGIC</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">      --Encoded parallel data (raw)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="vhdlchar">pDataOut</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">STD_LOGIC_VECTOR</span> <span class="vhdlchar">(</span><span class="vhdlchar">kParallelWidth</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="vhdlchar">aRst</span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">STD_LOGIC</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classOutputSERDES.html">OutputSERDES</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classOutputSERDES_1_1Behavioral.html">   76</a></span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classOutputSERDES_1_1Behavioral.html">Behavioral</a> <span class="keywordflow">of</span> <a class="code" href="classOutputSERDES.html">OutputSERDES</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">sDataOut</span><span class="vhdlchar">,</span> <span class="vhdlchar">ocascade1</span><span class="vhdlchar">,</span> <span class="vhdlchar">ocascade2</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keywordflow">signal</span> <span class="vhdlchar">pDataOut_q</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">13</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">-- Differential output buffer for TMDS I/O standard </span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;OutputBuffer: OBUFDS</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;   <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      IOSTANDARD =&gt; <span class="keyword">&quot;TMDS_33&quot;</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;   <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      O          =&gt; sDataOut_p,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      OB         =&gt; sDataOut_n,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      I          =&gt; sDataOut<span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">-- Serializer, 10:1 (5:1 DDR), master-slave cascaded</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;SerializerMaster: OSERDESE2</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;   <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      DATA_RATE_OQ      =&gt; <span class="keyword">&quot;DDR&quot;</span>,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      DATA_RATE_TQ      =&gt; <span class="keyword">&quot;SDR&quot;</span>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      DATA_WIDTH        =&gt; kParallelWidth,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      TRISTATE_WIDTH    =&gt; <span class="vhdllogic">1</span>,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      TBYTE_CTL         =&gt; <span class="keyword">&quot;FALSE&quot;</span>, </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      TBYTE_SRC         =&gt; <span class="keyword">&quot;FALSE&quot;</span>,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      SERDES_MODE       =&gt; <span class="keyword">&quot;MASTER&quot;</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;   <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      OFB               =&gt; <span class="keywordflow">open</span>,<span class="comment">             -- 1-bit output: Feedback path for data</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      OQ                =&gt; sDataOut,<span class="comment">               -- 1-bit output: Data path output</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">      -- SHIFTOUT1 / SHIFTOUT2: 1-bit (each) output: Data output expansion (1-bit each)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      SHIFTOUT1         =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      SHIFTOUT2         =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      TBYTEOUT          =&gt; <span class="keywordflow">open</span>,<span class="comment">   -- 1-bit output: Byte group tristate</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      TFB               =&gt; <span class="keywordflow">open</span>,<span class="comment">      -- 1-bit output: 3-state control</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      TQ                =&gt; <span class="keywordflow">open</span>,<span class="comment">      -- 1-bit output: 3-state control</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      CLK               =&gt; SerialClk,<span class="comment"> -- 1-bit input: High speed clock</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      CLKDIV            =&gt; PixelClk,<span class="comment">  -- 1-bit input: Divided clock</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">      -- D1 - D8: 1-bit (each) input: Parallel data inputs (1-bit each)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      D1                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">13</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      D2                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">12</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      D3                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">11</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      D4                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">10</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      D5                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">9</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      D6                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">8</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      D7                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">7</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      D8                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">6</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;      OCE               =&gt; &#39;1&#39;,<span class="comment">             -- 1-bit input: Output data clock enable</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      RST               =&gt; aRst,<span class="comment">             -- 1-bit input: Reset</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">      -- SHIFTIN1 / SHIFTIN2: 1-bit (each) input: Data input expansion (1-bit each)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      SHIFTIN1          =&gt; ocascade1,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      SHIFTIN2          =&gt; ocascade2,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">      -- T1 - T4: 1-bit (each) input: Parallel 3-state inputs</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      T1                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      T2                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      T3                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      T4                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      TBYTEIN           =&gt; &#39;0&#39;,<span class="comment">     -- 1-bit input: Byte group tristate</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      TCE               =&gt; &#39;0&#39;              <span class="comment">-- 1-bit input: 3-state clock enable</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="vhdlchar">)</span>;   </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;   </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;SerializerSlave: OSERDESE2</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;   <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      DATA_RATE_OQ      =&gt; <span class="keyword">&quot;DDR&quot;</span>,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      DATA_RATE_TQ      =&gt; <span class="keyword">&quot;SDR&quot;</span>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      DATA_WIDTH        =&gt; kParallelWidth,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      TRISTATE_WIDTH    =&gt; <span class="vhdllogic">1</span>,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      TBYTE_CTL         =&gt; <span class="keyword">&quot;FALSE&quot;</span>, </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      TBYTE_SRC         =&gt; <span class="keyword">&quot;FALSE&quot;</span>,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      SERDES_MODE       =&gt; <span class="keyword">&quot;SLAVE&quot;</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;   <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      OFB               =&gt; <span class="keywordflow">open</span>,<span class="comment">             -- 1-bit output: Feedback path for data</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      OQ                =&gt; <span class="keywordflow">open</span>,<span class="comment">               -- 1-bit output: Data path output</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">      -- SHIFTOUT1 / SHIFTOUT2: 1-bit (each) output: Data output expansion (1-bit each)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      SHIFTOUT1         =&gt; ocascade1,</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      SHIFTOUT2         =&gt; ocascade2,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      TBYTEOUT          =&gt; <span class="keywordflow">open</span>,<span class="comment">   -- 1-bit output: Byte group tristate</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      TFB               =&gt; <span class="keywordflow">open</span>,<span class="comment">             -- 1-bit output: 3-state control</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      TQ                =&gt; <span class="keywordflow">open</span>,<span class="comment">               -- 1-bit output: 3-state control</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      CLK               =&gt; SerialClk,<span class="comment">             -- 1-bit input: High speed clock</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      CLKDIV            =&gt; PixelClk,<span class="comment">       -- 1-bit input: Divided clock</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">      -- D1 - D8: 1-bit (each) input: Parallel data inputs (1-bit each)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      D1                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      D2                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      D3                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">5</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      D4                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      D5                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      D6                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      D7                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      D8                =&gt; pDataOut_q<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      OCE               =&gt; &#39;1&#39;,<span class="comment">             -- 1-bit input: Output data clock enable</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      RST               =&gt; aRst,<span class="comment">             -- 1-bit input: Reset</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">      -- SHIFTIN1 / SHIFTIN2: 1-bit (each) input: Data input expansion (1-bit each)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      SHIFTIN1          =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      SHIFTIN2          =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">      -- T1 - T4: 1-bit (each) input: Parallel 3-state inputs</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      T1                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      T2                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      T3                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      T4                =&gt; &#39;0&#39;,</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      TBYTEIN           =&gt; &#39;0&#39;,<span class="comment">     -- 1-bit input: Byte group tristate</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      TCE               =&gt; &#39;0&#39;              <span class="comment">-- 1-bit input: 3-state clock enable</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="vhdlchar">)</span>;      </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">------------------------------------------------------------- </span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">-- Concatenate the serdes inputs together. Keep the timesliced</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">-- bits together, and placing the earliest bits on the right</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">-- ie, if data comes in 0, 1, 2, 3, 4, 5, 6, 7, ...</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">-- the output will be 3210, 7654, ...</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">-------------------------------------------------------------   </span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="vhdlchar">SliceOSERDES_q</span><span class="vhdlchar">:</span> <span class="keywordflow">for</span> <span class="vhdlchar">slice_count</span> <span class="keywordflow">in</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">kParallelWidth</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">generate</span> <span class="keywordflow">begin</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">   --DVI sends least significant bit first </span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">   --OSERDESE2 sends D1 bit first</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;   <span class="vhdlchar">pDataOut_q</span><span class="vhdlchar">(</span><span class="vhdllogic">14-</span><span class="vhdlchar">slice_count</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">pDataOut</span><span class="vhdlchar">(</span><span class="vhdlchar">slice_count</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">SliceOSERDES_q</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordflow">end</span> Behavioral;</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="aclassOutputSERDES_html"><div class="ttname"><a href="classOutputSERDES.html">OutputSERDES</a></div><div class="ttdef"><b>Definition:</b> <a href="OutputSERDES_8vhd_source.html#l00059">OutputSERDES.vhd:59</a></div></div>
<div class="ttc" id="aclassOutputSERDES_1_1Behavioral_html"><div class="ttname"><a href="classOutputSERDES_1_1Behavioral.html">OutputSERDES.Behavioral</a></div><div class="ttdef"><b>Definition:</b> <a href="OutputSERDES_8vhd_source.html#l00076">OutputSERDES.vhd:76</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2d68753354110d9e71de741aab6f04b0.html">ipcores</a></li><li class="navelem"><a class="el" href="dir_3ce9d2113130ff4982e76f8a08d7df59.html">VEARS</a></li><li class="navelem"><a class="el" href="dir_5699b1ba3209ccd078cb645b6c636c9e.html">hw</a></li><li class="navelem"><a class="el" href="dir_a3f30aa677946049fb0927143af0a0bc.html">hdl</a></li><li class="navelem"><a class="el" href="dir_904224d866742374c32cbd00e5eb5aa6.html">vhdl</a></li><li class="navelem"><a class="el" href="dir_5cefa5297636ab5deb9bc948c5a4903c.html">3rdparty</a></li><li class="navelem"><a class="el" href="dir_48f61c6be9552a390ffc7a9070ac90a0.html">digilent</a></li><li class="navelem"><b>OutputSERDES.vhd</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
