// Seed: 4176578465
module module_0;
  tri id_1 = id_1 != id_1;
  module_2(
      id_1, id_1, id_1
  );
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1#(1),
    input  logic id_2
);
  reg id_4 = id_4;
  always begin
    id_4 <= id_2;
    if (id_1) if (1) id_0 = id_2;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_4;
  tri  id_5;
  assign id_5 = 1;
  wire id_6;
endmodule
