Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  8 21:38:30 2019
| Host         : LAPTOP-HDF0IU27 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file _7Seg_Driver_Choice_control_sets_placed.rpt
| Design       : _7Seg_Driver_Choice
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+-------------------------------------+------------------+----------------+
|            Clock Signal           | Enable Signal |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+-------------------------------------+------------------+----------------+
|  nolabel_line123/S_reg[1]_i_2_n_0 |               | nolabel_line123/_inferred__0/i__n_0 |                1 |              1 |
|  LED_OBUF_BUFG[3]                 |               | nolabel_line123/S_reg[7]_i_2_n_0    |                1 |              1 |
|  nolabel_line123/S_reg[6]_i_2_n_0 |               | nolabel_line123/S_reg[6]_i_3_n_0    |                1 |              2 |
|  nolabel_line123/S_reg[5]_i_2_n_0 |               | nolabel_line123/S_reg[5]_i_3_n_0    |                1 |              4 |
+-----------------------------------+---------------+-------------------------------------+------------------+----------------+


