Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jan 16 16:10:51 2024
| Host         : DESKTOP-GGQOMU5 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_4ADC_timing_summary_routed.rpt -pb red_pitaya_top_4ADC_timing_summary_routed.pb -rpx red_pitaya_top_4ADC_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top_4ADC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (51)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_hk/daisy_mode_o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.169        0.000                      0                25458        0.030        0.000                      0                25458        0.264        0.000                       0                  9354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
adc_clk_01       {0.000 4.000}        8.000           125.000         
  clk_fb         {0.000 4.000}        8.000           125.000         
  pll_adc_10mhz  {0.000 50.000}       100.000         10.000          
  pll_adc_clk_0  {0.000 4.000}        8.000           125.000         
  pll_ser_clk    {0.000 2.000}        4.000           250.000         
adc_clk_23       {0.000 4.000}        8.000           125.000         
  clk_fb_1       {0.000 4.000}        8.000           125.000         
  pll_adc_clk_1  {0.000 4.000}        8.000           125.000         
clk_fpga_0       {0.000 4.000}        8.000           125.000         
clk_fpga_1       {0.000 2.000}        4.000           250.000         
clk_fpga_2       {0.000 10.000}       20.000          50.000          
clk_fpga_3       {0.000 2.500}        5.000           200.000         
rx_clk           {0.000 2.000}        4.000           250.000         
  par_clk        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_01                                                                                                                                                         2.000        0.000                       0                    16  
  clk_fb                                                                                                                                                           6.751        0.000                       0                     2  
  pll_adc_10mhz       97.661        0.000                      0                   14        0.254        0.000                      0                   14       49.500        0.000                       0                    17  
  pll_adc_clk_0        0.169        0.000                      0                22617        0.030        0.000                      0                22617        2.750        0.000                       0                  7887  
  pll_ser_clk                                                                                                                                                      1.845        0.000                       0                     4  
adc_clk_23                                                                                                                                                         2.000        0.000                       0                    16  
  clk_fb_1                                                                                                                                                         6.751        0.000                       0                     2  
  pll_adc_clk_1                                                                                                                                                    5.845        0.000                       0                    16  
clk_fpga_0             3.094        0.000                      0                  263        0.057        0.000                      0                  263        3.500        0.000                       0                   154  
clk_fpga_3             0.380        0.000                      0                 1969        0.054        0.000                      0                 1969        0.264        0.000                       0                   966  
rx_clk                                                                                                                                                             2.333        0.000                       0                     4  
  par_clk              3.484        0.000                      0                  460        0.065        0.000                      0                  460        3.020        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_adc_clk_0  adc_clk_01           1.018        0.000                      0                   42        1.265        0.000                      0                   42  
adc_clk_01     pll_adc_clk_0        4.598        0.000                      0                    5        0.164        0.000                      0                    5  
pll_adc_clk_1  pll_adc_clk_0        1.832        0.000                      0                   64        0.165        0.000                      0                   64  
pll_adc_clk_0  adc_clk_23           1.127        0.000                      0                   28        1.207        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_10mhz      pll_adc_10mhz           98.505        0.000                      0                    1        0.432        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_01
  To Clock:  adc_clk_01

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_01
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[0][1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y85    channels[0].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y86    channels[0].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y84    channels[0].adc_decode[2].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y83    channels[0].adc_decode[3].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y92    channels[0].adc_decode[4].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y91    channels[0].adc_decode[5].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y93    channels[0].adc_decode[6].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y79    channels[1].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y63    channels[1].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y80    channels[1].adc_decode[2].i_dly/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll_01/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_01/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll_01/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll_01/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll_01/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll_01/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_10mhz
  To Clock:  pll_adc_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       97.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.661ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.732ns (74.746%)  route 0.585ns (25.254%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.097ns = ( 108.097 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  i_hk/pll_ref_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    i_hk/pll_ref_cnt_reg[8]_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.233 r  i_hk/pll_ref_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.233    i_hk/pll_ref_cnt_reg[12]_i_1_n_6
    SLICE_X50Y113        FDRE                                         r  i_hk/pll_ref_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.638   108.097    i_hk/adc_10mhz
    SLICE_X50Y113        FDRE                                         r  i_hk/pll_ref_cnt_reg[13]/C
                         clock pessimism              0.790   108.887    
                         clock uncertainty           -0.102   108.785    
    SLICE_X50Y113        FDRE (Setup_fdre_C_D)        0.109   108.894    i_hk/pll_ref_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        108.894    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                 97.661    

Slack (MET) :             97.765ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.628ns (73.559%)  route 0.585ns (26.441%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.097ns = ( 108.097 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.910 r  i_hk/pll_ref_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.910    i_hk/pll_ref_cnt_reg[8]_i_1_n_0
    SLICE_X50Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.129 r  i_hk/pll_ref_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.129    i_hk/pll_ref_cnt_reg[12]_i_1_n_7
    SLICE_X50Y113        FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.638   108.097    i_hk/adc_10mhz
    SLICE_X50Y113        FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/C
                         clock pessimism              0.790   108.887    
                         clock uncertainty           -0.102   108.785    
    SLICE_X50Y113        FDRE (Setup_fdre_C_D)        0.109   108.894    i_hk/pll_ref_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        108.894    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                 97.765    

Slack (MET) :             97.779ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.615ns (73.403%)  route 0.585ns (26.597%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.098ns = ( 108.098 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.116 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.116    i_hk/pll_ref_cnt_reg[8]_i_1_n_6
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.639   108.098    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[9]/C
                         clock pessimism              0.790   108.888    
                         clock uncertainty           -0.102   108.786    
    SLICE_X50Y112        FDRE (Setup_fdre_C_D)        0.109   108.895    i_hk/pll_ref_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        108.895    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                 97.779    

Slack (MET) :             97.787ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.607ns (73.306%)  route 0.585ns (26.694%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.098ns = ( 108.098 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.108 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.108    i_hk/pll_ref_cnt_reg[8]_i_1_n_4
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.639   108.098    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/C
                         clock pessimism              0.790   108.888    
                         clock uncertainty           -0.102   108.786    
    SLICE_X50Y112        FDRE (Setup_fdre_C_D)        0.109   108.895    i_hk/pll_ref_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        108.895    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                 97.787    

Slack (MET) :             97.863ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 1.531ns (72.347%)  route 0.585ns (27.653%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.098ns = ( 108.098 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.032 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.032    i_hk/pll_ref_cnt_reg[8]_i_1_n_5
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.639   108.098    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
                         clock pessimism              0.790   108.888    
                         clock uncertainty           -0.102   108.786    
    SLICE_X50Y112        FDRE (Setup_fdre_C_D)        0.109   108.895    i_hk/pll_ref_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        108.895    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 97.863    

Slack (MET) :             97.883ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.511ns (72.083%)  route 0.585ns (27.917%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.098ns = ( 108.098 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.793 r  i_hk/pll_ref_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.793    i_hk/pll_ref_cnt_reg[4]_i_1_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.012 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.012    i_hk/pll_ref_cnt_reg[8]_i_1_n_7
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.639   108.098    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[8]/C
                         clock pessimism              0.790   108.888    
                         clock uncertainty           -0.102   108.786    
    SLICE_X50Y112        FDRE (Setup_fdre_C_D)        0.109   108.895    i_hk/pll_ref_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        108.895    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                 97.883    

Slack (MET) :             97.897ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 1.498ns (71.909%)  route 0.585ns (28.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.099ns = ( 108.099 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.999 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.999    i_hk/pll_ref_cnt_reg[4]_i_1_n_6
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.640   108.099    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/C
                         clock pessimism              0.790   108.889    
                         clock uncertainty           -0.102   108.787    
    SLICE_X50Y111        FDRE (Setup_fdre_C_D)        0.109   108.896    i_hk/pll_ref_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        108.896    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                 97.897    

Slack (MET) :             97.905ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 1.490ns (71.801%)  route 0.585ns (28.199%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.099ns = ( 108.099 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.991 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.991    i_hk/pll_ref_cnt_reg[4]_i_1_n_4
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.640   108.099    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/C
                         clock pessimism              0.790   108.889    
                         clock uncertainty           -0.102   108.787    
    SLICE_X50Y111        FDRE (Setup_fdre_C_D)        0.109   108.896    i_hk/pll_ref_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        108.896    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 97.905    

Slack (MET) :             97.981ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 1.414ns (70.729%)  route 0.585ns (29.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.099ns = ( 108.099 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.915 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.915    i_hk/pll_ref_cnt_reg[4]_i_1_n_5
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.640   108.099    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
                         clock pessimism              0.790   108.889    
                         clock uncertainty           -0.102   108.787    
    SLICE_X50Y111        FDRE (Setup_fdre_C_D)        0.109   108.896    i_hk/pll_ref_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        108.896    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                 97.981    

Slack (MET) :             98.001ns  (required time - arrival time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 1.394ns (70.433%)  route 0.585ns (29.567%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.099ns = ( 108.099 - 100.000 ) 
    Source Clock Delay      (SCD):    8.915ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.832     8.915    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     9.433 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.585    10.019    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.676 r  i_hk/pll_ref_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.676    i_hk/pll_ref_cnt_reg[0]_i_1_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.895 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.895    i_hk/pll_ref_cnt_reg[4]_i_1_n_7
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.640   108.099    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/C
                         clock pessimism              0.790   108.889    
                         clock uncertainty           -0.102   108.787    
    SLICE_X50Y111        FDRE (Setup_fdre_C_D)        0.109   108.896    i_hk/pll_ref_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        108.896    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                 98.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.633     2.898    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     3.062 r  i_hk/pll_ref_cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     3.176    i_hk/pll_ref_cnt_reg_n_0_[10]
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     3.286 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.286    i_hk/pll_ref_cnt_reg[8]_i_1_n_5
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.904     3.579    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
                         clock pessimism             -0.681     2.898    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.134     3.032    i_hk/pll_ref_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.634     2.899    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     3.063 r  i_hk/pll_ref_cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     3.177    i_hk/pll_ref_cnt_reg_n_0_[6]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     3.287 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.287    i_hk/pll_ref_cnt_reg[4]_i_1_n_5
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.906     3.581    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
                         clock pessimism             -0.682     2.899    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.134     3.033    i_hk/pll_ref_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.633     2.898    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     3.062 r  i_hk/pll_ref_cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     3.176    i_hk/pll_ref_cnt_reg_n_0_[10]
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     3.322 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.322    i_hk/pll_ref_cnt_reg[8]_i_1_n_4
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.904     3.579    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[11]/C
                         clock pessimism             -0.681     2.898    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.134     3.032    i_hk/pll_ref_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.634     2.899    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     3.063 r  i_hk/pll_ref_cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     3.177    i_hk/pll_ref_cnt_reg_n_0_[6]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     3.323 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.323    i_hk/pll_ref_cnt_reg[4]_i_1_n_4
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.906     3.581    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[7]/C
                         clock pessimism             -0.682     2.899    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.134     3.033    i_hk/pll_ref_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.634     2.899    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     3.063 f  i_hk/pll_ref_cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     3.226    i_hk/pll_ref_cnt_reg_n_0_[0]
    SLICE_X50Y110        LUT1 (Prop_lut1_I0_O)        0.045     3.271 r  i_hk/pll_ref_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.271    i_hk/pll_ref_cnt[0]_i_2_n_0
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.341 r  i_hk/pll_ref_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.341    i_hk/pll_ref_cnt_reg[0]_i_1_n_7
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.906     3.581    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[0]/C
                         clock pessimism             -0.682     2.899    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.134     3.033    i_hk/pll_ref_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.632     2.897    i_hk/adc_10mhz
    SLICE_X50Y113        FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.164     3.061 r  i_hk/pll_ref_cnt_reg[12]/Q
                         net (fo=1, routed)           0.170     3.231    i_hk/pll_ref_cnt_reg_n_0_[12]
    SLICE_X50Y113        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.346 r  i_hk/pll_ref_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.346    i_hk/pll_ref_cnt_reg[12]_i_1_n_7
    SLICE_X50Y113        FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.903     3.578    i_hk/adc_10mhz
    SLICE_X50Y113        FDRE                                         r  i_hk/pll_ref_cnt_reg[12]/C
                         clock pessimism             -0.681     2.897    
    SLICE_X50Y113        FDRE (Hold_fdre_C_D)         0.134     3.031    i_hk/pll_ref_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.634     2.899    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     3.063 r  i_hk/pll_ref_cnt_reg[4]/Q
                         net (fo=1, routed)           0.170     3.233    i_hk/pll_ref_cnt_reg_n_0_[4]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.348 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.348    i_hk/pll_ref_cnt_reg[4]_i_1_n_7
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.906     3.581    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[4]/C
                         clock pessimism             -0.682     2.899    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.134     3.033    i_hk/pll_ref_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.633     2.898    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     3.062 r  i_hk/pll_ref_cnt_reg[9]/Q
                         net (fo=1, routed)           0.175     3.236    i_hk/pll_ref_cnt_reg_n_0_[9]
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.347 r  i_hk/pll_ref_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.347    i_hk/pll_ref_cnt_reg[8]_i_1_n_6
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.904     3.579    i_hk/adc_10mhz
    SLICE_X50Y112        FDRE                                         r  i_hk/pll_ref_cnt_reg[9]/C
                         clock pessimism             -0.681     2.898    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.134     3.032    i_hk/pll_ref_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.275ns (58.117%)  route 0.198ns (41.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.634     2.899    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     3.063 r  i_hk/pll_ref_cnt_reg[1]/Q
                         net (fo=1, routed)           0.198     3.261    i_hk/pll_ref_cnt_reg_n_0_[1]
    SLICE_X50Y110        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.372 r  i_hk/pll_ref_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.372    i_hk/pll_ref_cnt_reg[0]_i_1_n_6
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.906     3.581    i_hk/adc_10mhz
    SLICE_X50Y110        FDRE                                         r  i_hk/pll_ref_cnt_reg[1]/C
                         clock pessimism             -0.682     2.899    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.134     3.033    i_hk/pll_ref_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 i_hk/pll_ref_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ref_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pll_adc_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.275ns (58.117%)  route 0.198ns (41.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.634     2.899    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.164     3.063 r  i_hk/pll_ref_cnt_reg[5]/Q
                         net (fo=1, routed)           0.198     3.261    i_hk/pll_ref_cnt_reg_n_0_[5]
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.372 r  i_hk/pll_ref_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.372    i_hk/pll_ref_cnt_reg[4]_i_1_n_6
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.906     3.581    i_hk/adc_10mhz
    SLICE_X50Y111        FDRE                                         r  i_hk/pll_ref_cnt_reg[5]/C
                         clock pessimism             -0.682     2.899    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.134     3.033    i_hk/pll_ref_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_10mhz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_01/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   bufg_adc_10MHz/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X50Y107   i_hk/pll_ff_ref_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X50Y113   i_hk/pll_ref_cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X50Y113   i_hk/pll_ref_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y113   i_hk/pll_ref_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y113   i_hk/pll_ref_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y111   i_hk/pll_ref_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y111   i_hk/pll_ref_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y111   i_hk/pll_ref_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y111   i_hk/pll_ref_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y112   i_hk/pll_ref_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X50Y110   i_hk/pll_ref_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_0
  To Clock:  pll_adc_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/pp_mult/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 5.139ns (72.025%)  route 1.996ns (27.975%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.840    i_scope_2_3/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.079 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_3/O[2]
                         net (fo=8, routed)           0.870    15.949    i_scope_2_3/i_dfilt1_chb/B[14]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.795    16.814    
                         clock uncertainty           -0.069    16.745    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.627    16.118    i_scope_2_3/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                         -15.949    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/pp_mult/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 5.139ns (72.025%)  route 1.996ns (27.975%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.840    i_scope_2_3/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.079 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_3/O[2]
                         net (fo=8, routed)           0.870    15.949    i_scope_2_3/i_dfilt1_chb/B[14]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.795    16.814    
                         clock uncertainty           -0.069    16.745    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.627    16.118    i_scope_2_3/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                         -15.949    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/pp_mult/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 5.139ns (72.053%)  route 1.993ns (27.947%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.840    i_scope_2_3/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.079 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_3/O[2]
                         net (fo=8, routed)           0.867    15.946    i_scope_2_3/i_dfilt1_chb/B[14]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.795    16.814    
                         clock uncertainty           -0.069    16.745    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    16.118    i_scope_2_3/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/pp_mult/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 5.223ns (73.528%)  route 1.880ns (26.471%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.840    i_scope_2_3/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.163 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_3/O[1]
                         net (fo=2, routed)           0.754    15.917    i_scope_2_3/i_dfilt1_chb/B[13]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.795    16.814    
                         clock uncertainty           -0.069    16.745    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.632    16.113    i_scope_2_3/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -15.917    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/pp_mult/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 5.106ns (73.085%)  route 1.880ns (26.915%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.046 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/O[1]
                         net (fo=2, routed)           0.754    15.800    i_scope_2_3/i_dfilt1_chb/B[9]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.795    16.814    
                         clock uncertainty           -0.069    16.745    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    16.113    i_scope_2_3/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         16.113    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 i_scope_0_1/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_0_1/i_dfilt1_chb/kk_mult_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 5.139ns (73.876%)  route 1.817ns (26.124%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 16.028 - 8.000 ) 
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.744     8.827    i_scope_0_1/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y23          DSP48E1                                      r  i_scope_0_1/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.836 r  i_scope_0_1/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           0.922    13.758    i_scope_0_1/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.882 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_22/O
                         net (fo=1, routed)           0.000    13.882    i_scope_0_1/i_dfilt1_chb/pp_mult_i_22_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.415 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.415    i_scope_0_1/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.532    i_scope_0_1/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.649    i_scope_0_1/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.888 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_3/O[2]
                         net (fo=8, routed)           0.895    15.783    i_scope_0_1/i_dfilt1_chb/B[14]
    DSP48_X2Y24          DSP48E1                                      r  i_scope_0_1/i_dfilt1_chb/kk_mult_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.569    16.028    i_scope_0_1/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y24          DSP48E1                                      r  i_scope_0_1/i_dfilt1_chb/kk_mult_reg/CLK
                         clock pessimism              0.772    16.800    
                         clock uncertainty           -0.069    16.731    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627    16.104    i_scope_0_1/i_dfilt1_chb/kk_mult_reg
  -------------------------------------------------------------------
                         required time                         16.104    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 i_scope_0_1/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_0_1/i_dfilt1_chb/kk_mult_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 5.139ns (73.876%)  route 1.817ns (26.124%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 16.028 - 8.000 ) 
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.744     8.827    i_scope_0_1/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y23          DSP48E1                                      r  i_scope_0_1/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.836 r  i_scope_0_1/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           0.922    13.758    i_scope_0_1/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.124    13.882 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_22/O
                         net (fo=1, routed)           0.000    13.882    i_scope_0_1/i_dfilt1_chb/pp_mult_i_22_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.415 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.415    i_scope_0_1/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.532 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.532    i_scope_0_1/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.649    i_scope_0_1/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.888 r  i_scope_0_1/i_dfilt1_chb/pp_mult_i_3/O[2]
                         net (fo=8, routed)           0.895    15.783    i_scope_0_1/i_dfilt1_chb/B[14]
    DSP48_X2Y24          DSP48E1                                      r  i_scope_0_1/i_dfilt1_chb/kk_mult_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.569    16.028    i_scope_0_1/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y24          DSP48E1                                      r  i_scope_0_1/i_dfilt1_chb/kk_mult_reg/CLK
                         clock pessimism              0.772    16.800    
                         clock uncertainty           -0.069    16.731    
    DSP48_X2Y24          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.627    16.104    i_scope_0_1/i_dfilt1_chb/kk_mult_reg
  -------------------------------------------------------------------
                         required time                         16.104    
                         arrival time                         -15.783    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/pp_mult/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 5.098ns (73.083%)  route 1.878ns (26.917%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.038 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/O[3]
                         net (fo=2, routed)           0.751    15.790    i_scope_2_3/i_dfilt1_chb/B[11]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.795    16.814    
                         clock uncertainty           -0.069    16.745    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.633    16.112    i_scope_2_3/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         16.112    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/kk_mult_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 5.223ns (75.508%)  route 1.694ns (24.492%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 16.021 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.840    i_scope_2_3/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.163 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_3/O[1]
                         net (fo=2, routed)           0.568    15.731    i_scope_2_3/i_dfilt1_chb/B[13]
    DSP48_X2Y27          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/kk_mult_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.562    16.021    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y27          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/kk_mult_reg/CLK
                         clock pessimism              0.772    16.793    
                         clock uncertainty           -0.069    16.724    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.632    16.092    i_scope_2_3/i_dfilt1_chb/kk_mult_reg
  -------------------------------------------------------------------
                         required time                         16.092    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/pp_mult/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 5.139ns (74.019%)  route 1.804ns (25.981%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 16.019 - 8.000 ) 
    Source Clock Delay      (SCD):    8.814ns
    Clock Pessimism Removal (CPR):    0.795ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.731     8.814    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    12.823 r  i_scope_2_3/i_dfilt1_chb/pp_mult/P[17]
                         net (fo=1, routed)           1.126    13.949    i_scope_2_3/i_dfilt1_chb/r4_sum0[1]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.073 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_21/O
                         net (fo=1, routed)           0.000    14.073    i_scope_2_3/i_dfilt1_chb/pp_mult_i_21_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.606 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.606    i_scope_2_3/i_dfilt1_chb/pp_mult_i_6_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.723 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.723    i_scope_2_3/i_dfilt1_chb/pp_mult_i_5_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.840 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.840    i_scope_2_3/i_dfilt1_chb/pp_mult_i_4_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.079 r  i_scope_2_3/i_dfilt1_chb/pp_mult_i_3/O[2]
                         net (fo=8, routed)           0.677    15.757    i_scope_2_3/i_dfilt1_chb/B[14]
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.560    16.019    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X2Y28          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/pp_mult/CLK
                         clock pessimism              0.795    16.814    
                         clock uncertainty           -0.069    16.745    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.627    16.118    i_scope_2_3/i_dfilt1_chb/pp_mult
  -------------------------------------------------------------------
                         required time                         16.118    
                         arrival time                         -15.757    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_scope_0_1/adc_dec_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_0_1/adc_dec_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.373ns (72.642%)  route 0.140ns (27.358%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.559     2.823    i_scope_0_1/adc_clk_01
    SLICE_X39Y99         FDRE                                         r  i_scope_0_1/adc_dec_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     2.964 r  i_scope_0_1/adc_dec_cnt_reg[0]/Q
                         net (fo=4, routed)           0.140     3.104    i_scope_0_1/adc_dec_cnt_reg_n_0_[0]
    SLICE_X38Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     3.283 r  i_scope_0_1/adc_dec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.284    i_scope_0_1/adc_dec_cnt_reg[4]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.337 r  i_scope_0_1/adc_dec_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.337    i_scope_0_1/adc_dec_cnt_reg[8]_i_1_n_7
    SLICE_X38Y100        FDRE                                         r  i_scope_0_1/adc_dec_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.913     3.588    i_scope_0_1/adc_clk_01
    SLICE_X38Y100        FDRE                                         r  i_scope_0_1/adc_dec_cnt_reg[5]/C
                         clock pessimism             -0.415     3.173    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     3.307    i_scope_0_1/adc_dec_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_scope_2_3/axi_a_fifo_o_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_wr0/fifo_reg/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.816ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.552     2.816    i_scope_2_3/adc_clk_01
    SLICE_X33Y69         FDRE                                         r  i_scope_2_3/axi_a_fifo_o_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     2.957 r  i_scope_2_3/axi_a_fifo_o_reg[61]/Q
                         net (fo=1, routed)           0.108     3.065    i_scope_2_3/i_wr0/fifo_reg_0[61]
    RAMB36_X2Y13         RAMB36E1                                     r  i_scope_2_3/i_wr0/fifo_reg/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.862     3.538    i_scope_2_3/i_wr0/adc_clk_01
    RAMB36_X2Y13         RAMB36E1                                     r  i_scope_2_3/i_wr0/fifo_reg/CLKBWRCLK
                         clock pessimism             -0.662     2.876    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                      0.155     3.031    i_scope_2_3/i_wr0/fifo_reg
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMD32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_wwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.594     2.858    ps/axi_master_0/adc_clk_01
    SLICE_X21Y49         FDRE                                         r  ps/axi_master_0/axi_wwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     2.999 r  ps/axi_master_0/axi_wwr_pt_reg[0]/Q
                         net (fo=108, routed)         0.217     3.217    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/ADDRD0
    SLICE_X20Y49         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/WCLK
    SLICE_X20Y49         RAMS32                                       r  ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.667     2.871    
    SLICE_X20Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.181    ps/axi_master_0/axi_wfifo_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_01/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y20     i_scope_0_1/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X3Y30     i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X3Y31     i_scope_2_3/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y33     i_scope_0_1/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X2Y31     i_scope_0_1/i_dfilt1_cha/kk_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X2Y37     i_scope_2_3/i_dfilt1_cha/kk_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X2Y24     i_scope_0_1/i_dfilt1_chb/kk_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X2Y27     i_scope_2_3/i_dfilt1_chb/kk_mult_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y17    i_scope_2_3/adc_a_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X4Y16    i_scope_2_3/adc_a_buf_reg_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X26Y73    ps/axi_master_2/axi_wfifo_reg_0_15_60_65/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y75    ps/axi_master_3/axi_wfifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y75    ps/axi_master_3/axi_wfifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y72    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y72    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y72    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y72    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y72    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y72    ps/axi_master_2/axi_awfifo_reg_0_15_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y67    ps/axi_master_2/axi_awfifo_reg_0_15_36_36/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y67    ps/axi_master_2/axi_awfifo_reg_0_15_36_36/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y67    ps/axi_master_2/axi_awfifo_reg_0_15_36_36/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X32Y67    ps/axi_master_2/axi_awfifo_reg_0_15_36_36/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll_01/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_ser_clk/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X1Y96    i_daisy/i_tx/i_oserdese/CLK
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X1Y78    i_daisy/i_tx/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll_01/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_23
  To Clock:  adc_clk_23

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_23
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1][1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y67    channels[2].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y55    channels[2].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y58    channels[2].adc_decode[2].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y57    channels[2].adc_decode[3].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y81    channels[2].adc_decode[4].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y82    channels[2].adc_decode[5].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y60    channels[2].adc_decode[6].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y99    channels[3].adc_decode[0].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y61    channels[3].adc_decode[1].i_dly/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         8.000       5.640      IDELAY_X1Y89    channels[3].adc_decode[2].i_dly/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  pll_23/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_1
  To Clock:  clk_fb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_23/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll_23/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  pll_23/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  pll_23/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll_23/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_1
  To Clock:  pll_adc_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll_23/pll/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_adc_clk_23/I
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y67    channels[2].adc_decode[0].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y55    channels[2].adc_decode[1].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y58    channels[2].adc_decode[2].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y57    channels[2].adc_decode[3].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y81    channels[2].adc_decode[4].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y82    channels[2].adc_decode[5].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y60    channels[2].adc_decode[6].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y99    channels[3].adc_decode[0].iddr_adc_dat_0/C
Min Period  n/a     IDDR/C             n/a            1.474         8.000       6.526      ILOGIC_X1Y61    channels[3].adc_decode[1].iddr_adc_dat_0/C
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  pll_23/pll/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 i_hk/spi_master/spi_h_word_lng_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_cs_o_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.257ns (29.927%)  route 2.943ns (70.073%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 10.960 - 8.000 ) 
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.970     3.264    i_hk/spi_master/O[0]
    SLICE_X90Y111        FDRE                                         r  i_hk/spi_master/spi_h_word_lng_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y111        FDRE (Prop_fdre_C_Q)         0.478     3.742 f  i_hk/spi_master/spi_h_word_lng_reg_reg[2]/Q
                         net (fo=10, routed)          1.312     5.054    i_hk/spi_master/spi_h_word_lng_reg_reg[2]
    SLICE_X90Y110        LUT5 (Prop_lut5_I2_O)        0.327     5.381 f  i_hk/spi_master/spi_l_word_lng_reg[4]_i_4/O
                         net (fo=5, routed)           0.611     5.992    i_hk/spi_master/spi_l_word_lng_reg[4]_i_4_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I5_O)        0.328     6.320 f  i_hk/spi_master/spi_clk_en_i_2/O
                         net (fo=3, routed)           0.314     6.634    i_hk/spi_master/spi_clk_en_i_2_n_0
    SLICE_X93Y109        LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  i_hk/spi_master/spi_cs_o[0]_i_1/O
                         net (fo=2, routed)           0.706     7.464    i_hk/spi_master/spi_cs_o[0]_i_1_n_0
    SLICE_X94Y107        FDSE                                         r  i_hk/spi_master/spi_cs_o_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.781    10.960    i_hk/spi_master/O[0]
    SLICE_X94Y107        FDSE                                         r  i_hk/spi_master/spi_cs_o_reg[0]/C
                         clock pessimism              0.247    11.207    
                         clock uncertainty           -0.125    11.082    
    SLICE_X94Y107        FDSE (Setup_fdse_C_S)       -0.524    10.558    i_hk/spi_master/spi_cs_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 i_hk/spi_master/spi_h_word_lng_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_master/spi_cs_o_reg[0]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.257ns (29.927%)  route 2.943ns (70.073%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 10.960 - 8.000 ) 
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.970     3.264    i_hk/spi_master/O[0]
    SLICE_X90Y111        FDRE                                         r  i_hk/spi_master/spi_h_word_lng_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y111        FDRE (Prop_fdre_C_Q)         0.478     3.742 f  i_hk/spi_master/spi_h_word_lng_reg_reg[2]/Q
                         net (fo=10, routed)          1.312     5.054    i_hk/spi_master/spi_h_word_lng_reg_reg[2]
    SLICE_X90Y110        LUT5 (Prop_lut5_I2_O)        0.327     5.381 f  i_hk/spi_master/spi_l_word_lng_reg[4]_i_4/O
                         net (fo=5, routed)           0.611     5.992    i_hk/spi_master/spi_l_word_lng_reg[4]_i_4_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I5_O)        0.328     6.320 f  i_hk/spi_master/spi_clk_en_i_2/O
                         net (fo=3, routed)           0.314     6.634    i_hk/spi_master/spi_clk_en_i_2_n_0
    SLICE_X93Y109        LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  i_hk/spi_master/spi_cs_o[0]_i_1/O
                         net (fo=2, routed)           0.706     7.464    i_hk/spi_master/spi_cs_o[0]_i_1_n_0
    SLICE_X94Y107        FDSE                                         r  i_hk/spi_master/spi_cs_o_reg[0]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.781    10.960    i_hk/spi_master/O[0]
    SLICE_X94Y107        FDSE                                         r  i_hk/spi_master/spi_cs_o_reg[0]_lopt_replica/C
                         clock pessimism              0.247    11.207    
                         clock uncertainty           -0.125    11.082    
    SLICE_X94Y107        FDSE (Setup_fdse_C_S)       -0.524    10.558    i_hk/spi_master/spi_cs_o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/FSM_sequential_spi_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 1.076ns (24.735%)  route 3.274ns (75.265%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.893     6.424    i_hk/spi_dat[3]_i_3_n_0
    SLICE_X88Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.548 r  i_hk/FSM_sequential_spi_state[0]_i_2/O
                         net (fo=2, routed)           0.449     6.997    i_hk/spi_master/FSM_sequential_spi_state_reg[0]_1
    SLICE_X88Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.121 r  i_hk/spi_master/FSM_sequential_spi_state[2]_i_4/O
                         net (fo=2, routed)           0.307     7.428    i_hk/spi_master/FSM_sequential_spi_state[2]_i_4_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  i_hk/spi_master/FSM_sequential_spi_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.552    i_hk/spi_master_n_7
    SLICE_X86Y112        FDRE                                         r  i_hk/FSM_sequential_spi_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X86Y112        FDRE                                         r  i_hk/FSM_sequential_spi_state_reg[1]/C
                         clock pessimism              0.247    11.142    
                         clock uncertainty           -0.125    11.017    
    SLICE_X86Y112        FDRE (Setup_fdre_C_D)        0.077    11.094    i_hk/FSM_sequential_spi_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/FSM_sequential_spi_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.076ns (24.753%)  route 3.271ns (75.247%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 10.895 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.893     6.424    i_hk/spi_dat[3]_i_3_n_0
    SLICE_X88Y111        LUT3 (Prop_lut3_I1_O)        0.124     6.548 r  i_hk/FSM_sequential_spi_state[0]_i_2/O
                         net (fo=2, routed)           0.449     6.997    i_hk/spi_master/FSM_sequential_spi_state_reg[0]_1
    SLICE_X88Y112        LUT6 (Prop_lut6_I2_O)        0.124     7.121 r  i_hk/spi_master/FSM_sequential_spi_state[2]_i_4/O
                         net (fo=2, routed)           0.304     7.425    i_hk/spi_master/FSM_sequential_spi_state[2]_i_4_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I4_O)        0.124     7.549 r  i_hk/spi_master/FSM_sequential_spi_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.549    i_hk/spi_master_n_6
    SLICE_X86Y112        FDRE                                         r  i_hk/FSM_sequential_spi_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.716    10.895    i_hk/O[0]
    SLICE_X86Y112        FDRE                                         r  i_hk/FSM_sequential_spi_state_reg[2]/C
                         clock pessimism              0.247    11.142    
                         clock uncertainty           -0.125    11.017    
    SLICE_X86Y112        FDRE (Setup_fdre_C_D)        0.081    11.098    i_hk/FSM_sequential_spi_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_adr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 10.958 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.460     5.991    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_hk/spi_master/spi_dat[3]_i_1/O
                         net (fo=32, routed)          1.192     7.307    i_hk/spi_master_n_3
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_adr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.779    10.958    i_hk/O[0]
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_adr_reg[7]/C
                         clock pessimism              0.247    11.205    
                         clock uncertainty           -0.125    11.080    
    SLICE_X91Y106        FDRE (Setup_fdre_C_CE)      -0.205    10.875    i_hk/spi_adr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 10.958 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.460     5.991    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_hk/spi_master/spi_dat[3]_i_1/O
                         net (fo=32, routed)          1.192     7.307    i_hk/spi_master_n_3
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_dat_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.779    10.958    i_hk/O[0]
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_dat_reg[14]/C
                         clock pessimism              0.247    11.205    
                         clock uncertainty           -0.125    11.080    
    SLICE_X91Y106        FDRE (Setup_fdre_C_CE)      -0.205    10.875    i_hk/spi_dat_reg[14]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 10.958 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.460     5.991    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_hk/spi_master/spi_dat[3]_i_1/O
                         net (fo=32, routed)          1.192     7.307    i_hk/spi_master_n_3
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_dat_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.779    10.958    i_hk/O[0]
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_dat_reg[15]/C
                         clock pessimism              0.247    11.205    
                         clock uncertainty           -0.125    11.080    
    SLICE_X91Y106        FDRE (Setup_fdre_C_CE)      -0.205    10.875    i_hk/spi_dat_reg[15]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_dat_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.828ns (20.169%)  route 3.277ns (79.831%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 10.958 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.460     5.991    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.115 r  i_hk/spi_master/spi_dat[3]_i_1/O
                         net (fo=32, routed)          1.192     7.307    i_hk/spi_master_n_3
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_dat_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.779    10.958    i_hk/O[0]
    SLICE_X91Y106        FDRE                                         r  i_hk/spi_dat_reg[6]/C
                         clock pessimism              0.247    11.205    
                         clock uncertainty           -0.125    11.080    
    SLICE_X91Y106        FDRE (Setup_fdre_C_CE)      -0.205    10.875    i_hk/spi_dat_reg[6]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_adr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.828ns (21.889%)  route 2.955ns (78.111%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 10.958 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.457     5.988    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.112 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.873     6.985    i_hk/spi_master_n_5
    SLICE_X90Y106        FDRE                                         r  i_hk/spi_adr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.779    10.958    i_hk/O[0]
    SLICE_X90Y106        FDRE                                         r  i_hk/spi_adr_reg[13]/C
                         clock pessimism              0.247    11.205    
                         clock uncertainty           -0.125    11.080    
    SLICE_X90Y106        FDRE (Setup_fdre_C_R)       -0.524    10.556    i_hk/spi_adr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 i_hk/spi_wait_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/spi_adr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.828ns (21.889%)  route 2.955ns (78.111%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 10.958 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.908     3.202    i_hk/O[0]
    SLICE_X83Y113        FDRE                                         r  i_hk/spi_wait_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_fdre_C_Q)         0.456     3.658 r  i_hk/spi_wait_cnt_reg[17]/Q
                         net (fo=3, routed)           0.966     4.624    i_hk/spi_wait_cnt_reg[17]
    SLICE_X84Y112        LUT5 (Prop_lut5_I0_O)        0.124     4.748 r  i_hk/spi_dat[3]_i_6/O
                         net (fo=1, routed)           0.659     5.407    i_hk/spi_dat[3]_i_6_n_0
    SLICE_X82Y112        LUT5 (Prop_lut5_I3_O)        0.124     5.531 r  i_hk/spi_dat[3]_i_3/O
                         net (fo=4, routed)           0.457     5.988    i_hk/spi_master/spi_adr_reg[3]
    SLICE_X88Y112        LUT6 (Prop_lut6_I3_O)        0.124     6.112 r  i_hk/spi_master/spi_dat[15]_i_1/O
                         net (fo=25, routed)          0.873     6.985    i_hk/spi_master_n_5
    SLICE_X90Y106        FDRE                                         r  i_hk/spi_adr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         1.779    10.958    i_hk/O[0]
    SLICE_X90Y106        FDRE                                         r  i_hk/spi_adr_reg[4]/C
                         clock pessimism              0.247    11.205    
                         clock uncertainty           -0.125    11.080    
    SLICE_X90Y106        FDRE (Setup_fdre_C_R)       -0.524    10.556    i_hk/spi_adr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -6.985    
  -------------------------------------------------------------------
                         slack                                  3.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.429 r  locked_pll_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.429    locked_pll_cnt_reg[8]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[8]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.442 r  locked_pll_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.442    locked_pll_cnt_reg[8]_i_1_n_5
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[10]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.465 r  locked_pll_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.465    locked_pll_cnt_reg[8]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[9]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.467 r  locked_pll_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.467    locked_pll_cnt_reg[8]_i_1_n_4
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y100        FDRE                                         r  locked_pll_cnt_reg[11]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.416 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.469 r  locked_pll_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.469    locked_pll_cnt_reg[12]_i_1_n_7
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[12]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.416 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.482 r  locked_pll_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.482    locked_pll_cnt_reg[12]_i_1_n_5
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[14]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.416 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.505 r  locked_pll_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.505    locked_pll_cnt_reg[12]_i_1_n_6
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[13]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.423%)  route 0.127ns (20.577%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.416 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.507 r  locked_pll_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.507    locked_pll_cnt_reg[12]_i_1_n_4
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y101        FDRE                                         r  locked_pll_cnt_reg[15]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.493ns (79.490%)  route 0.127ns (20.510%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.416 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.456 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.509 r  locked_pll_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.509    locked_pll_cnt_reg[16]_i_1_n_7
    SLICE_X50Y102        FDRE                                         r  locked_pll_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y102        FDRE                                         r  locked_pll_cnt_reg[16]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.506ns (79.911%)  route 0.127ns (20.089%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.553     0.889    fclk[0]
    SLICE_X50Y98         FDRE                                         r  locked_pll_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  locked_pll_cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.179    locked_pll_cnt_reg[2]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.335 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.335    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.375 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.376    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.416 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.456 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.522 r  locked_pll_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.522    locked_pll_cnt_reg[16]_i_1_n_5
    SLICE_X50Y102        FDRE                                         r  locked_pll_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps/lopt
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/fclk_buf[0]/O
                         net (fo=153, routed)         0.907     1.273    fclk[0]
    SLICE_X50Y102        FDRE                                         r  locked_pll_cnt_reg[18]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     1.372    locked_pll_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20  ps/fclk_buf[0]/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X89Y111   i_hk/FSM_sequential_spi_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X88Y111   i_hk/spi_adr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y110   i_hk/spi_adr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X93Y108   i_hk/spi_adr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X93Y108   i_hk/spi_adr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X90Y106   i_hk/spi_adr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X91Y110   i_hk/spi_adr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X89Y111   i_hk/FSM_sequential_spi_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y111   i_hk/spi_adr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y110   i_hk/spi_adr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X90Y106   i_hk/spi_adr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X91Y110   i_hk/spi_adr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y111   i_hk/spi_adr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y108   i_hk/spi_adr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y108   i_hk/spi_adr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y108   i_hk/spi_adr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X93Y108   i_hk/spi_adr_reg[9]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X94Y107   i_hk/spi_master/spi_cs_o_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X94Y107   i_hk/spi_master/spi_cs_o_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X89Y111   i_hk/FSM_sequential_spi_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X86Y112   i_hk/FSM_sequential_spi_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X88Y111   i_hk/spi_adr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.326ns (29.454%)  route 3.176ns (70.546%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 7.873 - 5.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.893     3.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X65Y121        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.419     3.606 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          1.065     4.671    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X59Y121        LUT3 (Prop_lut3_I0_O)        0.327     4.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=27, routed)          0.657     5.655    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.332     5.987 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.631     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X57Y123        LUT5 (Prop_lut5_I3_O)        0.124     6.742 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0/O
                         net (fo=3, routed)           0.823     7.565    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0_n_0
    SLICE_X56Y124        LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.689    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X56Y124        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.694     7.873    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X56Y124        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.247     8.120    
                         clock uncertainty           -0.083     8.037    
    SLICE_X56Y124        FDRE (Setup_fdre_C_D)        0.032     8.069    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.351ns (29.844%)  route 3.176ns (70.156%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 7.873 - 5.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.893     3.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X65Y121        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.419     3.606 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          1.065     4.671    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X59Y121        LUT3 (Prop_lut3_I0_O)        0.327     4.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=27, routed)          0.657     5.655    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.332     5.987 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.631     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X57Y123        LUT5 (Prop_lut5_I3_O)        0.124     6.742 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0/O
                         net (fo=3, routed)           0.823     7.565    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I2_O)        0.149     7.714 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.714    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X56Y124        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.694     7.873    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X56Y124        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.247     8.120    
                         clock uncertainty           -0.083     8.037    
    SLICE_X56Y124        FDRE (Setup_fdre_C_D)        0.075     8.112    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 2.363ns (54.456%)  route 1.976ns (45.544%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 7.887 - 5.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.900     3.194    ps/system_i/xadc/inst/s_axi_aclk
    SLICE_X80Y120        FDRE                                         r  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDRE (Prop_fdre_C_Q)         0.456     3.650 f  ps/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_wrack_reg/Q
                         net (fo=4, routed)           0.587     4.237    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X80Y119        LUT2 (Prop_lut2_I1_O)        0.150     4.387 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.500     4.887    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X80Y117        LUT6 (Prop_lut6_I0_O)        0.332     5.219 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.483     5.701    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X83Y118        LUT4 (Prop_lut4_I1_O)        0.124     5.825 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     5.825    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X83Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.375 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X83Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.489 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.489    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X83Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.823 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.407     7.230    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X83Y121        LUT3 (Prop_lut3_I0_O)        0.303     7.533 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     7.533    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X83Y121        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.708     7.887    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X83Y121        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247     8.134    
                         clock uncertainty           -0.083     8.051    
    SLICE_X83Y121        FDRE (Setup_fdre_C_D)        0.032     8.083    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.102ns (32.747%)  route 2.263ns (67.253%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.893     3.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X65Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDSE (Prop_fdse_C_Q)         0.419     3.606 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.597     4.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]
    SLICE_X64Y121        LUT2 (Prop_lut2_I1_O)        0.325     4.528 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=30, routed)          1.071     5.599    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X81Y124        LUT3 (Prop_lut3_I1_O)        0.358     5.957 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          0.595     6.552    ps/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[0]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.702     7.881    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.247     8.128    
                         clock uncertainty           -0.083     8.045    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.901     7.144    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.144    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 2.271ns (52.483%)  route 2.056ns (47.517%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 7.876 - 5.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.892     3.186    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X58Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.478     3.664 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          1.048     4.712    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[36]
    SLICE_X67Y122        LUT3 (Prop_lut3_I1_O)        0.326     5.038 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0/O
                         net (fo=1, routed)           0.332     5.371    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0_n_0
    SLICE_X64Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X64Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.219 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.219    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X64Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.532 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[3]
                         net (fo=1, routed)           0.676     7.207    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_0[3]
    SLICE_X62Y124        LUT3 (Prop_lut3_I0_O)        0.306     7.513 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0/O
                         net (fo=1, routed)           0.000     7.513    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0_n_0
    SLICE_X62Y124        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.697     7.876    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X62Y124        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247     8.123    
                         clock uncertainty           -0.083     8.040    
    SLICE_X62Y124        FDRE (Setup_fdre_C_D)        0.077     8.117    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 2.107ns (48.996%)  route 2.193ns (51.004%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 7.877 - 5.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.892     3.186    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X58Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.478     3.664 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/Q
                         net (fo=27, routed)          1.048     4.712    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[36]
    SLICE_X67Y122        LUT3 (Prop_lut3_I1_O)        0.326     5.038 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0/O
                         net (fo=1, routed)           0.332     5.371    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0_n_0
    SLICE_X64Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     6.105 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.105    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X64Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.344 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[2]
                         net (fo=1, routed)           0.813     7.156    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[2]
    SLICE_X65Y125        LUT3 (Prop_lut3_I0_O)        0.330     7.486 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.486    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1__0_n_0
    SLICE_X65Y125        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.698     7.877    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X65Y125        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.247     8.124    
                         clock uncertainty           -0.083     8.041    
    SLICE_X65Y125        FDRE (Setup_fdre_C_D)        0.075     8.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.529ns (35.997%)  route 2.719ns (64.003%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.893     3.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X65Y121        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.419     3.606 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          1.065     4.671    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X59Y121        LUT3 (Prop_lut3_I0_O)        0.327     4.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=27, routed)          0.657     5.655    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.332     5.987 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.631     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[2][1]
    SLICE_X57Y123        LUT4 (Prop_lut4_I0_O)        0.119     6.737 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[0]_i_2__0/O
                         net (fo=2, routed)           0.366     7.103    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[0]
    SLICE_X56Y123        LUT6 (Prop_lut6_I5_O)        0.332     7.435 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.435    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[0]
    SLICE_X56Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.696     7.875    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X56Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism              0.247     8.122    
                         clock uncertainty           -0.083     8.039    
    SLICE_X56Y123        FDRE (Setup_fdre_C_D)        0.029     8.068    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.428ns (33.556%)  route 2.828ns (66.444%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 7.883 - 5.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.893     3.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X65Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDSE (Prop_fdse_C_Q)         0.419     3.606 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.597     4.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]
    SLICE_X64Y121        LUT2 (Prop_lut2_I1_O)        0.325     4.528 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=30, routed)          1.071     5.599    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X81Y124        LUT3 (Prop_lut3_I1_O)        0.358     5.957 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          1.159     7.117    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr_4_sn_1
    SLICE_X81Y123        LUT6 (Prop_lut6_I0_O)        0.326     7.443 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1/O
                         net (fo=1, routed)           0.000     7.443    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_6
    SLICE_X81Y123        FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.704     7.883    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X81Y123        FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism              0.247     8.130    
                         clock uncertainty           -0.083     8.047    
    SLICE_X81Y123        FDRE (Setup_fdre_C_D)        0.029     8.076    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.428ns (33.564%)  route 2.827ns (66.436%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 7.883 - 5.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.893     3.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X65Y121        FDSE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDSE (Prop_fdse_C_Q)         0.419     3.606 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=27, routed)          0.597     4.203    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]
    SLICE_X64Y121        LUT2 (Prop_lut2_I1_O)        0.325     4.528 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=30, routed)          1.071     5.599    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X81Y124        LUT3 (Prop_lut3_I1_O)        0.358     5.957 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          1.158     7.116    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_araddr_4_sn_1
    SLICE_X81Y123        LUT6 (Prop_lut6_I0_O)        0.326     7.442 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1/O
                         net (fo=1, routed)           0.000     7.442    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_8
    SLICE_X81Y123        FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.704     7.883    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X81Y123        FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
                         clock pessimism              0.247     8.130    
                         clock uncertainty           -0.083     8.047    
    SLICE_X81Y123        FDRE (Setup_fdre_C_D)        0.031     8.078    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.529ns (36.022%)  route 2.716ns (63.978%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 7.875 - 5.000 ) 
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.893     3.187    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X65Y121        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.419     3.606 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          1.065     4.671    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X59Y121        LUT3 (Prop_lut3_I0_O)        0.327     4.998 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=27, routed)          0.657     5.655    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X57Y122        LUT6 (Prop_lut6_I1_O)        0.332     5.987 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0/O
                         net (fo=6, routed)           0.631     6.618    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r_reg[2][1]
    SLICE_X57Y123        LUT4 (Prop_lut4_I0_O)        0.119     6.737 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[0]_i_2__0/O
                         net (fo=2, routed)           0.363     7.100    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[0]
    SLICE_X56Y123        LUT6 (Prop_lut6_I0_O)        0.332     7.432 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.432    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[0]
    SLICE_X56Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088     6.088    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         1.696     7.875    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X56Y123        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism              0.247     8.122    
                         clock uncertainty           -0.083     8.039    
    SLICE_X56Y123        FDRE (Setup_fdre_C_D)        0.031     8.070    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  0.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.592%)  route 0.204ns (55.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.626     0.962    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_fdre_C_Q)         0.164     1.126 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=18, routed)          0.204     1.330    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y118        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.901     1.267    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y118        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.039     1.228    
    SLICE_X46Y118        SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.275    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.633     0.969    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y116        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X42Y117        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.902     1.268    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y117        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.286     0.982    
    SLICE_X42Y117        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.165    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.635%)  route 0.245ns (62.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.626     0.962    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_fdre_C_Q)         0.148     1.110 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.245     1.355    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X46Y118        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.901     1.267    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y118        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.039     1.228    
    SLICE_X46Y118        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.292    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.622%)  route 0.253ns (66.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.628     0.964    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X52Y117        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117        FDRE (Prop_fdre_C_Q)         0.128     1.092 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.253     1.345    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[25]
    SLICE_X47Y116        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.903     1.269    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X47Y116        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.017     1.247    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.653     0.989    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X55Y116        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.128     1.117 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.230    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X54Y116        SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.924     1.290    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X54Y116        SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.002    
    SLICE_X54Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.132    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.451%)  route 0.176ns (55.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.633     0.969    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X44Y116        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.176     1.286    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X42Y115        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.904     1.270    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y115        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.268     1.002    
    SLICE_X42Y115        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.185    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.633     0.969    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X47Y116        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.171     1.281    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X46Y115        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.904     1.270    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y115        SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.286     0.984    
    SLICE_X46Y115        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.167    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.047%)  route 0.299ns (67.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.627     0.963    ps/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  ps/system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  ps/system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=5, routed)           0.299     1.403    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X50Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.896     1.262    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y119        FDRE (Hold_fdre_C_D)         0.063     1.286    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.392%)  route 0.311ns (62.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.627     0.963    ps/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y122        FDRE                                         r  ps/system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141     1.104 f  ps/system_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=5, routed)           0.311     1.415    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X50Y119        LUT2 (Prop_lut2_I1_O)        0.045     1.460 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.460    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_1
    SLICE_X50Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.896     1.262    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X50Y119        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y119        FDRE (Hold_fdre_C_D)         0.120     1.343    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.660     0.996    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X85Y116        FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.101     1.238    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X82Y116        SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=966, routed)         0.931     1.297    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X82Y116        SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.287     1.010    
    SLICE_X82Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  i_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X67Y124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X62Y124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X67Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_idelayctrl/REFCLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X42Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X42Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X42Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X42Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X42Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X42Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X42Y121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.980         2.500       1.520      SLICE_X46Y122    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.000       2.333      ILOGIC_X1Y88  i_daisy/i_rx/i_iserdese/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.000       2.333      ILOGIC_X1Y88  i_daisy/i_rx/i_iserdese/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         4.000       2.334      BUFIO_X1Y5    i_daisy/i_rx/i_BUFIO_clk/I
Min Period  n/a     BUFR/I          n/a            1.666         4.000       2.334      BUFR_X1Y5     i_daisy/i_rx/i_BUFR_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.606ns (15.814%)  route 3.226ns (84.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          2.208     9.047    i_daisy/i_test/clear
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[12]/C
                         clock pessimism              0.317    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X65Y113        FDRE (Setup_fdre_C_R)       -0.660    12.531    i_daisy/i_test/rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.606ns (15.814%)  route 3.226ns (84.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          2.208     9.047    i_daisy/i_test/clear
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[13]/C
                         clock pessimism              0.317    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X65Y113        FDRE (Setup_fdre_C_R)       -0.660    12.531    i_daisy/i_test/rx_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.606ns (15.814%)  route 3.226ns (84.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          2.208     9.047    i_daisy/i_test/clear
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[14]/C
                         clock pessimism              0.317    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X65Y113        FDRE (Setup_fdre_C_R)       -0.660    12.531    i_daisy/i_test/rx_dat_reg[14]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.606ns (15.814%)  route 3.226ns (84.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          2.208     9.047    i_daisy/i_test/clear
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dat_reg[15]/C
                         clock pessimism              0.317    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X65Y113        FDRE (Setup_fdre_C_R)       -0.660    12.531    i_daisy/i_test/rx_dat_reg[15]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dv_reg/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.606ns (15.814%)  route 3.226ns (84.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          2.208     9.047    i_daisy/i_test/clear
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X65Y113        FDRE                                         r  i_daisy/i_test/rx_dv_reg/C
                         clock pessimism              0.317    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X65Y113        FDRE (Setup_fdre_C_R)       -0.660    12.531    i_daisy/i_test/rx_dv_reg
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dv_n_reg/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.606ns (15.814%)  route 3.226ns (84.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          2.208     9.047    i_daisy/clear
    SLICE_X65Y113        FDRE                                         r  i_daisy/rxp_dv_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.710    12.909    i_daisy/i_rx_n_1
    SLICE_X65Y113        FDRE                                         r  i_daisy/rxp_dv_n_reg/C
                         clock pessimism              0.317    13.226    
                         clock uncertainty           -0.035    13.191    
    SLICE_X65Y113        FDRE (Setup_fdre_C_R)       -0.660    12.531    i_daisy/rxp_dv_n_reg
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_inc_reg/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.606ns (17.169%)  route 2.924ns (82.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.905     8.745    i_daisy/i_test/clear
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
                         clock pessimism              0.317    13.227    
                         clock uncertainty           -0.035    13.192    
    SLICE_X62Y111        FDRE (Setup_fdre_C_R)       -0.755    12.437    i_daisy/i_test/rx_dat_inc_reg
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.606ns (17.169%)  route 2.924ns (82.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.905     8.745    i_daisy/i_test/clear
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_reg[10]/C
                         clock pessimism              0.317    13.227    
                         clock uncertainty           -0.035    13.192    
    SLICE_X62Y111        FDRE (Setup_fdre_C_R)       -0.755    12.437    i_daisy/i_test/rx_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.606ns (17.169%)  route 2.924ns (82.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.905     8.745    i_daisy/i_test/clear
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_reg[11]/C
                         clock pessimism              0.317    13.227    
                         clock uncertainty           -0.035    13.192    
    SLICE_X62Y111        FDRE (Setup_fdre_C_R)       -0.755    12.437    i_daisy/i_test/rx_dat_reg[11]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.606ns (17.169%)  route 2.924ns (82.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.914     0.914 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.424    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.456 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.945     3.401    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     3.502 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.713     5.215    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X57Y98         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     5.671 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           1.019     6.690    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X58Y104        LUT1 (Prop_lut1_I0_O)        0.150     6.840 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.905     8.745    i_daisy/i_test/clear
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.872     8.872 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.331    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    10.250 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.858    11.108    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.199 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         1.711    12.910    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X62Y111        FDRE                                         r  i_daisy/i_test/rx_dat_reg[8]/C
                         clock pessimism              0.317    13.227    
                         clock uncertainty           -0.035    13.192    
    SLICE_X62Y111        FDRE (Setup_fdre_C_R)       -0.755    12.437    i_daisy/i_test/rx_dat_reg[8]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  3.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_or_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.568%)  route 0.320ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.580     1.710    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X65Y97         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141     1.851 r  i_daisy/i_rx/par_dat_r_reg[12]/Q
                         net (fo=3, routed)           0.320     2.171    i_daisy/i_rx/par_dat_r[12]
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.934     2.402    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[12]/C
                         clock pessimism             -0.343     2.059    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.047     2.106    i_daisy/i_rx/par_dat_or_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_or_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.396%)  route 0.358ns (68.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.580     1.710    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X66Y99         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.874 r  i_daisy/i_rx/par_dat_r_reg[9]/Q
                         net (fo=3, routed)           0.358     2.232    i_daisy/i_rx/par_dat_r[9]
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.934     2.402    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[9]/C
                         clock pessimism             -0.343     2.059    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.076     2.135    i_daisy/i_rx/par_dat_or_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_or_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.148ns (29.880%)  route 0.347ns (70.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.579     1.709    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X66Y96         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.148     1.857 r  i_daisy/i_rx/par_dat_r_reg[8]/Q
                         net (fo=3, routed)           0.347     2.204    i_daisy/i_rx/par_dat_r[8]
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.934     2.402    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[8]/C
                         clock pessimism             -0.343     2.059    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.018     2.077    i_daisy/i_rx/par_dat_or_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_train_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dv_or_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.635%)  route 0.331ns (57.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.578     1.708    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X58Y99         FDRE                                         r  i_daisy/i_rx/par_train_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.148     1.856 f  i_daisy/i_rx/par_train_reg/Q
                         net (fo=6, routed)           0.331     2.187    i_daisy/i_rx/par_train
    SLICE_X67Y103        LUT3 (Prop_lut3_I0_O)        0.098     2.285 r  i_daisy/i_rx/par_dv_or_i_1/O
                         net (fo=1, routed)           0.000     2.285    i_daisy/i_rx/par_dv_or0
    SLICE_X67Y103        FDRE                                         r  i_daisy/i_rx/par_dv_or_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.934     2.402    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X67Y103        FDRE                                         r  i_daisy/i_rx/par_dv_or_reg/C
                         clock pessimism             -0.343     2.059    
    SLICE_X67Y103        FDRE (Hold_fdre_C_D)         0.091     2.150    i_daisy/i_rx/par_dv_or_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.321     1.131    i_daisy/i_rx/par_clk
    SLICE_X67Y96         FDRE                                         r  i_daisy/i_rx/par_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDRE (Prop_fdre_C_Q)         0.141     1.272 r  i_daisy/i_rx/par_dat_reg[12]/Q
                         net (fo=2, routed)           0.070     1.343    i_daisy/i_rx/par_dat_reg_n_0_[12]
    SLICE_X67Y96         FDRE                                         r  i_daisy/i_rx/par_dat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.359     1.466    i_daisy/i_rx/par_clk
    SLICE_X67Y96         FDRE                                         r  i_daisy/i_rx/par_dat_reg[8]/C
                         clock pessimism             -0.335     1.131    
    SLICE_X67Y96         FDRE (Hold_fdre_C_D)         0.076     1.207    i_daisy/i_rx/par_dat_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.831%)  route 0.126ns (47.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.654     1.784    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X55Y113        FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.141     1.925 r  i_daisy/i_test/rx_err_cnt_reg[30]/Q
                         net (fo=2, routed)           0.126     2.051    i_daisy/i_test/rx_err_cnt_reg[30]
    SLICE_X56Y113        FDRE                                         r  i_daisy/i_test/stat_err_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.928     2.396    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X56Y113        FDRE                                         r  i_daisy/i_test/stat_err_o_reg[30]/C
                         clock pessimism             -0.576     1.820    
    SLICE_X56Y113        FDRE (Hold_fdre_C_D)         0.071     1.891    i_daisy/i_test/stat_err_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.556%)  route 0.127ns (47.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.656     1.786    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X55Y110        FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141     1.927 r  i_daisy/i_test/rx_err_cnt_reg[16]/Q
                         net (fo=2, routed)           0.127     2.055    i_daisy/i_test/rx_err_cnt_reg[16]
    SLICE_X57Y109        FDRE                                         r  i_daisy/i_test/stat_err_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X57Y109        FDRE                                         r  i_daisy/i_test/stat_err_o_reg[16]/C
                         clock pessimism             -0.576     1.824    
    SLICE_X57Y109        FDRE (Hold_fdre_C_D)         0.070     1.894    i_daisy/i_test/stat_err_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_or_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.186%)  route 0.401ns (75.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.580     1.710    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X65Y97         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.128     1.838 r  i_daisy/i_rx/par_dat_r_reg[14]/Q
                         net (fo=3, routed)           0.401     2.239    i_daisy/i_rx/par_dat_r[14]
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.934     2.402    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X63Y106        FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[14]/C
                         clock pessimism             -0.343     2.059    
    SLICE_X63Y106        FDRE (Hold_fdre_C_D)         0.018     2.077    i_daisy/i_rx/par_dat_or_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.633     1.763    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X53Y109        FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  i_daisy/i_test/rx_dat_cnt_reg[12]/Q
                         net (fo=2, routed)           0.111     2.016    i_daisy/i_test/rx_dat_cnt_reg[12]
    SLICE_X51Y108        FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.905     2.373    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X51Y108        FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[12]/C
                         clock pessimism             -0.594     1.779    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.070     1.849    i_daisy/i_test/stat_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.433%)  route 0.133ns (48.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.333     0.333 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.539    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.810 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.294     1.104    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.130 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.657     1.787    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X55Y108        FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.141     1.928 r  i_daisy/i_test/rx_err_cnt_reg[8]/Q
                         net (fo=2, routed)           0.133     2.062    i_daisy/i_test/rx_err_cnt_reg[8]
    SLICE_X56Y107        FDRE                                         r  i_daisy/i_test/stat_err_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.675    i_daisy/i_rx/rxs_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.107 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.332     1.439    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.468 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=231, routed)         0.932     2.400    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X56Y107        FDRE                                         r  i_daisy/i_test/stat_err_o_reg[8]/C
                         clock pessimism             -0.576     1.824    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.070     1.894    i_daisy/i_test/stat_err_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  i_daisy/i_rx/i_parclk_buf/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         8.000       6.333      ILOGIC_X1Y88    i_daisy/i_rx/i_iserdese/CLKDIV
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X67Y99    i_daisy/i_rx/bitslip_l_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[2]__0/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X67Y96    i_daisy/i_rx/bitslip_r_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X67Y96    i_daisy/i_rx/bitslip_reg/C
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X55Y106   i_daisy/i_test/rx_err_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X55Y106   i_daisy/i_test/rx_err_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X55Y106   i_daisy/i_test/rx_err_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X55Y106   i_daisy/i_test/rx_err_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y106   i_daisy/i_test/stat_dat_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y106   i_daisy/i_test/stat_dat_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y106   i_daisy/i_test/stat_err_o_reg[11]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X54Y104   i_daisy/i_test/stat_err_o_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X66Y98    i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X58Y104   i_daisy/i_rx/bitslip_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X57Y99    i_daisy/i_rx/nibslip_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X57Y99    i_daisy/i_rx/nibslip_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X57Y99    i_daisy/i_rx/nibslip_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X58Y99    i_daisy/i_rx/par_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_0
  To Clock:  adc_clk_01

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[5].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.456ns (15.912%)  route 2.410ns (84.088%))
  Logic Levels:           0  
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 12.693 - 8.000 ) 
    Source Clock Delay      (SCD):    8.798ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.715     8.798    i_hk/adc_clk_01
    SLICE_X83Y82         FDRE                                         r  i_hk/idly_rst_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.456     9.254 r  i_hk/idly_rst_o_reg[12]/Q
                         net (fo=1, routed)           2.410    11.664    idly_rst[12]
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.687    12.693    adc_clk_in_0_BUFG
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/C
                         clock pessimism              0.252    12.945    
                         clock uncertainty           -0.166    12.779    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.682    channels[1].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -11.664    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[5].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.518ns (18.776%)  route 2.241ns (81.224%))
  Logic Levels:           0  
  Clock Path Skew:        -3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 12.693 - 8.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.714     8.797    i_hk/adc_clk_01
    SLICE_X86Y81         FDRE                                         r  i_hk/idly_ce_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.518     9.315 r  i_hk/idly_ce_o_reg[12]/Q
                         net (fo=1, routed)           2.241    11.556    idly_ce[12]
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.687    12.693    adc_clk_in_0_BUFG
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/C
                         clock pessimism              0.252    12.945    
                         clock uncertainty           -0.166    12.779    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.576    channels[1].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[5].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.929%)  route 2.238ns (83.071%))
  Logic Levels:           0  
  Clock Path Skew:        -3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 12.693 - 8.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.714     8.797    i_hk/adc_clk_01
    SLICE_X89Y81         FDRE                                         r  i_hk/idly_inc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.456     9.253 r  i_hk/idly_inc_o_reg[12]/Q
                         net (fo=1, routed)           2.238    11.491    idly_inc[12]
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.687    12.693    adc_clk_in_0_BUFG
    IDELAY_X1Y56         IDELAYE2                                     r  channels[1].adc_decode[5].i_dly/C
                         clock pessimism              0.252    12.945    
                         clock uncertainty           -0.166    12.779    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.627    channels[1].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[3].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.456ns (18.117%)  route 2.061ns (81.883%))
  Logic Levels:           0  
  Clock Path Skew:        -3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.796ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.713     8.796    i_hk/adc_clk_01
    SLICE_X83Y81         FDRE                                         r  i_hk/idly_inc_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.456     9.252 r  i_hk/idly_inc_o_reg[10]/Q
                         net (fo=1, routed)           2.061    11.313    idly_inc[10]
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.622    channels[1].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[1].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.456ns (17.954%)  route 2.084ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.799ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.716     8.799    i_hk/adc_clk_01
    SLICE_X83Y83         FDRE                                         r  i_hk/idly_rst_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456     9.255 r  i_hk/idly_rst_o_reg[8]/Q
                         net (fo=1, routed)           2.084    11.339    idly_rst[8]
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y63         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.677    channels[1].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[6].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.456ns (18.358%)  route 2.028ns (81.642%))
  Logic Levels:           0  
  Clock Path Skew:        -3.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    8.796ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.713     8.796    i_hk/adc_clk_01
    SLICE_X85Y81         FDRE                                         r  i_hk/idly_inc_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     9.252 r  i_hk/idly_inc_o_reg[13]/Q
                         net (fo=1, routed)           2.028    11.280    idly_inc[13]
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.680    12.686    adc_clk_in_0_BUFG
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/C
                         clock pessimism              0.252    12.938    
                         clock uncertainty           -0.166    12.772    
    IDELAY_X1Y66         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.620    channels[1].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[6].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.456ns (18.043%)  route 2.071ns (81.957%))
  Logic Levels:           0  
  Clock Path Skew:        -3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    8.799ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.716     8.799    i_hk/adc_clk_01
    SLICE_X83Y83         FDRE                                         r  i_hk/idly_rst_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456     9.255 r  i_hk/idly_rst_o_reg[13]/Q
                         net (fo=1, routed)           2.071    11.327    idly_rst[13]
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.680    12.686    adc_clk_in_0_BUFG
    IDELAY_X1Y66         IDELAYE2                                     r  channels[1].adc_decode[6].i_dly/C
                         clock pessimism              0.252    12.938    
                         clock uncertainty           -0.166    12.772    
    IDELAY_X1Y66         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.675    channels[1].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[1].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.518ns (21.387%)  route 1.904ns (78.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.714     8.797    i_hk/adc_clk_01
    SLICE_X86Y81         FDRE                                         r  i_hk/idly_ce_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.518     9.315 r  i_hk/idly_ce_o_reg[8]/Q
                         net (fo=1, routed)           1.904    11.219    idly_ce[8]
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y63         IDELAYE2                                     r  channels[1].adc_decode[1].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y63         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.571    channels[1].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[4].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.456ns (18.246%)  route 2.043ns (81.754%))
  Logic Levels:           0  
  Clock Path Skew:        -3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    8.800ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.717     8.800    i_hk/adc_clk_01
    SLICE_X83Y84         FDRE                                         r  i_hk/idly_rst_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y84         FDRE (Prop_fdre_C_Q)         0.456     9.256 r  i_hk/idly_rst_o_reg[11]/Q
                         net (fo=1, routed)           2.043    11.300    idly_rst[11]
    IDELAY_X1Y65         IDELAYE2                                     r  channels[1].adc_decode[4].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.681    12.687    adc_clk_in_0_BUFG
    IDELAY_X1Y65         IDELAYE2                                     r  channels[1].adc_decode[4].i_dly/C
                         clock pessimism              0.252    12.939    
                         clock uncertainty           -0.166    12.773    
    IDELAY_X1Y65         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.676    channels[1].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -11.300    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 i_hk/idly_rst_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[3].i_dly/LD
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_01 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.298%)  route 2.036ns (81.702%))
  Logic Levels:           0  
  Clock Path Skew:        -3.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 12.688 - 8.000 ) 
    Source Clock Delay      (SCD):    8.799ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.716     8.799    i_hk/adc_clk_01
    SLICE_X83Y83         FDRE                                         r  i_hk/idly_rst_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.456     9.255 r  i_hk/idly_rst_o_reg[10]/Q
                         net (fo=1, routed)           2.036    11.292    idly_rst[10]
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/LD
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.682    12.688    adc_clk_in_0_BUFG
    IDELAY_X1Y64         IDELAYE2                                     r  channels[1].adc_decode[3].i_dly/C
                         clock pessimism              0.252    12.940    
                         clock uncertainty           -0.166    12.774    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    12.677    channels[1].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  1.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[2].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.402%)  route 0.413ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.602     2.866    i_hk/adc_clk_01
    SLICE_X100Y80        FDRE                                         r  i_hk/idly_inc_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.164     3.030 r  i_hk/idly_inc_o_reg[9]/Q
                         net (fo=1, routed)           0.413     3.444    idly_inc[9]
    IDELAY_X1Y80         IDELAYE2                                     r  channels[1].adc_decode[2].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.900     2.062    adc_clk_in_0_BUFG
    IDELAY_X1Y80         IDELAYE2                                     r  channels[1].adc_decode[2].i_dly/C
                         clock pessimism             -0.091     1.971    
                         clock uncertainty            0.166     2.137    
    IDELAY_X1Y80         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.179    channels[1].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[5].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.947%)  route 0.473ns (77.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.608     2.872    i_hk/adc_clk_01
    SLICE_X97Y91         FDRE                                         r  i_hk/idly_ce_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     3.013 r  i_hk/idly_ce_o_reg[5]/Q
                         net (fo=1, routed)           0.473     3.487    idly_ce[5]
    IDELAY_X1Y91         IDELAYE2                                     r  channels[0].adc_decode[5].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.909     2.071    adc_clk_in_0_BUFG
    IDELAY_X1Y91         IDELAYE2                                     r  channels[0].adc_decode[5].i_dly/C
                         clock pessimism             -0.091     1.980    
                         clock uncertainty            0.166     2.146    
    IDELAY_X1Y91         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.197    channels[0].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[5].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.947%)  route 0.473ns (77.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.608     2.872    i_hk/adc_clk_01
    SLICE_X97Y91         FDRE                                         r  i_hk/idly_inc_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     3.013 r  i_hk/idly_inc_o_reg[5]/Q
                         net (fo=1, routed)           0.473     3.487    idly_inc[5]
    IDELAY_X1Y91         IDELAYE2                                     r  channels[0].adc_decode[5].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.909     2.071    adc_clk_in_0_BUFG
    IDELAY_X1Y91         IDELAYE2                                     r  channels[0].adc_decode[5].i_dly/C
                         clock pessimism             -0.091     1.980    
                         clock uncertainty            0.166     2.146    
    IDELAY_X1Y91         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.188    channels[0].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[2].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.114%)  route 0.464ns (73.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.602     2.866    i_hk/adc_clk_01
    SLICE_X100Y80        FDRE                                         r  i_hk/idly_ce_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_fdre_C_Q)         0.164     3.030 r  i_hk/idly_ce_o_reg[9]/Q
                         net (fo=1, routed)           0.464     3.494    idly_ce[9]
    IDELAY_X1Y80         IDELAYE2                                     r  channels[1].adc_decode[2].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.900     2.062    adc_clk_in_0_BUFG
    IDELAY_X1Y80         IDELAYE2                                     r  channels[1].adc_decode[2].i_dly/C
                         clock pessimism             -0.091     1.971    
                         clock uncertainty            0.166     2.137    
    IDELAY_X1Y80         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.188    channels[1].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[6].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.345%)  route 0.459ns (73.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.609     2.873    i_hk/adc_clk_01
    SLICE_X94Y93         FDRE                                         r  i_hk/idly_inc_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_fdre_C_Q)         0.164     3.037 r  i_hk/idly_inc_o_reg[6]/Q
                         net (fo=1, routed)           0.459     3.496    idly_inc[6]
    IDELAY_X1Y93         IDELAYE2                                     r  channels[0].adc_decode[6].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.910     2.072    adc_clk_in_0_BUFG
    IDELAY_X1Y93         IDELAYE2                                     r  channels[0].adc_decode[6].i_dly/C
                         clock pessimism             -0.091     1.981    
                         clock uncertainty            0.166     2.147    
    IDELAY_X1Y93         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.189    channels[0].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[1].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.345%)  route 0.459ns (73.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.605     2.869    i_hk/adc_clk_01
    SLICE_X94Y86         FDRE                                         r  i_hk/idly_inc_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y86         FDRE (Prop_fdre_C_Q)         0.164     3.033 r  i_hk/idly_inc_o_reg[1]/Q
                         net (fo=1, routed)           0.459     3.492    idly_inc[1]
    IDELAY_X1Y86         IDELAYE2                                     r  channels[0].adc_decode[1].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.905     2.067    adc_clk_in_0_BUFG
    IDELAY_X1Y86         IDELAYE2                                     r  channels[0].adc_decode[1].i_dly/C
                         clock pessimism             -0.091     1.976    
                         clock uncertainty            0.166     2.142    
    IDELAY_X1Y86         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.184    channels[0].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[6].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.164ns (25.727%)  route 0.473ns (74.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.609     2.873    i_hk/adc_clk_01
    SLICE_X96Y93         FDRE                                         r  i_hk/idly_ce_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y93         FDRE (Prop_fdre_C_Q)         0.164     3.037 r  i_hk/idly_ce_o_reg[6]/Q
                         net (fo=1, routed)           0.473     3.511    idly_ce[6]
    IDELAY_X1Y93         IDELAYE2                                     r  channels[0].adc_decode[6].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.910     2.072    adc_clk_in_0_BUFG
    IDELAY_X1Y93         IDELAYE2                                     r  channels[0].adc_decode[6].i_dly/C
                         clock pessimism             -0.091     1.981    
                         clock uncertainty            0.166     2.147    
    IDELAY_X1Y93         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.198    channels[0].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.314ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[1].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.164ns (25.727%)  route 0.473ns (74.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.605     2.869    i_hk/adc_clk_01
    SLICE_X96Y86         FDRE                                         r  i_hk/idly_ce_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.164     3.033 r  i_hk/idly_ce_o_reg[1]/Q
                         net (fo=1, routed)           0.473     3.507    idly_ce[1]
    IDELAY_X1Y86         IDELAYE2                                     r  channels[0].adc_decode[1].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.905     2.067    adc_clk_in_0_BUFG
    IDELAY_X1Y86         IDELAYE2                                     r  channels[0].adc_decode[1].i_dly/C
                         clock pessimism             -0.091     1.976    
                         clock uncertainty            0.166     2.142    
    IDELAY_X1Y86         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.193    channels[0].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[1].adc_decode[0].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.164ns (25.777%)  route 0.472ns (74.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.601     2.865    i_hk/adc_clk_01
    SLICE_X98Y79         FDRE                                         r  i_hk/idly_inc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y79         FDRE (Prop_fdre_C_Q)         0.164     3.029 r  i_hk/idly_inc_o_reg[7]/Q
                         net (fo=1, routed)           0.472     3.502    idly_inc[7]
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.899     2.061    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
                         clock pessimism             -0.091     1.970    
                         clock uncertainty            0.166     2.136    
    IDELAY_X1Y79         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.178    channels[1].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[0].adc_decode[2].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_01
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_01 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.786%)  route 0.506ns (78.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.605     2.869    i_hk/adc_clk_01
    SLICE_X95Y85         FDRE                                         r  i_hk/idly_ce_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y85         FDRE (Prop_fdre_C_Q)         0.141     3.010 r  i_hk/idly_ce_o_reg[2]/Q
                         net (fo=1, routed)           0.506     3.517    idly_ce[2]
    IDELAY_X1Y84         IDELAYE2                                     r  channels[0].adc_decode[2].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.904     2.066    adc_clk_in_0_BUFG
    IDELAY_X1Y84         IDELAYE2                                     r  channels[0].adc_decode[2].i_dly/C
                         clock pessimism             -0.091     1.975    
                         clock uncertainty            0.166     2.141    
    IDELAY_X1Y84         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.192    channels[0].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  1.325    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_01
  To Clock:  pll_adc_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 1.351ns (21.121%)  route 5.045ns (78.879%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.999ns = ( 15.999 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.861     5.119    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.751     5.870 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[4]
                         net (fo=1, routed)           3.344     9.215    ps/axi_slave_gp0/CNTVALUEOUT[4]
    SLICE_X62Y84         LUT4 (Prop_lut4_I3_O)        0.148     9.363 r  ps/axi_slave_gp0/sys_rdata[4]_i_8__1/O
                         net (fo=1, routed)           1.061    10.423    ps/axi_slave_gp0/sys_rdata[4]_i_8__1_n_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I4_O)        0.328    10.751 r  ps/axi_slave_gp0/sys_rdata[4]_i_4__1/O
                         net (fo=1, routed)           0.640    11.392    ps/axi_slave_gp0/sys_rdata[4]_i_4__1_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I2_O)        0.124    11.516 r  ps/axi_slave_gp0/sys_rdata[4]_i_1__1/O
                         net (fo=1, routed)           0.000    11.516    i_hk/D[4]
    SLICE_X57Y96         FDRE                                         r  i_hk/sys_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.540    15.999    i_hk/adc_clk_01
    SLICE_X57Y96         FDRE                                         r  i_hk/sys_rdata_reg[4]/C
                         clock pessimism              0.252    16.251    
                         clock uncertainty           -0.166    16.085    
    SLICE_X57Y96         FDRE (Setup_fdre_C_D)        0.029    16.114    i_hk/sys_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 1.351ns (22.559%)  route 4.638ns (77.441%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 16.068 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.853     5.111    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.751     5.862 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[2]
                         net (fo=1, routed)           3.186     9.048    ps/axi_slave_gp0/sys_rdata[4]_i_2__1_1[2]
    SLICE_X90Y98         LUT5 (Prop_lut5_I0_O)        0.148     9.196 r  ps/axi_slave_gp0/sys_rdata[2]_i_6__1/O
                         net (fo=1, routed)           0.824    10.020    ps/axi_slave_gp0/sys_rdata[2]_i_6__1_n_0
    SLICE_X90Y98         LUT6 (Prop_lut6_I4_O)        0.328    10.348 r  ps/axi_slave_gp0/sys_rdata[2]_i_2__1/O
                         net (fo=1, routed)           0.628    10.976    ps/axi_slave_gp0/sys_rdata[2]_i_2__1_n_0
    SLICE_X90Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  ps/axi_slave_gp0/sys_rdata[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.100    i_hk/D[2]
    SLICE_X90Y97         FDRE                                         r  i_hk/sys_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.609    16.068    i_hk/adc_clk_01
    SLICE_X90Y97         FDRE                                         r  i_hk/sys_rdata_reg[2]/C
                         clock pessimism              0.252    16.320    
                         clock uncertainty           -0.166    16.154    
    SLICE_X90Y97         FDRE (Setup_fdre_C_D)        0.081    16.235    i_hk/sys_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         16.235    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.999ns (17.075%)  route 4.852ns (82.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 16.008 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.861     5.119    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.751     5.870 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[0]
                         net (fo=1, routed)           3.778     9.649    ps/axi_slave_gp0/CNTVALUEOUT[0]
    SLICE_X83Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.773 r  ps/axi_slave_gp0/sys_rdata[0]_i_5__1/O
                         net (fo=1, routed)           1.074    10.846    ps/axi_slave_gp0/sys_rdata[0]_i_5__1_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I4_O)        0.124    10.970 r  ps/axi_slave_gp0/sys_rdata[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.970    i_hk/D[0]
    SLICE_X83Y94         FDRE                                         r  i_hk/sys_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.549    16.008    i_hk/adc_clk_01
    SLICE_X83Y94         FDRE                                         r  i_hk/sys_rdata_reg[0]/C
                         clock pessimism              0.252    16.260    
                         clock uncertainty           -0.166    16.094    
    SLICE_X83Y94         FDRE (Setup_fdre_C_D)        0.029    16.123    i_hk/sys_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         16.123    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.353ns (22.793%)  route 4.583ns (77.207%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 16.067 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.853     5.111    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.751     5.862 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[1]
                         net (fo=1, routed)           3.174     9.037    ps/axi_slave_gp0/sys_rdata[4]_i_2__1_1[1]
    SLICE_X90Y97         LUT5 (Prop_lut5_I0_O)        0.150     9.187 r  ps/axi_slave_gp0/sys_rdata[1]_i_6__1/O
                         net (fo=1, routed)           0.851    10.037    ps/axi_slave_gp0/sys_rdata[1]_i_6__1_n_0
    SLICE_X90Y97         LUT6 (Prop_lut6_I4_O)        0.328    10.365 r  ps/axi_slave_gp0/sys_rdata[1]_i_2/O
                         net (fo=1, routed)           0.558    10.923    ps/axi_slave_gp0/sys_rdata[1]_i_2_n_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.047 r  ps/axi_slave_gp0/sys_rdata[1]_i_1__1/O
                         net (fo=1, routed)           0.000    11.047    i_hk/D[1]
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.608    16.067    i_hk/adc_clk_01
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[1]/C
                         clock pessimism              0.252    16.319    
                         clock uncertainty           -0.166    16.153    
    SLICE_X90Y96         FDRE (Setup_fdre_C_D)        0.077    16.230    i_hk/sys_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         16.230    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 1.123ns (20.057%)  route 4.476ns (79.943%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 16.067 - 8.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.853     5.111    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.751     5.862 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[3]
                         net (fo=1, routed)           3.241     9.103    ps/axi_slave_gp0/sys_rdata[4]_i_2__1_1[3]
    SLICE_X91Y97         LUT6 (Prop_lut6_I4_O)        0.124     9.227 r  ps/axi_slave_gp0/sys_rdata[3]_i_7__0/O
                         net (fo=1, routed)           0.481     9.708    ps/axi_slave_gp0/sys_rdata[3]_i_7__0_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.832 r  ps/axi_slave_gp0/sys_rdata[3]_i_2__1/O
                         net (fo=1, routed)           0.755    10.586    ps/axi_slave_gp0/sys_rdata[3]_i_2__1_n_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  ps/axi_slave_gp0/sys_rdata[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.710    i_hk/D[3]
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.608    16.067    i_hk/adc_clk_01
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[3]/C
                         clock pessimism              0.252    16.319    
                         clock uncertainty           -0.166    16.153    
    SLICE_X90Y96         FDRE (Setup_fdre_C_D)        0.081    16.234    i_hk/sys_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         16.234    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  5.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.403ns (18.210%)  route 1.810ns (81.790%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.629     1.700    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[3])
                                                      0.268     1.968 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[3]
                         net (fo=1, routed)           1.367     3.335    ps/axi_slave_gp0/sys_rdata[4]_i_2__1_1[3]
    SLICE_X91Y97         LUT6 (Prop_lut6_I4_O)        0.045     3.380 r  ps/axi_slave_gp0/sys_rdata[3]_i_7__0/O
                         net (fo=1, routed)           0.165     3.544    ps/axi_slave_gp0/sys_rdata[3]_i_7__0_n_0
    SLICE_X91Y97         LUT6 (Prop_lut6_I5_O)        0.045     3.589 r  ps/axi_slave_gp0/sys_rdata[3]_i_2__1/O
                         net (fo=1, routed)           0.279     3.868    ps/axi_slave_gp0/sys_rdata[3]_i_2__1_n_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I0_O)        0.045     3.913 r  ps/axi_slave_gp0/sys_rdata[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.913    i_hk/D[3]
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.878     3.553    i_hk/adc_clk_01
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[3]/C
                         clock pessimism             -0.091     3.462    
                         clock uncertainty            0.166     3.628    
    SLICE_X90Y96         FDRE (Hold_fdre_C_D)         0.121     3.749    i_hk/sys_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.749    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.358ns (15.821%)  route 1.905ns (84.179%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.634     1.705    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[1])
                                                      0.268     1.973 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[1]
                         net (fo=1, routed)           1.476     3.449    ps/axi_slave_gp0/CNTVALUEOUT[1]
    SLICE_X90Y95         LUT6 (Prop_lut6_I5_O)        0.045     3.494 r  ps/axi_slave_gp0/sys_rdata[1]_i_5__1/O
                         net (fo=1, routed)           0.429     3.923    ps/axi_slave_gp0/sys_rdata[1]_i_5__1_n_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I3_O)        0.045     3.968 r  ps/axi_slave_gp0/sys_rdata[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.968    i_hk/D[1]
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.878     3.553    i_hk/adc_clk_01
    SLICE_X90Y96         FDRE                                         r  i_hk/sys_rdata_reg[1]/C
                         clock pessimism             -0.091     3.462    
                         clock uncertainty            0.166     3.628    
    SLICE_X90Y96         FDRE (Hold_fdre_C_D)         0.120     3.748    i_hk/sys_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.968    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.467ns (19.892%)  route 1.881ns (80.108%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.629     1.700    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.268     1.968 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[2]
                         net (fo=1, routed)           1.370     3.338    ps/axi_slave_gp0/sys_rdata[4]_i_2__1_1[2]
    SLICE_X90Y98         LUT5 (Prop_lut5_I0_O)        0.043     3.381 r  ps/axi_slave_gp0/sys_rdata[2]_i_6__1/O
                         net (fo=1, routed)           0.286     3.666    ps/axi_slave_gp0/sys_rdata[2]_i_6__1_n_0
    SLICE_X90Y98         LUT6 (Prop_lut6_I4_O)        0.111     3.777 r  ps/axi_slave_gp0/sys_rdata[2]_i_2__1/O
                         net (fo=1, routed)           0.225     4.003    ps/axi_slave_gp0/sys_rdata[2]_i_2__1_n_0
    SLICE_X90Y97         LUT6 (Prop_lut6_I0_O)        0.045     4.048 r  ps/axi_slave_gp0/sys_rdata[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.048    i_hk/D[2]
    SLICE_X90Y97         FDRE                                         r  i_hk/sys_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.879     3.554    i_hk/adc_clk_01
    SLICE_X90Y97         FDRE                                         r  i_hk/sys_rdata_reg[2]/C
                         clock pessimism             -0.091     3.463    
                         clock uncertainty            0.166     3.629    
    SLICE_X90Y97         FDRE (Hold_fdre_C_D)         0.121     3.750    i_hk/sys_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           4.048    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 channels[0].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.358ns (15.393%)  route 1.968ns (84.607%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.634     1.705    adc_clk_in_0_BUFG
    IDELAY_X1Y85         IDELAYE2                                     r  channels[0].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[0])
                                                      0.268     1.973 r  channels[0].adc_decode[0].i_dly/CNTVALUEOUT[0]
                         net (fo=1, routed)           1.575     3.548    ps/axi_slave_gp0/CNTVALUEOUT[0]
    SLICE_X83Y94         LUT6 (Prop_lut6_I2_O)        0.045     3.593 r  ps/axi_slave_gp0/sys_rdata[0]_i_5__1/O
                         net (fo=1, routed)           0.393     3.985    ps/axi_slave_gp0/sys_rdata[0]_i_5__1_n_0
    SLICE_X83Y94         LUT6 (Prop_lut6_I4_O)        0.045     4.030 r  ps/axi_slave_gp0/sys_rdata[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.030    i_hk/D[0]
    SLICE_X83Y94         FDRE                                         r  i_hk/sys_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.854     3.529    i_hk/adc_clk_01
    SLICE_X83Y94         FDRE                                         r  i_hk/sys_rdata_reg[0]/C
                         clock pessimism             -0.091     3.438    
                         clock uncertainty            0.166     3.604    
    SLICE_X83Y94         FDRE (Hold_fdre_C_D)         0.091     3.695    i_hk/sys_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.695    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 channels[1].adc_decode[0].i_dly/C
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_01  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - adc_clk_01 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.403ns (16.557%)  route 2.031ns (83.443%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.524ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_01 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.629     1.700    adc_clk_in_0_BUFG
    IDELAY_X1Y79         IDELAYE2                                     r  channels[1].adc_decode[0].i_dly/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[4])
                                                      0.268     1.968 r  channels[1].adc_decode[0].i_dly/CNTVALUEOUT[4]
                         net (fo=1, routed)           1.145     3.113    ps/axi_slave_gp0/sys_rdata[4]_i_2__1_1[4]
    SLICE_X90Y96         LUT6 (Prop_lut6_I1_O)        0.045     3.158 f  ps/axi_slave_gp0/sys_rdata[4]_i_5__1/O
                         net (fo=1, routed)           0.224     3.382    ps/axi_slave_gp0/sys_rdata[4]_i_5__1_n_0
    SLICE_X90Y96         LUT6 (Prop_lut6_I0_O)        0.045     3.427 r  ps/axi_slave_gp0/sys_rdata[4]_i_2__1/O
                         net (fo=1, routed)           0.662     4.089    ps/axi_slave_gp0/sys_rdata[4]_i_2__1_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I0_O)        0.045     4.134 r  ps/axi_slave_gp0/sys_rdata[4]_i_1__1/O
                         net (fo=1, routed)           0.000     4.134    i_hk/D[4]
    SLICE_X57Y96         FDRE                                         r  i_hk/sys_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.849     3.524    i_hk/adc_clk_01
    SLICE_X57Y96         FDRE                                         r  i_hk/sys_rdata_reg[4]/C
                         clock pessimism             -0.091     3.433    
                         clock uncertainty            0.166     3.599    
    SLICE_X57Y96         FDRE (Hold_fdre_C_D)         0.091     3.690    i_hk/sys_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           4.134    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_1
  To Clock:  pll_adc_clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[3].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.686ns (14.931%)  route 3.909ns (85.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 16.142 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y62         IDDR                                         r  channels[3].adc_decode[3].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         IDDR (Prop_iddr_C_Q2)        0.508     9.513 f  channels[3].adc_decode[3].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           2.286    11.799    i_scope_2_3/i_dfilt1_chb/bb_mult_0
    SLICE_X94Y64         LUT1 (Prop_lut1_I0_O)        0.178    11.977 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_8__2/O
                         net (fo=2, routed)           1.623    13.600    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[6]
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.683    16.142    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.142    
                         clock uncertainty           -0.261    15.882    
    DSP48_X3Y30          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    15.432    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 channels[2].adc_decode[2].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_cha/bb_mult/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.697ns (15.704%)  route 3.741ns (84.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 16.145 - 8.000 ) 
    Source Clock Delay      (SCD):    9.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.888     9.006    adc_clk_23
    ILOGIC_X1Y58         IDDR                                         r  channels[2].adc_decode[2].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         IDDR (Prop_iddr_C_Q1)        0.517     9.523 f  channels[2].adc_decode[2].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           2.613    12.136    i_scope_2_3/i_dfilt1_cha/p_22_out
    SLICE_X95Y73         LUT1 (Prop_lut1_I0_O)        0.180    12.316 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_9__1/O
                         net (fo=2, routed)           1.129    13.444    i_scope_2_3/i_dfilt1_cha/adc_dat_i[5]
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.686    16.145    i_scope_2_3/i_dfilt1_cha/adc_clk_01
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000    16.145    
                         clock uncertainty           -0.261    15.885    
    DSP48_X3Y31          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    15.435    i_scope_2_3/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 channels[2].adc_decode[0].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_cha/bb_mult/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.697ns (15.707%)  route 3.741ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 16.145 - 8.000 ) 
    Source Clock Delay      (SCD):    8.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.880     8.998    adc_clk_23
    ILOGIC_X1Y67         IDDR                                         r  channels[2].adc_decode[0].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y67         IDDR (Prop_iddr_C_Q1)        0.517     9.515 f  channels[2].adc_decode[0].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           2.572    12.087    i_scope_2_3/i_dfilt1_cha/p_26_out
    SLICE_X95Y73         LUT1 (Prop_lut1_I0_O)        0.180    12.267 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_13__1/O
                         net (fo=2, routed)           1.169    13.436    i_scope_2_3/i_dfilt1_cha/adc_dat_i[1]
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.686    16.145    i_scope_2_3/i_dfilt1_cha/adc_clk_01
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000    16.145    
                         clock uncertainty           -0.261    15.885    
    DSP48_X3Y31          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    15.435    i_scope_2_3/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 channels[2].adc_decode[5].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_cha/bb_mult/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.686ns (16.012%)  route 3.598ns (83.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 16.145 - 8.000 ) 
    Source Clock Delay      (SCD):    8.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.880     8.998    adc_clk_23
    ILOGIC_X1Y82         IDDR                                         r  channels[2].adc_decode[5].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y82         IDDR (Prop_iddr_C_Q2)        0.508     9.506 f  channels[2].adc_decode[5].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           1.972    11.478    i_scope_2_3/i_dfilt1_cha/p_15_out
    SLICE_X98Y81         LUT1 (Prop_lut1_I0_O)        0.178    11.656 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_4__1/O
                         net (fo=2, routed)           1.626    13.282    i_scope_2_3/i_dfilt1_cha/adc_dat_i[10]
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.686    16.145    i_scope_2_3/i_dfilt1_cha/adc_clk_01
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000    16.145    
                         clock uncertainty           -0.261    15.885    
    DSP48_X3Y31          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    15.435    i_scope_2_3/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[3].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.697ns (16.527%)  route 3.520ns (83.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 16.142 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y62         IDDR                                         r  channels[3].adc_decode[3].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         IDDR (Prop_iddr_C_Q1)        0.517     9.522 f  channels[3].adc_decode[3].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           2.090    11.612    i_scope_2_3/i_dfilt1_chb/p_6_out
    SLICE_X94Y68         LUT1 (Prop_lut1_I0_O)        0.180    11.792 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_7__2/O
                         net (fo=2, routed)           1.431    13.222    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[7]
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.683    16.142    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.142    
                         clock uncertainty           -0.261    15.882    
    DSP48_X3Y30          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    15.432    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[2].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.686ns (16.452%)  route 3.484ns (83.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 16.142 - 8.000 ) 
    Source Clock Delay      (SCD):    9.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.887     9.005    adc_clk_23
    ILOGIC_X1Y89         IDDR                                         r  channels[3].adc_decode[2].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y89         IDDR (Prop_iddr_C_Q2)        0.508     9.513 f  channels[3].adc_decode[2].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           1.966    11.479    i_scope_2_3/i_dfilt1_chb/p_7_out
    SLICE_X94Y86         LUT1 (Prop_lut1_I0_O)        0.178    11.657 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_10__2/O
                         net (fo=2, routed)           1.517    13.175    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[4]
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.683    16.142    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.142    
                         clock uncertainty           -0.261    15.882    
    DSP48_X3Y30          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    15.432    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 channels[2].adc_decode[2].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_cha/bb_mult/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.686ns (16.539%)  route 3.462ns (83.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 16.145 - 8.000 ) 
    Source Clock Delay      (SCD):    9.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.888     9.006    adc_clk_23
    ILOGIC_X1Y58         IDDR                                         r  channels[2].adc_decode[2].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         IDDR (Prop_iddr_C_Q2)        0.508     9.514 f  channels[2].adc_decode[2].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           2.684    12.198    i_scope_2_3/i_dfilt1_cha/p_21_out
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.178    12.376 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_10__1/O
                         net (fo=2, routed)           0.778    13.154    i_scope_2_3/i_dfilt1_cha/adc_dat_i[4]
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.686    16.145    i_scope_2_3/i_dfilt1_cha/adc_clk_01
    DSP48_X3Y31          DSP48E1                                      r  i_scope_2_3/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000    16.145    
                         clock uncertainty           -0.261    15.885    
    DSP48_X3Y31          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    15.435    i_scope_2_3/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[0].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 0.697ns (16.911%)  route 3.425ns (83.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 16.142 - 8.000 ) 
    Source Clock Delay      (SCD):    9.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.891     9.009    adc_clk_23
    ILOGIC_X1Y99         IDDR                                         r  channels[3].adc_decode[0].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y99         IDDR (Prop_iddr_C_Q1)        0.517     9.526 f  channels[3].adc_decode[0].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           2.099    11.625    i_scope_2_3/i_dfilt1_chb/p_12_out
    SLICE_X94Y86         LUT1 (Prop_lut1_I0_O)        0.180    11.805 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_13__2/O
                         net (fo=2, routed)           1.325    13.131    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[1]
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.683    16.142    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.142    
                         clock uncertainty           -0.261    15.882    
    DSP48_X3Y30          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    15.432    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                         -13.131    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[6].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.686ns (16.684%)  route 3.426ns (83.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 16.142 - 8.000 ) 
    Source Clock Delay      (SCD):    8.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.880     8.998    adc_clk_23
    ILOGIC_X1Y68         IDDR                                         r  channels[3].adc_decode[6].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y68         IDDR (Prop_iddr_C_Q2)        0.508     9.506 f  channels[3].adc_decode[6].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           2.039    11.545    i_scope_2_3/i_dfilt1_chb/bb_mult_5
    SLICE_X95Y71         LUT1 (Prop_lut1_I0_O)        0.178    11.723 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_2__2/O
                         net (fo=2, routed)           1.387    13.110    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[12]
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.683    16.142    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.142    
                         clock uncertainty           -0.261    15.882    
    DSP48_X3Y30          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    15.432    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 channels[3].adc_decode[5].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope_2_3/i_dfilt1_chb/bb_mult/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk_0 rise@8.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.697ns (17.073%)  route 3.386ns (82.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.142ns = ( 16.142 - 8.000 ) 
    Source Clock Delay      (SCD):    8.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.908     0.908 r  i_clk_23/O
                         net (fo=1, routed)           2.205     3.113    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.102     3.215 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.831     5.046    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.134 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.017    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.118 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          1.876     8.994    adc_clk_23
    ILOGIC_X1Y69         IDDR                                         r  channels[3].adc_decode[5].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         IDDR (Prop_iddr_C_Q1)        0.517     9.511 f  channels[3].adc_decode[5].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           2.169    11.680    i_scope_2_3/i_dfilt1_chb/bb_mult_4
    SLICE_X94Y75         LUT1 (Prop_lut1_I0_O)        0.180    11.860 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_3__2/O
                         net (fo=2, routed)           1.216    13.077    i_scope_2_3/i_dfilt1_chb/channels[3].adc_decode[6].iddr_adc_dat_0[11]
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006    10.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092    11.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592    12.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.682 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.686    14.368    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.459 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.683    16.142    i_scope_2_3/i_dfilt1_chb/adc_clk_01
    DSP48_X3Y30          DSP48E1                                      r  i_scope_2_3/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    16.142    
                         clock uncertainty           -0.261    15.882    
    DSP48_X3Y30          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    15.432    i_scope_2_3/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                  2.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 channels[3].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.249ns (20.541%)  route 0.963ns (79.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y61         IDDR                                         r  channels[3].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y61         IDDR (Prop_iddr_C_Q2)        0.179     3.057 f  channels[3].adc_decode[1].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.963     4.020    i_scope_2_3/i_dfilt1_chb/p_9_out
    SLICE_X94Y68         LUT1 (Prop_lut1_I0_O)        0.070     4.090 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_12__2/O
                         net (fo=2, routed)           0.000     4.090    i_scope_2_3_n_657
    SLICE_X94Y68         FDRE                                         r  adc_dat_r_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.870     3.545    adc_clk_01
    SLICE_X94Y68         FDRE                                         r  adc_dat_r_reg[3][2]/C
                         clock pessimism              0.000     3.545    
                         clock uncertainty            0.261     3.806    
    SLICE_X94Y68         FDRE (Hold_fdre_C_D)         0.120     3.926    adc_dat_r_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -3.926    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.249ns (20.406%)  route 0.971ns (79.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y55         IDDR                                         r  channels[2].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         IDDR (Prop_iddr_C_Q2)        0.179     3.057 f  channels[2].adc_decode[1].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.735     3.792    i_scope_2_3/i_dfilt1_cha/p_23_out
    SLICE_X94Y64         LUT1 (Prop_lut1_I0_O)        0.070     3.862 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_12__1/O
                         net (fo=2, routed)           0.236     4.098    i_scope_2_3_n_644
    SLICE_X95Y68         FDRE                                         r  adc_dat_r_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.870     3.545    adc_clk_01
    SLICE_X95Y68         FDRE                                         r  adc_dat_r_reg[2][2]/C
                         clock pessimism              0.000     3.545    
                         clock uncertainty            0.261     3.806    
    SLICE_X95Y68         FDRE (Hold_fdre_C_D)         0.070     3.876    adc_dat_r_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 channels[3].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.250ns (20.280%)  route 0.983ns (79.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y61         IDDR                                         r  channels[3].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y61         IDDR (Prop_iddr_C_Q1)        0.180     3.058 f  channels[3].adc_decode[1].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           0.718     3.776    i_scope_2_3/i_dfilt1_chb/p_10_out
    SLICE_X94Y64         LUT1 (Prop_lut1_I0_O)        0.070     3.846 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_11__2/O
                         net (fo=2, routed)           0.265     4.111    i_scope_2_3_n_656
    SLICE_X95Y71         FDRE                                         r  adc_dat_r_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.867     3.542    adc_clk_01
    SLICE_X95Y71         FDRE                                         r  adc_dat_r_reg[3][3]/C
                         clock pessimism              0.000     3.542    
                         clock uncertainty            0.261     3.803    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.070     3.873    adc_dat_r_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[6].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.180ns (14.224%)  route 1.086ns (85.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y60         IDDR                                         r  channels[2].adc_decode[6].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y60         IDDR (Prop_iddr_C_Q1)        0.180     3.058 r  channels[2].adc_decode[6].iddr_adc_dat_0/Q1
                         net (fo=6, routed)           1.086     4.144    channels[2].adc_decode[6].adc_dat_ddr_1
    SLICE_X106Y72        FDRE                                         r  adc_dat_r_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.894     3.569    adc_clk_01
    SLICE_X106Y72        FDRE                                         r  adc_dat_r_reg[2][13]/C
                         clock pessimism              0.000     3.569    
                         clock uncertainty            0.261     3.830    
    SLICE_X106Y72        FDRE (Hold_fdre_C_D)         0.045     3.875    adc_dat_r_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 channels[3].adc_decode[0].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.249ns (19.479%)  route 1.029ns (80.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    2.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.631     2.880    adc_clk_23
    ILOGIC_X1Y99         IDDR                                         r  channels[3].adc_decode[0].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y99         IDDR (Prop_iddr_C_Q2)        0.179     3.059 f  channels[3].adc_decode[0].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.796     3.855    i_scope_2_3/i_dfilt1_chb/p_11_out
    SLICE_X94Y86         LUT1 (Prop_lut1_I0_O)        0.070     3.925 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_14__2/O
                         net (fo=2, routed)           0.233     4.158    i_scope_2_3_n_659
    SLICE_X94Y82         FDRE                                         r  adc_dat_r_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.871     3.546    adc_clk_01
    SLICE_X94Y82         FDRE                                         r  adc_dat_r_reg[3][0]/C
                         clock pessimism              0.000     3.546    
                         clock uncertainty            0.261     3.807    
    SLICE_X94Y82         FDRE (Hold_fdre_C_D)         0.075     3.882    adc_dat_r_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -3.882    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[0].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.250ns (19.068%)  route 1.061ns (80.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.625     2.874    adc_clk_23
    ILOGIC_X1Y67         IDDR                                         r  channels[2].adc_decode[0].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y67         IDDR (Prop_iddr_C_Q1)        0.180     3.054 f  channels[2].adc_decode[0].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.061     4.115    i_scope_2_3/i_dfilt1_cha/p_26_out
    SLICE_X95Y73         LUT1 (Prop_lut1_I0_O)        0.070     4.185 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_13__1/O
                         net (fo=2, routed)           0.000     4.185    i_scope_2_3_n_645
    SLICE_X95Y73         FDRE                                         r  adc_dat_r_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.864     3.539    adc_clk_01
    SLICE_X95Y73         FDRE                                         r  adc_dat_r_reg[2][1]/C
                         clock pessimism              0.000     3.539    
                         clock uncertainty            0.261     3.800    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.091     3.891    adc_dat_r_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -3.891    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[3].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.249ns (18.758%)  route 1.078ns (81.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y57         IDDR                                         r  channels[2].adc_decode[3].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y57         IDDR (Prop_iddr_C_Q2)        0.179     3.057 f  channels[2].adc_decode[3].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.744     3.801    i_scope_2_3/i_dfilt1_cha/p_19_out
    SLICE_X96Y73         LUT1 (Prop_lut1_I0_O)        0.070     3.871 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_8__1/O
                         net (fo=2, routed)           0.334     4.205    i_scope_2_3_n_640
    SLICE_X94Y75         FDRE                                         r  adc_dat_r_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    adc_clk_01
    SLICE_X94Y75         FDRE                                         r  adc_dat_r_reg[2][6]/C
                         clock pessimism              0.000     3.538    
                         clock uncertainty            0.261     3.799    
    SLICE_X94Y75         FDRE (Hold_fdre_C_D)         0.085     3.884    adc_dat_r_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -3.884    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[2].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.250ns (18.551%)  route 1.098ns (81.449%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y58         IDDR                                         r  channels[2].adc_decode[2].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         IDDR (Prop_iddr_C_Q1)        0.180     3.058 f  channels[2].adc_decode[2].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           1.098     4.156    i_scope_2_3/i_dfilt1_cha/p_22_out
    SLICE_X95Y73         LUT1 (Prop_lut1_I0_O)        0.070     4.226 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_9__1/O
                         net (fo=2, routed)           0.000     4.226    i_scope_2_3_n_641
    SLICE_X95Y73         FDRE                                         r  adc_dat_r_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.864     3.539    adc_clk_01
    SLICE_X95Y73         FDRE                                         r  adc_dat_r_reg[2][5]/C
                         clock pessimism              0.000     3.539    
                         clock uncertainty            0.261     3.800    
    SLICE_X95Y73         FDRE (Hold_fdre_C_D)         0.092     3.892    adc_dat_r_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 channels[3].adc_decode[5].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.249ns (18.510%)  route 1.096ns (81.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.623     2.872    adc_clk_23
    ILOGIC_X1Y69         IDDR                                         r  channels[3].adc_decode[5].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y69         IDDR (Prop_iddr_C_Q2)        0.179     3.051 f  channels[3].adc_decode[5].iddr_adc_dat_0/Q2
                         net (fo=1, routed)           0.778     3.829    i_scope_2_3/i_dfilt1_chb/bb_mult_3
    SLICE_X95Y73         LUT1 (Prop_lut1_I0_O)        0.070     3.899 r  i_scope_2_3/i_dfilt1_chb/bb_mult_i_4__2/O
                         net (fo=2, routed)           0.318     4.217    i_scope_2_3_n_649
    SLICE_X94Y74         FDRE                                         r  adc_dat_r_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.863     3.538    adc_clk_01
    SLICE_X94Y74         FDRE                                         r  adc_dat_r_reg[3][10]/C
                         clock pessimism              0.000     3.538    
                         clock uncertainty            0.261     3.799    
    SLICE_X94Y74         FDRE (Hold_fdre_C_D)         0.059     3.858    adc_dat_r_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -3.858    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 channels[2].adc_decode[1].iddr_adc_dat_0/C
                            (rising edge-triggered cell IDDR clocked by pll_adc_clk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_r_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk_0 rise@0.000ns - pll_adc_clk_1 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.250ns (18.349%)  route 1.113ns (81.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_1 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.327     0.327 r  i_clk_23/O
                         net (fo=1, routed)           0.674     1.001    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.027     1.028 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.602     1.629    pll_23/adc_clk_in_1_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.679 r  pll_23/pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.223    pll_adc_clk_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.249 r  bufg_adc_clk_23/O
                         net (fo=14, routed)          0.629     2.878    adc_clk_23
    ILOGIC_X1Y55         IDDR                                         r  channels[2].adc_decode[1].iddr_adc_dat_0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         IDDR (Prop_iddr_C_Q1)        0.180     3.058 f  channels[2].adc_decode[1].iddr_adc_dat_0/Q1
                         net (fo=1, routed)           0.852     3.910    i_scope_2_3/i_dfilt1_cha/p_24_out
    SLICE_X94Y64         LUT1 (Prop_lut1_I0_O)        0.070     3.980 r  i_scope_2_3/i_dfilt1_cha/bb_mult_i_11__1/O
                         net (fo=2, routed)           0.261     4.241    i_scope_2_3_n_643
    SLICE_X95Y68         FDRE                                         r  adc_dat_r_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.580     2.646    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.870     3.545    adc_clk_01
    SLICE_X95Y68         FDRE                                         r  adc_dat_r_reg[2][3]/C
                         clock pessimism              0.000     3.545    
                         clock uncertainty            0.261     3.806    
    SLICE_X95Y68         FDRE (Hold_fdre_C_D)         0.066     3.872    adc_dat_r_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -3.872    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk_0
  To Clock:  adc_clk_23

Setup :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[0].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.518ns (22.017%)  route 1.835ns (77.983%))
  Logic Levels:           0  
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 12.651 - 8.000 ) 
    Source Clock Delay      (SCD):    8.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.719     8.802    i_hk/adc_clk_01
    SLICE_X82Y86         FDRE                                         r  i_hk/idly_ce_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.518     9.320 r  i_hk/idly_ce_o_reg[21]/Q
                         net (fo=1, routed)           1.835    11.155    idly_ce[21]
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.688    12.651    adc_clk_in_1_BUFG
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.166    12.485    
    IDELAY_X1Y99         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.282    channels[3].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[1].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.518ns (22.123%)  route 1.823ns (77.877%))
  Logic Levels:           0  
  Clock Path Skew:        -4.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 12.647 - 8.000 ) 
    Source Clock Delay      (SCD):    8.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.772     8.855    i_hk/adc_clk_01
    SLICE_X90Y80         FDRE                                         r  i_hk/idly_inc_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         FDRE (Prop_fdre_C_Q)         0.518     9.373 r  i_hk/idly_inc_o_reg[22]/Q
                         net (fo=1, routed)           1.823    11.197    idly_inc[22]
    IDELAY_X1Y61         IDELAYE2                                     r  channels[3].adc_decode[1].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.684    12.647    adc_clk_in_1_BUFG
    IDELAY_X1Y61         IDELAYE2                                     r  channels[3].adc_decode[1].i_dly/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.166    12.481    
    IDELAY_X1Y61         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.329    channels[3].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[5].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.518ns (21.848%)  route 1.853ns (78.152%))
  Logic Levels:           0  
  Clock Path Skew:        -4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    8.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.716     8.799    i_hk/adc_clk_01
    SLICE_X86Y82         FDRE                                         r  i_hk/idly_inc_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.518     9.317 r  i_hk/idly_inc_o_reg[26]/Q
                         net (fo=1, routed)           1.853    11.170    idly_inc[26]
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.676    12.639    adc_clk_in_1_BUFG
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/C
                         clock pessimism              0.000    12.639    
                         clock uncertainty           -0.166    12.473    
    IDELAY_X1Y69         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.321    channels[3].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[3].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.456ns (19.323%)  route 1.904ns (80.677%))
  Logic Levels:           0  
  Clock Path Skew:        -4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 12.646 - 8.000 ) 
    Source Clock Delay      (SCD):    8.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.713     8.796    i_hk/adc_clk_01
    SLICE_X89Y80         FDRE                                         r  i_hk/idly_inc_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.456     9.252 r  i_hk/idly_inc_o_reg[24]/Q
                         net (fo=1, routed)           1.904    11.156    idly_inc[24]
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.683    12.646    adc_clk_in_1_BUFG
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.166    12.480    
    IDELAY_X1Y62         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.328    channels[3].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[0].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.518ns (22.017%)  route 1.835ns (77.983%))
  Logic Levels:           0  
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 12.651 - 8.000 ) 
    Source Clock Delay      (SCD):    8.802ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.719     8.802    i_hk/adc_clk_01
    SLICE_X82Y86         FDRE                                         r  i_hk/idly_inc_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.518     9.320 r  i_hk/idly_inc_o_reg[21]/Q
                         net (fo=1, routed)           1.835    11.155    idly_inc[21]
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.688    12.651    adc_clk_in_1_BUFG
    IDELAY_X1Y99         IDELAYE2                                     r  channels[3].adc_decode[0].i_dly/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.166    12.485    
    IDELAY_X1Y99         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.333    channels[3].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[6].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.456ns (19.711%)  route 1.857ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.640 - 8.000 ) 
    Source Clock Delay      (SCD):    8.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.714     8.797    i_hk/adc_clk_01
    SLICE_X88Y81         FDRE                                         r  i_hk/idly_inc_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.456     9.253 r  i_hk/idly_inc_o_reg[27]/Q
                         net (fo=1, routed)           1.857    11.111    idly_inc[27]
    IDELAY_X1Y68         IDELAYE2                                     r  channels[3].adc_decode[6].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.677    12.640    adc_clk_in_1_BUFG
    IDELAY_X1Y68         IDELAYE2                                     r  channels[3].adc_decode[6].i_dly/C
                         clock pessimism              0.000    12.640    
                         clock uncertainty           -0.166    12.474    
    IDELAY_X1Y68         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.322    channels[3].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[1].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.518ns (23.762%)  route 1.662ns (76.238%))
  Logic Levels:           0  
  Clock Path Skew:        -4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 12.647 - 8.000 ) 
    Source Clock Delay      (SCD):    8.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.773     8.856    i_hk/adc_clk_01
    SLICE_X92Y79         FDRE                                         r  i_hk/idly_ce_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y79         FDRE (Prop_fdre_C_Q)         0.518     9.374 r  i_hk/idly_ce_o_reg[22]/Q
                         net (fo=1, routed)           1.662    11.036    idly_ce[22]
    IDELAY_X1Y61         IDELAYE2                                     r  channels[3].adc_decode[1].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.684    12.647    adc_clk_in_1_BUFG
    IDELAY_X1Y61         IDELAYE2                                     r  channels[3].adc_decode[1].i_dly/C
                         clock pessimism              0.000    12.647    
                         clock uncertainty           -0.166    12.481    
    IDELAY_X1Y61         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.278    channels[3].adc_decode[1].i_dly
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 i_hk/idly_inc_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[4].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.456ns (20.136%)  route 1.809ns (79.864%))
  Logic Levels:           0  
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    8.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.713     8.796    i_hk/adc_clk_01
    SLICE_X88Y80         FDRE                                         r  i_hk/idly_inc_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.456     9.252 r  i_hk/idly_inc_o_reg[25]/Q
                         net (fo=1, routed)           1.809    11.061    idly_inc[25]
    IDELAY_X1Y70         IDELAYE2                                     r  channels[3].adc_decode[4].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.676    12.639    adc_clk_in_1_BUFG
    IDELAY_X1Y70         IDELAYE2                                     r  channels[3].adc_decode[4].i_dly/C
                         clock pessimism              0.000    12.639    
                         clock uncertainty           -0.166    12.473    
    IDELAY_X1Y70         IDELAYE2 (Setup_idelaye2_C_INC)
                                                     -0.152    12.321    channels[3].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[3].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.456ns (21.478%)  route 1.667ns (78.522%))
  Logic Levels:           0  
  Clock Path Skew:        -4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 12.646 - 8.000 ) 
    Source Clock Delay      (SCD):    8.855ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.772     8.855    i_hk/adc_clk_01
    SLICE_X91Y80         FDRE                                         r  i_hk/idly_ce_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y80         FDRE (Prop_fdre_C_Q)         0.456     9.311 r  i_hk/idly_ce_o_reg[24]/Q
                         net (fo=1, routed)           1.667    10.978    idly_ce[24]
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.683    12.646    adc_clk_in_1_BUFG
    IDELAY_X1Y62         IDELAYE2                                     r  channels[3].adc_decode[3].i_dly/C
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.166    12.480    
    IDELAY_X1Y62         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.277    channels[3].adc_decode[3].i_dly
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 i_hk/idly_ce_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[4].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_23 rise@8.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.456ns (21.449%)  route 1.670ns (78.551%))
  Logic Levels:           0  
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    8.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           1.849     6.982    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        1.713     8.796    i_hk/adc_clk_01
    SLICE_X89Y80         FDRE                                         r  i_hk/idly_ce_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.456     9.252 r  i_hk/idly_ce_o_reg[25]/Q
                         net (fo=1, routed)           1.670    10.922    idly_ce[25]
    IDELAY_X1Y70         IDELAYE2                                     r  channels[3].adc_decode[4].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.865     8.865 r  i_clk_23/O
                         net (fo=1, routed)           2.006    10.871    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.092    10.963 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          1.676    12.639    adc_clk_in_1_BUFG
    IDELAY_X1Y70         IDELAYE2                                     r  channels[3].adc_decode[4].i_dly/C
                         clock pessimism              0.000    12.639    
                         clock uncertainty           -0.166    12.473    
    IDELAY_X1Y70         IDELAYE2 (Setup_idelaye2_C_CE)
                                                     -0.203    12.270    channels[3].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  1.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[2].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.402%)  route 0.413ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.608     2.872    i_hk/adc_clk_01
    SLICE_X100Y89        FDRE                                         r  i_hk/idly_ce_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164     3.036 r  i_hk/idly_ce_o_reg[23]/Q
                         net (fo=1, routed)           0.413     3.450    idly_ce[23]
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.908     2.026    adc_clk_in_1_BUFG
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.166     2.192    
    IDELAY_X1Y89         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.243    channels[3].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[2].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.402%)  route 0.413ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.608     2.872    i_hk/adc_clk_01
    SLICE_X100Y89        FDRE                                         r  i_hk/idly_inc_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y89        FDRE (Prop_fdre_C_Q)         0.164     3.036 r  i_hk/idly_inc_o_reg[23]/Q
                         net (fo=1, routed)           0.413     3.450    idly_inc[23]
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.908     2.026    adc_clk_in_1_BUFG
    IDELAY_X1Y89         IDELAYE2                                     r  channels[3].adc_decode[2].i_dly/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.166     2.192    
    IDELAY_X1Y89         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.234    channels[3].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[5].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.947%)  route 0.473ns (77.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.603     2.867    i_hk/adc_clk_01
    SLICE_X97Y82         FDRE                                         r  i_hk/idly_ce_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.141     3.008 r  i_hk/idly_ce_o_reg[19]/Q
                         net (fo=1, routed)           0.473     3.482    idly_ce[19]
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.902     2.020    adc_clk_in_1_BUFG
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.166     2.186    
    IDELAY_X1Y82         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.237    channels[2].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[5].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.947%)  route 0.473ns (77.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.603     2.867    i_hk/adc_clk_01
    SLICE_X97Y82         FDRE                                         r  i_hk/idly_inc_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.141     3.008 r  i_hk/idly_inc_o_reg[19]/Q
                         net (fo=1, routed)           0.473     3.482    idly_inc[19]
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.902     2.020    adc_clk_in_1_BUFG
    IDELAY_X1Y82         IDELAYE2                                     r  channels[2].adc_decode[5].i_dly/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.166     2.186    
    IDELAY_X1Y82         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.228    channels[2].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[6].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.461%)  route 0.456ns (73.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.607     2.871    i_hk/adc_clk_01
    SLICE_X94Y61         FDRE                                         r  i_hk/idly_inc_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y61         FDRE (Prop_fdre_C_Q)         0.164     3.035 r  i_hk/idly_inc_o_reg[20]/Q
                         net (fo=1, routed)           0.456     3.491    idly_inc[20]
    IDELAY_X1Y60         IDELAYE2                                     r  channels[2].adc_decode[6].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.908     2.026    adc_clk_in_1_BUFG
    IDELAY_X1Y60         IDELAYE2                                     r  channels[2].adc_decode[6].i_dly/C
                         clock pessimism              0.000     2.026    
                         clock uncertainty            0.166     2.192    
    IDELAY_X1Y60         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.234    channels[2].adc_decode[6].i_dly
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[0].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.694%)  route 0.509ns (78.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.603     2.867    i_hk/adc_clk_01
    SLICE_X95Y67         FDRE                                         r  i_hk/idly_ce_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y67         FDRE (Prop_fdre_C_Q)         0.141     3.008 r  i_hk/idly_ce_o_reg[14]/Q
                         net (fo=1, routed)           0.509     3.517    idly_ce[14]
    IDELAY_X1Y67         IDELAYE2                                     r  channels[2].adc_decode[0].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.902     2.020    adc_clk_in_1_BUFG
    IDELAY_X1Y67         IDELAYE2                                     r  channels[2].adc_decode[0].i_dly/C
                         clock pessimism              0.000     2.020    
                         clock uncertainty            0.166     2.186    
    IDELAY_X1Y67         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.237    channels[2].adc_decode[0].i_dly
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[4].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.164ns (24.371%)  route 0.509ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.602     2.866    i_hk/adc_clk_01
    SLICE_X94Y81         FDRE                                         r  i_hk/idly_ce_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.164     3.030 r  i_hk/idly_ce_o_reg[18]/Q
                         net (fo=1, routed)           0.509     3.539    idly_ce[18]
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.901     2.019    adc_clk_in_1_BUFG
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.166     2.185    
    IDELAY_X1Y81         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.236    channels[2].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 i_hk/idly_inc_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[4].i_dly/INC
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.164ns (24.371%)  route 0.509ns (75.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.602     2.866    i_hk/adc_clk_01
    SLICE_X94Y81         FDRE                                         r  i_hk/idly_inc_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81         FDRE (Prop_fdre_C_Q)         0.164     3.030 r  i_hk/idly_inc_o_reg[18]/Q
                         net (fo=1, routed)           0.509     3.539    idly_inc[18]
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/INC
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.901     2.019    adc_clk_in_1_BUFG
    IDELAY_X1Y81         IDELAYE2                                     r  channels[2].adc_decode[4].i_dly/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty            0.166     2.185    
    IDELAY_X1Y81         IDELAYE2 (Hold_idelaye2_C_INC)
                                                      0.042     2.227    channels[2].adc_decode[4].i_dly
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[3].adc_decode[5].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (20.001%)  route 0.564ns (79.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    2.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.595     2.859    i_hk/adc_clk_01
    SLICE_X93Y74         FDRE                                         r  i_hk/idly_ce_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y74         FDRE (Prop_fdre_C_Q)         0.141     3.000 r  i_hk/idly_ce_o_reg[26]/Q
                         net (fo=1, routed)           0.564     3.564    idly_ce[26]
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.900     2.018    adc_clk_in_1_BUFG
    IDELAY_X1Y69         IDELAYE2                                     r  channels[3].adc_decode[5].i_dly/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.166     2.184    
    IDELAY_X1Y69         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.235    channels[3].adc_decode[5].i_dly
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 i_hk/idly_ce_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            channels[2].adc_decode[2].i_dly/CE
                            (rising edge-triggered cell IDELAYE2 clocked by adc_clk_23  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_23
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_23 rise@0.000ns - pll_adc_clk_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (20.001%)  route 0.564ns (79.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT0
                         net (fo=1, routed)           0.533     2.239    pll_adc_clk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_clk_01/O
                         net (fo=7903, routed)        0.606     2.870    i_hk/adc_clk_01
    SLICE_X93Y61         FDRE                                         r  i_hk/idly_ce_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141     3.011 r  i_hk/idly_ce_o_reg[16]/Q
                         net (fo=1, routed)           0.564     3.575    idly_ce[16]
    IDELAY_X1Y58         IDELAYE2                                     r  channels[2].adc_decode[2].i_dly/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_23 rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  adc_clk_i[1][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1][1]
    N20                  IBUFDS (Prop_ibufds_I_O)     0.357     0.357 r  i_clk_23/O
                         net (fo=1, routed)           0.731     1.088    adc_clk_in_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.118 r  adc_clk_in_1_BUFG_inst/O
                         net (fo=15, routed)          0.909     2.027    adc_clk_in_1_BUFG
    IDELAY_X1Y58         IDELAYE2                                     r  channels[2].adc_decode[2].i_dly/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.166     2.193    
    IDELAY_X1Y58         IDELAYE2 (Hold_idelaye2_C_CE)
                                                      0.051     2.244    channels[2].adc_decode[2].i_dly
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  1.331    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_10mhz
  To Clock:  pll_adc_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       98.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.505ns  (required time - arrival time)
  Source:                 i_hk/pll_ff_ref_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ff_ref_reg/CLR
                            (recovery check against rising-edge clock pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (pll_adc_10mhz rise@100.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.518ns (48.252%)  route 0.556ns (51.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 108.101 - 100.000 ) 
    Source Clock Delay      (SCD):    8.916ns
    Clock Pessimism Removal (CPR):    0.815ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk_01/O
                         net (fo=1, routed)           2.205     3.156    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.102     3.258 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.787     5.045    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.133 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.849     6.982    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.083 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.833     8.916    i_hk/adc_10mhz
    SLICE_X50Y107        FDCE                                         r  i_hk/pll_ff_ref_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.518     9.434 f  i_hk/pll_ff_ref_reg/Q
                         net (fo=5, routed)           0.556     9.990    i_hk/pll_ff_ref
    SLICE_X50Y107        FDCE                                         f  i_hk/pll_ff_ref_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                    100.000   100.000 r  
    U18                                               0.000   100.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000   100.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909   100.909 r  i_clk_01/O
                         net (fo=1, routed)           2.006   102.915    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.092   103.007 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          1.592   104.599    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083   104.682 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           1.686   106.368    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   106.459 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          1.642   108.101    i_hk/adc_10mhz
    SLICE_X50Y107        FDCE                                         r  i_hk/pll_ff_ref_reg/C
                         clock pessimism              0.815   108.916    
                         clock uncertainty           -0.102   108.814    
    SLICE_X50Y107        FDCE (Recov_fdce_C_CLR)     -0.319   108.495    i_hk/pll_ff_ref_reg
  -------------------------------------------------------------------
                         required time                        108.495    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 98.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 i_hk/pll_ff_ref_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_hk/pll_ff_ref_reg/CLR
                            (removal check against rising-edge clock pll_adc_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_10mhz rise@0.000ns - pll_adc_10mhz rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.989%)  route 0.201ns (55.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk_01/O
                         net (fo=1, routed)           0.674     1.044    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.656    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.706 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.533     2.239    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.265 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.635     2.900    i_hk/adc_10mhz
    SLICE_X50Y107        FDCE                                         r  i_hk/pll_ff_ref_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164     3.064 f  i_hk/pll_ff_ref_reg/Q
                         net (fo=5, routed)           0.201     3.264    i_hk/pll_ff_ref
    SLICE_X50Y107        FDCE                                         f  i_hk/pll_ff_ref_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_10mhz rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[0][1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[0][1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk_01/O
                         net (fo=1, routed)           0.731     1.132    adc_clk_in_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  adc_clk_in_0_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.013    pll_01/adc_clk_in_0_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.066 r  pll_01/pll/CLKOUT1
                         net (fo=1, routed)           0.580     2.646    pll_adc_10mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.675 r  bufg_adc_10MHz/O
                         net (fo=15, routed)          0.907     3.582    i_hk/adc_10mhz
    SLICE_X50Y107        FDCE                                         r  i_hk/pll_ff_ref_reg/C
                         clock pessimism             -0.682     2.900    
    SLICE_X50Y107        FDCE (Remov_fdce_C_CLR)     -0.067     2.833    i_hk/pll_ff_ref_reg
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.432    





