//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: C:\Users\HP\Desktop\The Tesseract\Prototype1-Linear\Prototype1\impl\gwsynthesis\Prototype1.vg
  <Physical Constraints File>: C:\Users\HP\Desktop\The Tesseract\Prototype1-Linear\Prototype1\src\Prototype1.cst
  <Timing Constraints File>: ---
  <Tool Version>: V1.9.10.02
  <Part Number>: GW1NSR-LV4CQN48PC7/I6
  <Device>: GW1NSR-4C
  <Created Time>:Sat Nov 23 13:09:30 2024


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s
    Placement Phase 1: CPU time = 0h 0m 0.1s, Elapsed time = 0h 0m 0.1s
    Placement Phase 2: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s
    Placement Phase 3: CPU time = 0h 0m 0.961s, Elapsed time = 0h 0m 0.96s
    Total Placement: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.056s, Elapsed time = 0h 0m 0.056s
    Routing Phase 2: CPU time = 0h 0m 0.075s, Elapsed time = 0h 0m 0.075s
    Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Total Routing: CPU time = 0h 0m 0.131s, Elapsed time = 0h 0m 0.131s
 Generate output files:
    CPU time = 0h 0m 0.642s, Elapsed time = 0h 0m 0.642s

 Total Time and Memory Usage: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 246MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 60/4608  2%
    --LUT,ALU,ROM16           | 60(60 LUT, 0 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 27/3570  <1%
    --Logic Register as Latch | 0/3456  0%
    --Logic Register as FF    | 24/3456  <1%
    --I/O Register as Latch   | 0/114  0%
    --I/O Register as FF      | 3/114  3%
  CLS                         | 34/2304  2%
  I/O Port                    | 9
  I/O Buf                     | 9
    --Input Buf               | 3
    --Output Buf              | 6
    --Inout Buf               | 0
  IOLOGIC                     | 0%
  BSRAM                       | 10%
    --pROM                    | 1
  DSP                         | 0%
  PLL                         | 0/2  0%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  CLKDIV                      | 0/6  0%
  DLLDLY                      | 0/6  0%
  DHCEN                       | 0/12  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 1/8(12%)    
  bank 1   | 7/10(70%)   
  bank 2   | 0/9(0%)     
  bank 3   | 1/11(9%)    
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 2/8(25%)
  LW            | 0/8(0%)
  GCLK_PIN      | 2/5(40%)
  PLL           | 0/2(0%)
  CLKDIV        | 0/6(0%)
  DLLDLY        | 0/6(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  master_clk_out_d| PRIMARY        |  LEFT RIGHT
  frame_clk_d    | PRIMARY        |  LEFT
  ===========================================


7. Pinout by Port Name

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name       | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | BankVccio 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
master_clk      |           | 45/1          | Y          | in    | IOT13[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3       
frame_clk       |           | 10/0          | Y          | in    | IOT7[A]  | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3       
manual_reset    |           | 23/3          | Y          | in    | IOB22[B] | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8       
DS              |           | 40/1          | Y          | out   | IOT26[B] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
SHCP            |           | 41/1          | Y          | out   | IOT20[A] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
STCP            |           | 39/1          | Y          | out   | IOT26[A] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
MR              |           | 43/1          | Y          | out   | IOT17[A] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
finish          |           | 42/1          | Y          | out   | IOT20[B] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
master_clk_out  |           | 44/1          | Y          | out   | IOT17[B] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
=======================================================================================================================================================================================================================




8. All Package Pins

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal          | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | Bank Vccio
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/0      | -               | in    | IOT2[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
4/0      | -               | out   | IOT2[B]  | LVCMOS18 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
6/0      | -               | in    | IOT3[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
7/0      | -               | in    | IOT3[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
8/0      | -               | in    | IOT4[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
9/0      | -               | in    | IOT5[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
10/0     | frame_clk       | in    | IOT7[A]  | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
1/0      | -               | in    | IOT10[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
2/0      | -               | in    | IOT10[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
48/1     | -               | in    | IOT11[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
47/1     | -               | in    | IOT11[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
45/1     | master_clk      | in    | IOT13[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
46/1     | -               | in    | IOT13[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
43/1     | MR              | out   | IOT17[A] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
44/1     | master_clk_out  | out   | IOT17[B] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
41/1     | SHCP            | out   | IOT20[A] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
42/1     | finish          | out   | IOT20[B] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
39/1     | STCP            | out   | IOT26[A] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
40/1     | DS              | out   | IOT26[B] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
13/3     | -               | in    | IOB4[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
14/3     | -               | in    | IOB4[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
15/3     | -               | in    | IOB5[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
16/3     | -               | in    | IOB6[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
17/3     | -               | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
18/3     | -               | in    | IOB13[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
19/3     | -               | in    | IOB13[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
20/3     | -               | in    | IOB16[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
21/3     | -               | in    | IOB16[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
22/3     | -               | in    | IOB22[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
23/3     | manual_reset    | in    | IOB22[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
35/2     | -               | in    | IOR2[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
34/2     | -               | in    | IOR2[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
33/2     | -               | in    | IOR9[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
32/2     | -               | in    | IOR11[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
31/2     | -               | in    | IOR11[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
30/2     | -               | in    | IOR15[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
29/2     | -               | in    | IOR15[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
28/2     | -               | in    | IOR17[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
27/2     | -               | in    | IOR17[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
============================================================================================================================================================================================


