<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Academic Projects | Dhanasankar K</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>
  <nav>
    <ul>
      <li><a href="index.html">Home</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html" class="active">Academic Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

  <main>
    <h2>Academic Projects</h2>
    <div class="projects">
      <div class="project-card">
        <img src="academic1.jpg" alt="Secure Digital Voting Machine">
        <p><strong>Secure Digital Voting Machine</strong><br>
        Designed using Verilog RTL and FSMs. Simulated using Icarus Verilog and GTKWave.</p>
      </div>
      <div class="project-card">
        <img src="academic2.jpg" alt="Real-Time Sobel Edge Detection">
        <p><strong>Real-Time Sobel Edge Detection</strong><br>
        Implemented Sobel filter on Artix-7 FPGA with 46 filter features.</p>
      </div>
    </div>
  </main>

  <script src="script.js"></script>
</body>
</html>
