ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Apr 26, 2023 at 16:13:48 CEST
ncverilog
	+sv
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
Recompiling... reason: file '../Verilog/RTL/alu.v' is newer than expected.
	expected: Thu Apr 20 08:33:15 2023
	actual:   Wed Apr 26 16:00:52 2023
file: ../Verilog/RTL/alu.v
      mult_out = alu_in_0 * alu_in_1;
             |
ncvlog: *E,UNDIDN (../Verilog/RTL/alu.v,72|13): 'mult_out': undeclared identifier [12.5(IEEE)].
         MULT_OP: alu_out = mult_out;
                                   |
ncvlog: *E,UNDIDN (../Verilog/RTL/alu.v,87|35): 'mult_out': undeclared identifier [12.5(IEEE)].
	module worklib.alu:v
		errors: 2, warnings: 0
file: ../Verilog/RTL/alu_control.v
         FUNC_MULT : rtyope_op = MULT_OP;
                             |
ncvlog: *E,UNDIDN (../Verilog/RTL/alu_control.v,60|29): 'rtyope_op': undeclared identifier [12.5(IEEE)].
	module worklib.alu_control:v
		errors: 1, warnings: 0
ncverilog: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	ncverilog	15.20-s058: Exiting on Apr 26, 2023 at 16:13:49 CEST  (total: 00:00:01)
