{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535059653722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535059653722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 23 16:27:33 2018 " "Processing started: Thu Aug 23 16:27:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535059653722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535059653722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Call_Center -c Call_Center " "Command: quartus_map --read_settings_files=on --write_settings_files=off Call_Center -c Call_Center" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535059653722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535059654422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535059654422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "archivo_componentes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file archivo_componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 archivo_componentes " "Found design unit 1: archivo_componentes" {  } { { "archivo_componentes.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/archivo_componentes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535059668512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "call_center.vhd 2 1 " "Found 2 design units, including 1 entities, in source file call_center.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Call_Center-uno " "Found design unit 1: Call_Center-uno" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Call_Center " "Found entity 1: Call_Center" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535059668512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_call_center.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss_call_center.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSS_Call_Center-sol " "Found design unit 1: MSS_Call_Center-sol" {  } { { "MSS_Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668522 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSS_Call_Center " "Found entity 1: MSS_Call_Center" {  } { { "MSS_Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535059668522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Call_Center " "Elaborating entity \"Call_Center\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u1 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u2 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u3 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u4 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u5 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u6 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u7 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_u8 Call_Center.vhd(35) " "VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal \"reset_u8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_ff_d Call_Center.vhd(51) " "VHDL Signal Declaration warning at Call_Center.vhd(51): used implicit default value for signal \"reset_ff_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero Call_Center.vhd(54) " "VHDL Signal Declaration warning at Call_Center.vhd(54): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uno Call_Center.vhd(55) " "VHDL Signal Declaration warning at Call_Center.vhd(55): used explicit default value for signal \"uno\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dos Call_Center.vhd(56) " "VHDL Signal Declaration warning at Call_Center.vhd(56): used explicit default value for signal \"dos\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tres Call_Center.vhd(57) " "VHDL Signal Declaration warning at Call_Center.vhd(57): used explicit default value for signal \"tres\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cuatro Call_Center.vhd(58) " "VHDL Signal Declaration warning at Call_Center.vhd(58): used explicit default value for signal \"cuatro\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cinco Call_Center.vhd(59) " "VHDL Signal Declaration warning at Call_Center.vhd(59): used explicit default value for signal \"cinco\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1MHz Call_Center.vhd(60) " "Verilog HDL or VHDL warning at Call_Center.vhd(60): object \"CLOCK_1MHz\" assigned a value but never read" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_100kHz Call_Center.vhd(60) " "Verilog HDL or VHDL warning at Call_Center.vhd(60): object \"CLOCK_100kHz\" assigned a value but never read" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_10kHz Call_Center.vhd(60) " "Verilog HDL or VHDL warning at Call_Center.vhd(60): object \"CLOCK_10kHz\" assigned a value but never read" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1kHz Call_Center.vhd(60) " "Verilog HDL or VHDL warning at Call_Center.vhd(60): object \"CLOCK_1kHz\" assigned a value but never read" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_10Hz Call_Center.vhd(60) " "Verilog HDL or VHDL warning at Call_Center.vhd(60): object \"CLOCK_10Hz\" assigned a value but never read" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u1 Call_Center.vhd(64) " "VHDL Signal Declaration warning at Call_Center.vhd(64): used explicit default value for signal \"num_u1\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u2 Call_Center.vhd(66) " "VHDL Signal Declaration warning at Call_Center.vhd(66): used explicit default value for signal \"num_u2\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u3 Call_Center.vhd(68) " "VHDL Signal Declaration warning at Call_Center.vhd(68): used explicit default value for signal \"num_u3\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u4 Call_Center.vhd(70) " "VHDL Signal Declaration warning at Call_Center.vhd(70): used explicit default value for signal \"num_u4\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u5 Call_Center.vhd(72) " "VHDL Signal Declaration warning at Call_Center.vhd(72): used explicit default value for signal \"num_u5\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u6 Call_Center.vhd(74) " "VHDL Signal Declaration warning at Call_Center.vhd(74): used explicit default value for signal \"num_u6\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u7 Call_Center.vhd(76) " "VHDL Signal Declaration warning at Call_Center.vhd(76): used explicit default value for signal \"num_u7\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num_u8 Call_Center.vhd(78) " "VHDL Signal Declaration warning at Call_Center.vhd(78): used explicit default value for signal \"num_u8\" because signal was never assigned a value" {  } { { "Call_Center.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1535059668582 "|Call_Center"}
{ "Warning" "WSGN_SEARCH_FILE" "antirebote.vhd 2 1 " "Using design file antirebote.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "antirebote.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/antirebote.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "antirebote.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/antirebote.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:Gsr_1 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:Gsr_1\"" {  } { { "Call_Center.vhd" "Gsr_1" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535059668812 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_div_50.vhd 2 1 " "Using design file clock_div_50.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "clock_div_50.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/clock_div_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668832 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "clock_div_50.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/clock_div_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:G " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:G\"" {  } { { "Call_Center.vhd" "G" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535059668832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "encoder_dec_bcd.vhd 2 1 " "Using design file encoder_dec_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_Dec_BCD-sol " "Found design unit 1: encoder_Dec_BCD-sol" {  } { { "encoder_dec_bcd.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/encoder_dec_bcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668842 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_Dec_BCD " "Found entity 1: encoder_Dec_BCD" {  } { { "encoder_dec_bcd.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/encoder_dec_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668842 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_Dec_BCD encoder_Dec_BCD:G0 " "Elaborating entity \"encoder_Dec_BCD\" for hierarchy \"encoder_Dec_BCD:G0\"" {  } { { "Call_Center.vhd" "G0" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535059668842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_1_4bits.vhd 2 1 " "Using design file contador_1_4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_1_4bits-sol " "Found design unit 1: contador_1_4bits-sol" {  } { { "contador_1_4bits.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668852 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_1_4bits " "Found entity 1: contador_1_4bits" {  } { { "contador_1_4bits.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_1_4bits contador_1_4bits:G1_1 " "Elaborating entity \"contador_1_4bits\" for hierarchy \"contador_1_4bits:G1_1\"" {  } { { "Call_Center.vhd" "G1_1" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535059668852 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_cont contador_1_4bits.vhd(17) " "VHDL Process Statement warning at contador_1_4bits.vhd(17): signal \"reset_cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_1_4bits.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535059668862 "|Call_Center|contador_1_4bits:G1_1"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2selector_restador.vhd 2 1 " "Using design file mux_2selector_restador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2selector_restador-sol " "Found design unit 1: mux_2selector_restador-sol" {  } { { "mux_2selector_restador.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_2selector_restador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668872 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2selector_restador " "Found entity 1: mux_2selector_restador" {  } { { "mux_2selector_restador.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_2selector_restador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2selector_restador mux_2selector_restador:G2_resta_u1 " "Elaborating entity \"mux_2selector_restador\" for hierarchy \"mux_2selector_restador:G2_resta_u1\"" {  } { { "Call_Center.vhd" "G2_resta_u1" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535059668872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 mux_2selector_restador.vhd(19) " "VHDL Process Statement warning at mux_2selector_restador.vhd(19): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2selector_restador.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_2selector_restador.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535059668882 "|Call_Center|mux_2selector_restador:G2_resta_u1"}
{ "Warning" "WSGN_SEARCH_FILE" "mux_8s.vhd 2 1 " "Using design file mux_8s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8s-sol " "Found design unit 1: mux_8s-sol" {  } { { "mux_8s.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_8s.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8s " "Found entity 1: mux_8s" {  } { { "mux_8s.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_8s.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8s mux_8s:G2_h1 " "Elaborating entity \"mux_8s\" for hierarchy \"mux_8s:G2_h1\"" {  } { { "Call_Center.vhd" "G2_h1" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535059668892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_1selector.vhd 2 1 " "Using design file mux_1selector.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1selector-sol " "Found design unit 1: mux_1selector-sol" {  } { { "mux_1selector.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_1selector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668912 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1selector " "Found entity 1: mux_1selector" {  } { { "mux_1selector.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_1selector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1selector mux_1selector:G2_sal_d1 " "Elaborating entity \"mux_1selector\" for hierarchy \"mux_1selector:G2_sal_d1\"" {  } { { "Call_Center.vhd" "G2_sal_d1" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535059668912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparador_4bits_menor.vhd 2 1 " "Using design file comparador_4bits_menor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_4bits_menor-situacion " "Found design unit 1: comparador_4bits_menor-situacion" {  } { { "comparador_4bits_menor.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits_menor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668932 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits_menor " "Found entity 1: comparador_4bits_menor" {  } { { "comparador_4bits_menor.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits_menor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535059668932 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1535059668932 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "igual comparador_4bits_menor.vhd(11) " "VHDL error at comparador_4bits_menor.vhd(11): object \"igual\" is used but not declared" {  } { { "comparador_4bits_menor.vhd" "" { Text "C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits_menor.vhd" 11 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1535059668932 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 39 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535059669132 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 23 16:27:49 2018 " "Processing ended: Thu Aug 23 16:27:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535059669132 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535059669132 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535059669132 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535059669132 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 39 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 39 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535059669792 ""}
