
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ae0 <.init>:
  400ae0:	stp	x29, x30, [sp, #-16]!
  400ae4:	mov	x29, sp
  400ae8:	bl	400d30 <ferror@plt+0x60>
  400aec:	ldp	x29, x30, [sp], #16
  400af0:	ret

Disassembly of section .plt:

0000000000400b00 <strtoul@plt-0x20>:
  400b00:	stp	x16, x30, [sp, #-16]!
  400b04:	adrp	x16, 412000 <ferror@plt+0x11330>
  400b08:	ldr	x17, [x16, #4088]
  400b0c:	add	x16, x16, #0xff8
  400b10:	br	x17
  400b14:	nop
  400b18:	nop
  400b1c:	nop

0000000000400b20 <strtoul@plt>:
  400b20:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b24:	ldr	x17, [x16]
  400b28:	add	x16, x16, #0x0
  400b2c:	br	x17

0000000000400b30 <fputs@plt>:
  400b30:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b34:	ldr	x17, [x16, #8]
  400b38:	add	x16, x16, #0x8
  400b3c:	br	x17

0000000000400b40 <exit@plt>:
  400b40:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b44:	ldr	x17, [x16, #16]
  400b48:	add	x16, x16, #0x10
  400b4c:	br	x17

0000000000400b50 <perror@plt>:
  400b50:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b54:	ldr	x17, [x16, #24]
  400b58:	add	x16, x16, #0x18
  400b5c:	br	x17

0000000000400b60 <ftell@plt>:
  400b60:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b64:	ldr	x17, [x16, #32]
  400b68:	add	x16, x16, #0x20
  400b6c:	br	x17

0000000000400b70 <sprintf@plt>:
  400b70:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b74:	ldr	x17, [x16, #40]
  400b78:	add	x16, x16, #0x28
  400b7c:	br	x17

0000000000400b80 <putc@plt>:
  400b80:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b84:	ldr	x17, [x16, #48]
  400b88:	add	x16, x16, #0x30
  400b8c:	br	x17

0000000000400b90 <fclose@plt>:
  400b90:	adrp	x16, 413000 <ferror@plt+0x12330>
  400b94:	ldr	x17, [x16, #56]
  400b98:	add	x16, x16, #0x38
  400b9c:	br	x17

0000000000400ba0 <fopen@plt>:
  400ba0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400ba4:	ldr	x17, [x16, #64]
  400ba8:	add	x16, x16, #0x40
  400bac:	br	x17

0000000000400bb0 <open@plt>:
  400bb0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400bb4:	ldr	x17, [x16, #72]
  400bb8:	add	x16, x16, #0x48
  400bbc:	br	x17

0000000000400bc0 <strncmp@plt>:
  400bc0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400bc4:	ldr	x17, [x16, #80]
  400bc8:	add	x16, x16, #0x50
  400bcc:	br	x17

0000000000400bd0 <__libc_start_main@plt>:
  400bd0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400bd4:	ldr	x17, [x16, #88]
  400bd8:	add	x16, x16, #0x58
  400bdc:	br	x17

0000000000400be0 <memset@plt>:
  400be0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400be4:	ldr	x17, [x16, #96]
  400be8:	add	x16, x16, #0x60
  400bec:	br	x17

0000000000400bf0 <fdopen@plt>:
  400bf0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400bf4:	ldr	x17, [x16, #104]
  400bf8:	add	x16, x16, #0x68
  400bfc:	br	x17

0000000000400c00 <__ctype_toupper_loc@plt>:
  400c00:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c04:	ldr	x17, [x16, #112]
  400c08:	add	x16, x16, #0x70
  400c0c:	br	x17

0000000000400c10 <rewind@plt>:
  400c10:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c14:	ldr	x17, [x16, #120]
  400c18:	add	x16, x16, #0x78
  400c1c:	br	x17

0000000000400c20 <getc@plt>:
  400c20:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c24:	ldr	x17, [x16, #128]
  400c28:	add	x16, x16, #0x80
  400c2c:	br	x17

0000000000400c30 <__gmon_start__@plt>:
  400c30:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c34:	ldr	x17, [x16, #136]
  400c38:	add	x16, x16, #0x88
  400c3c:	br	x17

0000000000400c40 <fseek@plt>:
  400c40:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c44:	ldr	x17, [x16, #144]
  400c48:	add	x16, x16, #0x90
  400c4c:	br	x17

0000000000400c50 <abort@plt>:
  400c50:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c54:	ldr	x17, [x16, #152]
  400c58:	add	x16, x16, #0x98
  400c5c:	br	x17

0000000000400c60 <strcmp@plt>:
  400c60:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c64:	ldr	x17, [x16, #160]
  400c68:	add	x16, x16, #0xa0
  400c6c:	br	x17

0000000000400c70 <__ctype_b_loc@plt>:
  400c70:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c74:	ldr	x17, [x16, #168]
  400c78:	add	x16, x16, #0xa8
  400c7c:	br	x17

0000000000400c80 <strtol@plt>:
  400c80:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c84:	ldr	x17, [x16, #176]
  400c88:	add	x16, x16, #0xb0
  400c8c:	br	x17

0000000000400c90 <fwrite@plt>:
  400c90:	adrp	x16, 413000 <ferror@plt+0x12330>
  400c94:	ldr	x17, [x16, #184]
  400c98:	add	x16, x16, #0xb8
  400c9c:	br	x17

0000000000400ca0 <fflush@plt>:
  400ca0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400ca4:	ldr	x17, [x16, #192]
  400ca8:	add	x16, x16, #0xc0
  400cac:	br	x17

0000000000400cb0 <strcpy@plt>:
  400cb0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400cb4:	ldr	x17, [x16, #200]
  400cb8:	add	x16, x16, #0xc8
  400cbc:	br	x17

0000000000400cc0 <fprintf@plt>:
  400cc0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400cc4:	ldr	x17, [x16, #208]
  400cc8:	add	x16, x16, #0xd0
  400ccc:	br	x17

0000000000400cd0 <ferror@plt>:
  400cd0:	adrp	x16, 413000 <ferror@plt+0x12330>
  400cd4:	ldr	x17, [x16, #216]
  400cd8:	add	x16, x16, #0xd8
  400cdc:	br	x17

Disassembly of section .text:

0000000000400ce0 <.text>:
  400ce0:	mov	x29, #0x0                   	// #0
  400ce4:	mov	x30, #0x0                   	// #0
  400ce8:	mov	x5, x0
  400cec:	ldr	x1, [sp]
  400cf0:	add	x2, sp, #0x8
  400cf4:	mov	x6, sp
  400cf8:	movz	x0, #0x0, lsl #48
  400cfc:	movk	x0, #0x0, lsl #32
  400d00:	movk	x0, #0x40, lsl #16
  400d04:	movk	x0, #0xdec
  400d08:	movz	x3, #0x0, lsl #48
  400d0c:	movk	x3, #0x0, lsl #32
  400d10:	movk	x3, #0x40, lsl #16
  400d14:	movk	x3, #0x2420
  400d18:	movz	x4, #0x0, lsl #48
  400d1c:	movk	x4, #0x0, lsl #32
  400d20:	movk	x4, #0x40, lsl #16
  400d24:	movk	x4, #0x24a0
  400d28:	bl	400bd0 <__libc_start_main@plt>
  400d2c:	bl	400c50 <abort@plt>
  400d30:	adrp	x0, 412000 <ferror@plt+0x11330>
  400d34:	ldr	x0, [x0, #4064]
  400d38:	cbz	x0, 400d40 <ferror@plt+0x70>
  400d3c:	b	400c30 <__gmon_start__@plt>
  400d40:	ret
  400d44:	nop
  400d48:	adrp	x0, 413000 <ferror@plt+0x12330>
  400d4c:	add	x0, x0, #0x140
  400d50:	adrp	x1, 413000 <ferror@plt+0x12330>
  400d54:	add	x1, x1, #0x140
  400d58:	cmp	x1, x0
  400d5c:	b.eq	400d74 <ferror@plt+0xa4>  // b.none
  400d60:	adrp	x1, 402000 <ferror@plt+0x1330>
  400d64:	ldr	x1, [x1, #1216]
  400d68:	cbz	x1, 400d74 <ferror@plt+0xa4>
  400d6c:	mov	x16, x1
  400d70:	br	x16
  400d74:	ret
  400d78:	adrp	x0, 413000 <ferror@plt+0x12330>
  400d7c:	add	x0, x0, #0x140
  400d80:	adrp	x1, 413000 <ferror@plt+0x12330>
  400d84:	add	x1, x1, #0x140
  400d88:	sub	x1, x1, x0
  400d8c:	lsr	x2, x1, #63
  400d90:	add	x1, x2, x1, asr #3
  400d94:	cmp	xzr, x1, asr #1
  400d98:	asr	x1, x1, #1
  400d9c:	b.eq	400db4 <ferror@plt+0xe4>  // b.none
  400da0:	adrp	x2, 402000 <ferror@plt+0x1330>
  400da4:	ldr	x2, [x2, #1224]
  400da8:	cbz	x2, 400db4 <ferror@plt+0xe4>
  400dac:	mov	x16, x2
  400db0:	br	x16
  400db4:	ret
  400db8:	stp	x29, x30, [sp, #-32]!
  400dbc:	mov	x29, sp
  400dc0:	str	x19, [sp, #16]
  400dc4:	adrp	x19, 413000 <ferror@plt+0x12330>
  400dc8:	ldrb	w0, [x19, #344]
  400dcc:	cbnz	w0, 400ddc <ferror@plt+0x10c>
  400dd0:	bl	400d48 <ferror@plt+0x78>
  400dd4:	mov	w0, #0x1                   	// #1
  400dd8:	strb	w0, [x19, #344]
  400ddc:	ldr	x19, [sp, #16]
  400de0:	ldp	x29, x30, [sp], #32
  400de4:	ret
  400de8:	b	400d78 <ferror@plt+0xa8>
  400dec:	sub	sp, sp, #0xb0
  400df0:	stp	x29, x30, [sp, #80]
  400df4:	stp	x28, x27, [sp, #96]
  400df8:	stp	x26, x25, [sp, #112]
  400dfc:	stp	x24, x23, [sp, #128]
  400e00:	stp	x22, x21, [sp, #144]
  400e04:	stp	x20, x19, [sp, #160]
  400e08:	ldr	x8, [x1]
  400e0c:	adrp	x10, 413000 <ferror@plt+0x12330>
  400e10:	mov	x20, x1
  400e14:	mov	w25, w0
  400e18:	str	x8, [x10, #2936]
  400e1c:	ldrb	w9, [x8]
  400e20:	add	x29, sp, #0x50
  400e24:	cbz	w9, 400e4c <ferror@plt+0x17c>
  400e28:	add	x8, x8, #0x1
  400e2c:	b	400e38 <ferror@plt+0x168>
  400e30:	ldrb	w9, [x8], #1
  400e34:	cbz	w9, 400e4c <ferror@plt+0x17c>
  400e38:	and	w9, w9, #0xff
  400e3c:	cmp	w9, #0x2f
  400e40:	b.ne	400e30 <ferror@plt+0x160>  // b.any
  400e44:	str	x8, [x10, #2936]
  400e48:	b	400e30 <ferror@plt+0x160>
  400e4c:	cmp	w25, #0x2
  400e50:	b.lt	40133c <ferror@plt+0x66c>  // b.tstop
  400e54:	mov	x8, #0xffffffffffffffff    	// #-1
  400e58:	adrp	x26, 402000 <ferror@plt+0x1330>
  400e5c:	adrp	x27, 402000 <ferror@plt+0x1330>
  400e60:	adrp	x22, 402000 <ferror@plt+0x1330>
  400e64:	mov	w19, wzr
  400e68:	mov	w28, wzr
  400e6c:	mov	w24, #0xffffffff            	// #-1
  400e70:	stur	x8, [x29, #-32]
  400e74:	add	x26, x26, #0x4d0
  400e78:	add	x27, x27, #0x4d3
  400e7c:	add	x22, x22, #0x4d6
  400e80:	mov	w8, #0x1                   	// #1
  400e84:	stp	xzr, xzr, [sp]
  400e88:	str	wzr, [sp, #40]
  400e8c:	str	wzr, [sp, #20]
  400e90:	stur	wzr, [x29, #-16]
  400e94:	stur	wzr, [x29, #-24]
  400e98:	str	wzr, [sp, #32]
  400e9c:	str	x8, [sp, #24]
  400ea0:	b	400ec8 <ferror@plt+0x1f8>
  400ea4:	ldur	w8, [x29, #-16]
  400ea8:	mov	w9, #0x1                   	// #1
  400eac:	sub	w8, w9, w8
  400eb0:	stur	w8, [x29, #-16]
  400eb4:	sub	w23, w25, #0x1
  400eb8:	cmp	w25, #0x2
  400ebc:	add	x20, x20, #0x8
  400ec0:	mov	w25, w23
  400ec4:	b.le	4013b8 <ferror@plt+0x6e8>
  400ec8:	mov	x21, x20
  400ecc:	ldr	x23, [x21, #8]!
  400ed0:	mov	w2, #0x2                   	// #2
  400ed4:	mov	x1, x26
  400ed8:	mov	x0, x23
  400edc:	bl	400bc0 <strncmp@plt>
  400ee0:	cbz	w0, 400eec <ferror@plt+0x21c>
  400ee4:	mov	w8, wzr
  400ee8:	b	400ef8 <ferror@plt+0x228>
  400eec:	ldrb	w8, [x23, #2]
  400ef0:	cmp	w8, #0x0
  400ef4:	cset	w8, ne  // ne = any
  400ef8:	add	x23, x23, x8
  400efc:	mov	w2, #0x2                   	// #2
  400f00:	mov	x0, x23
  400f04:	mov	x1, x27
  400f08:	bl	400bc0 <strncmp@plt>
  400f0c:	cbz	w0, 400ea4 <ferror@plt+0x1d4>
  400f10:	mov	w2, #0x2                   	// #2
  400f14:	mov	x0, x23
  400f18:	mov	x1, x22
  400f1c:	bl	400bc0 <strncmp@plt>
  400f20:	cbz	w0, 401094 <ferror@plt+0x3c4>
  400f24:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f28:	mov	w2, #0x2                   	// #2
  400f2c:	mov	x0, x23
  400f30:	add	x1, x1, #0x4d9
  400f34:	bl	400bc0 <strncmp@plt>
  400f38:	cbz	w0, 40109c <ferror@plt+0x3cc>
  400f3c:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f40:	mov	w2, #0x2                   	// #2
  400f44:	mov	x0, x23
  400f48:	add	x1, x1, #0x4dc
  400f4c:	bl	400bc0 <strncmp@plt>
  400f50:	cbz	w0, 4010a4 <ferror@plt+0x3d4>
  400f54:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f58:	mov	w2, #0x2                   	// #2
  400f5c:	mov	x0, x23
  400f60:	add	x1, x1, #0x4df
  400f64:	bl	400bc0 <strncmp@plt>
  400f68:	cbz	w0, 4010b8 <ferror@plt+0x3e8>
  400f6c:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f70:	mov	w2, #0x2                   	// #2
  400f74:	mov	x0, x23
  400f78:	add	x1, x1, #0x4e2
  400f7c:	bl	400bc0 <strncmp@plt>
  400f80:	cbz	w0, 4010c0 <ferror@plt+0x3f0>
  400f84:	adrp	x1, 402000 <ferror@plt+0x1330>
  400f88:	mov	w2, #0x2                   	// #2
  400f8c:	mov	x0, x23
  400f90:	add	x1, x1, #0x4e5
  400f94:	bl	400bc0 <strncmp@plt>
  400f98:	cbz	w0, 401138 <ferror@plt+0x468>
  400f9c:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fa0:	mov	w2, #0x2                   	// #2
  400fa4:	mov	x0, x23
  400fa8:	add	x1, x1, #0x4e8
  400fac:	bl	400bc0 <strncmp@plt>
  400fb0:	cbz	w0, 4010c8 <ferror@plt+0x3f8>
  400fb4:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fb8:	mov	w2, #0x2                   	// #2
  400fbc:	mov	x0, x23
  400fc0:	add	x1, x1, #0x4eb
  400fc4:	bl	400bc0 <strncmp@plt>
  400fc8:	cbz	w0, 4010d8 <ferror@plt+0x408>
  400fcc:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fd0:	mov	w2, #0x2                   	// #2
  400fd4:	mov	x0, x23
  400fd8:	add	x1, x1, #0x4ee
  400fdc:	bl	400bc0 <strncmp@plt>
  400fe0:	cbz	w0, 402074 <ferror@plt+0x13a4>
  400fe4:	adrp	x1, 402000 <ferror@plt+0x1330>
  400fe8:	mov	w2, #0x2                   	// #2
  400fec:	mov	x0, x23
  400ff0:	add	x1, x1, #0x4f7
  400ff4:	bl	400bc0 <strncmp@plt>
  400ff8:	cbz	w0, 4010e8 <ferror@plt+0x418>
  400ffc:	adrp	x1, 402000 <ferror@plt+0x1330>
  401000:	mov	w2, #0x2                   	// #2
  401004:	mov	x0, x23
  401008:	add	x1, x1, #0x508
  40100c:	bl	400bc0 <strncmp@plt>
  401010:	cbz	w0, 401144 <ferror@plt+0x474>
  401014:	adrp	x1, 402000 <ferror@plt+0x1330>
  401018:	mov	w2, #0x2                   	// #2
  40101c:	mov	x0, x23
  401020:	add	x1, x1, #0x510
  401024:	bl	400bc0 <strncmp@plt>
  401028:	cbz	w0, 401198 <ferror@plt+0x4c8>
  40102c:	adrp	x1, 402000 <ferror@plt+0x1330>
  401030:	mov	w2, #0x2                   	// #2
  401034:	mov	x0, x23
  401038:	add	x1, x1, #0x519
  40103c:	bl	400bc0 <strncmp@plt>
  401040:	cbz	w0, 4011ec <ferror@plt+0x51c>
  401044:	adrp	x1, 402000 <ferror@plt+0x1330>
  401048:	mov	w2, #0x2                   	// #2
  40104c:	mov	x0, x23
  401050:	add	x1, x1, #0x524
  401054:	bl	400bc0 <strncmp@plt>
  401058:	cbnz	w0, 401378 <ferror@plt+0x6a8>
  40105c:	ldrb	w8, [x23, #2]!
  401060:	cbz	w8, 401274 <ferror@plt+0x5a4>
  401064:	adrp	x0, 402000 <ferror@plt+0x1330>
  401068:	mov	w2, #0x2                   	// #2
  40106c:	add	x0, x0, #0x637
  401070:	mov	x1, x23
  401074:	bl	400bc0 <strncmp@plt>
  401078:	cbz	w0, 401274 <ferror@plt+0x5a4>
  40107c:	mov	x0, x23
  401080:	mov	x1, xzr
  401084:	mov	w2, wzr
  401088:	bl	400c80 <strtol@plt>
  40108c:	stur	x0, [x29, #-32]
  401090:	b	400eb4 <ferror@plt+0x1e4>
  401094:	mov	w19, #0x3                   	// #3
  401098:	b	400eb4 <ferror@plt+0x1e4>
  40109c:	mov	w19, #0x4                   	// #4
  4010a0:	b	400eb4 <ferror@plt+0x1e4>
  4010a4:	adrp	x9, 413000 <ferror@plt+0x12330>
  4010a8:	adrp	x8, 413000 <ferror@plt+0x12330>
  4010ac:	add	x9, x9, #0x125
  4010b0:	str	x9, [x8, #312]
  4010b4:	b	400eb4 <ferror@plt+0x1e4>
  4010b8:	mov	w19, #0x1                   	// #1
  4010bc:	b	400eb4 <ferror@plt+0x1e4>
  4010c0:	mov	w19, #0x2                   	// #2
  4010c4:	b	400eb4 <ferror@plt+0x1e4>
  4010c8:	ldur	w8, [x29, #-24]
  4010cc:	add	w8, w8, #0x1
  4010d0:	stur	w8, [x29, #-24]
  4010d4:	b	400eb4 <ferror@plt+0x1e4>
  4010d8:	ldr	w8, [sp, #40]
  4010dc:	add	w8, w8, #0x1
  4010e0:	str	w8, [sp, #40]
  4010e4:	b	400eb4 <ferror@plt+0x1e4>
  4010e8:	ldrb	w8, [x23, #2]!
  4010ec:	cbz	w8, 40117c <ferror@plt+0x4ac>
  4010f0:	adrp	x0, 402000 <ferror@plt+0x1330>
  4010f4:	mov	w2, #0x9                   	// #9
  4010f8:	add	x0, x0, #0x4fa
  4010fc:	mov	x1, x23
  401100:	bl	400bc0 <strncmp@plt>
  401104:	cbz	w0, 401138 <ferror@plt+0x468>
  401108:	adrp	x0, 402000 <ferror@plt+0x1330>
  40110c:	mov	w2, #0x3                   	// #3
  401110:	add	x0, x0, #0x504
  401114:	mov	x1, x23
  401118:	bl	400bc0 <strncmp@plt>
  40111c:	cbz	w0, 40117c <ferror@plt+0x4ac>
  401120:	mov	x0, x23
  401124:	mov	x1, xzr
  401128:	mov	w2, wzr
  40112c:	bl	400c80 <strtol@plt>
  401130:	mov	x28, x0
  401134:	b	400eb4 <ferror@plt+0x1e4>
  401138:	mov	w8, #0x1                   	// #1
  40113c:	str	w8, [sp, #20]
  401140:	b	400eb4 <ferror@plt+0x1e4>
  401144:	ldrb	w8, [x23, #2]!
  401148:	cbz	w8, 4011d0 <ferror@plt+0x500>
  40114c:	adrp	x0, 402000 <ferror@plt+0x1330>
  401150:	mov	w2, #0x4                   	// #4
  401154:	add	x0, x0, #0x50b
  401158:	mov	x1, x23
  40115c:	bl	400bc0 <strncmp@plt>
  401160:	cbz	w0, 4011d0 <ferror@plt+0x500>
  401164:	mov	x0, x23
  401168:	mov	x1, xzr
  40116c:	mov	w2, wzr
  401170:	bl	400c80 <strtol@plt>
  401174:	mov	x24, x0
  401178:	b	400eb4 <ferror@plt+0x1e4>
  40117c:	ldr	x0, [x20, #16]
  401180:	cbz	x0, 402068 <ferror@plt+0x1398>
  401184:	mov	x1, xzr
  401188:	mov	w2, wzr
  40118c:	bl	400c80 <strtol@plt>
  401190:	mov	x28, x0
  401194:	b	401330 <ferror@plt+0x660>
  401198:	ldrb	w8, [x23, #2]!
  40119c:	cbz	w8, 401290 <ferror@plt+0x5c0>
  4011a0:	adrp	x0, 402000 <ferror@plt+0x1330>
  4011a4:	mov	w2, #0x5                   	// #5
  4011a8:	add	x0, x0, #0x513
  4011ac:	mov	x1, x23
  4011b0:	bl	400bc0 <strncmp@plt>
  4011b4:	cbz	w0, 401290 <ferror@plt+0x5c0>
  4011b8:	mov	x0, x23
  4011bc:	mov	x1, xzr
  4011c0:	mov	w2, wzr
  4011c4:	bl	400b20 <strtoul@plt>
  4011c8:	str	x0, [sp, #8]
  4011cc:	b	400eb4 <ferror@plt+0x1e4>
  4011d0:	ldr	x0, [x20, #16]
  4011d4:	cbz	x0, 402068 <ferror@plt+0x1398>
  4011d8:	mov	x1, xzr
  4011dc:	mov	w2, wzr
  4011e0:	bl	400c80 <strtol@plt>
  4011e4:	mov	x24, x0
  4011e8:	b	401330 <ferror@plt+0x660>
  4011ec:	stur	w19, [x29, #-4]
  4011f0:	mov	x19, x23
  4011f4:	ldrb	w8, [x19, #2]!
  4011f8:	str	w8, [sp, #32]
  4011fc:	cbz	w8, 4012e4 <ferror@plt+0x614>
  401200:	adrp	x0, 402000 <ferror@plt+0x1330>
  401204:	mov	w2, #0x3                   	// #3
  401208:	add	x0, x0, #0x51c
  40120c:	mov	x1, x19
  401210:	bl	400bc0 <strncmp@plt>
  401214:	cbz	w0, 4012e4 <ferror@plt+0x614>
  401218:	adrp	x0, 402000 <ferror@plt+0x1330>
  40121c:	mov	w2, #0x3                   	// #3
  401220:	add	x0, x0, #0x520
  401224:	mov	x1, x19
  401228:	bl	400bc0 <strncmp@plt>
  40122c:	cbz	w0, 4012e4 <ferror@plt+0x614>
  401230:	ldr	w8, [sp, #32]
  401234:	mov	x1, xzr
  401238:	mov	w2, wzr
  40123c:	cmp	w8, #0x2b
  401240:	cset	w8, eq  // eq = none
  401244:	str	x8, [sp, #24]
  401248:	orr	x8, x8, #0x2
  40124c:	ldrb	w8, [x23, x8]
  401250:	cinc	x9, x19, eq  // eq = none
  401254:	cmp	w8, #0x2d
  401258:	cset	w8, eq  // eq = none
  40125c:	cinc	x0, x9, eq  // eq = none
  401260:	str	w8, [sp, #32]
  401264:	bl	400c80 <strtol@plt>
  401268:	ldur	w19, [x29, #-4]
  40126c:	str	x0, [sp]
  401270:	b	400eb4 <ferror@plt+0x1e4>
  401274:	ldr	x0, [x20, #16]
  401278:	cbz	x0, 402068 <ferror@plt+0x1398>
  40127c:	mov	x1, xzr
  401280:	mov	w2, wzr
  401284:	bl	400c80 <strtol@plt>
  401288:	stur	x0, [x29, #-32]
  40128c:	b	401330 <ferror@plt+0x660>
  401290:	ldr	x8, [x20, #16]
  401294:	cbz	x8, 402068 <ferror@plt+0x1398>
  401298:	mov	x9, x8
  40129c:	ldrb	w10, [x9], #1
  4012a0:	mov	w23, w19
  4012a4:	mov	x1, xzr
  4012a8:	mov	w2, wzr
  4012ac:	cmp	w10, #0x2b
  4012b0:	csel	x8, x8, x9, ne  // ne = any
  4012b4:	mov	x9, x8
  4012b8:	ldrb	w19, [x9], #1
  4012bc:	cmp	w19, #0x2d
  4012c0:	csel	x0, x8, x9, ne  // ne = any
  4012c4:	bl	400b20 <strtoul@plt>
  4012c8:	cmp	w19, #0x2d
  4012cc:	cneg	x8, x0, eq  // eq = none
  4012d0:	str	x8, [sp, #8]
  4012d4:	sub	w25, w25, #0x1
  4012d8:	mov	x20, x21
  4012dc:	mov	w19, w23
  4012e0:	b	400eb4 <ferror@plt+0x1e4>
  4012e4:	ldr	x8, [x20, #16]
  4012e8:	cbz	x8, 402068 <ferror@plt+0x1398>
  4012ec:	mov	x9, x8
  4012f0:	ldrb	w10, [x9], #1
  4012f4:	mov	x1, xzr
  4012f8:	mov	w2, wzr
  4012fc:	cmp	w10, #0x2b
  401300:	csel	x8, x8, x9, ne  // ne = any
  401304:	mov	x9, x8
  401308:	ldrb	w10, [x9], #1
  40130c:	cset	w11, eq  // eq = none
  401310:	str	x11, [sp, #24]
  401314:	cmp	w10, #0x2d
  401318:	cset	w10, eq  // eq = none
  40131c:	csel	x0, x8, x9, ne  // ne = any
  401320:	str	w10, [sp, #32]
  401324:	bl	400c80 <strtol@plt>
  401328:	ldur	w19, [x29, #-4]
  40132c:	str	x0, [sp]
  401330:	sub	w25, w25, #0x1
  401334:	mov	x20, x21
  401338:	b	400eb4 <ferror@plt+0x1e4>
  40133c:	mov	w19, wzr
  401340:	mov	w26, wzr
  401344:	mov	x27, xzr
  401348:	mov	x22, xzr
  40134c:	mov	w24, #0xffffffff            	// #-1
  401350:	mov	w8, #0x1                   	// #1
  401354:	mov	w23, w25
  401358:	mov	x25, #0xffffffffffffffff    	// #-1
  40135c:	str	wzr, [sp, #32]
  401360:	stur	wzr, [x29, #-24]
  401364:	stur	wzr, [x29, #-16]
  401368:	str	wzr, [sp, #40]
  40136c:	str	x8, [sp, #24]
  401370:	mov	w28, #0x10                  	// #16
  401374:	b	4013c8 <ferror@plt+0x6f8>
  401378:	adrp	x1, 402000 <ferror@plt+0x1330>
  40137c:	add	x1, x1, #0x4d0
  401380:	mov	x0, x23
  401384:	bl	400c60 <strcmp@plt>
  401388:	cbz	w0, 4013a8 <ferror@plt+0x6d8>
  40138c:	ldrb	w8, [x23]
  401390:	cmp	w8, #0x2d
  401394:	b.ne	4013b4 <ferror@plt+0x6e4>  // b.any
  401398:	ldrb	w8, [x23, #1]
  40139c:	mov	w23, w25
  4013a0:	cbz	w8, 4013b8 <ferror@plt+0x6e8>
  4013a4:	b	402068 <ferror@plt+0x1398>
  4013a8:	sub	w23, w25, #0x1
  4013ac:	mov	x20, x21
  4013b0:	b	4013b8 <ferror@plt+0x6e8>
  4013b4:	mov	w23, w25
  4013b8:	cbz	w28, 4018c4 <ferror@plt+0xbf4>
  4013bc:	ldur	x25, [x29, #-32]
  4013c0:	ldr	w26, [sp, #20]
  4013c4:	ldp	x27, x22, [sp]
  4013c8:	tbz	w24, #31, 4013e8 <ferror@plt+0x718>
  4013cc:	cmp	w19, #0x4
  4013d0:	b.hi	4013e4 <ferror@plt+0x714>  // b.pmore
  4013d4:	adrp	x8, 402000 <ferror@plt+0x1330>
  4013d8:	add	x8, x8, #0xbe0
  4013dc:	ldr	w24, [x8, w19, sxtw #2]
  4013e0:	b	4013e8 <ferror@plt+0x718>
  4013e4:	mov	w24, wzr
  4013e8:	cmp	w28, #0x1
  4013ec:	b.lt	402040 <ferror@plt+0x1370>  // b.tstop
  4013f0:	cmp	w19, #0x3
  4013f4:	cset	w8, ne  // ne = any
  4013f8:	tst	w19, #0xfffffffb
  4013fc:	cset	w9, ne  // ne = any
  401400:	and	w8, w8, w9
  401404:	tbnz	w8, #0, 401410 <ferror@plt+0x740>
  401408:	cmp	w28, #0x101
  40140c:	b.ge	402040 <ferror@plt+0x1370>  // b.tcont
  401410:	subs	w8, w24, #0x1
  401414:	cset	w9, lt  // lt = tstop
  401418:	cmp	w24, w28
  40141c:	cset	w10, gt
  401420:	orr	w9, w9, w10
  401424:	cmp	w9, #0x0
  401428:	csel	w10, w28, w24, ne  // ne = any
  40142c:	stur	w10, [x29, #-4]
  401430:	tbnz	w9, #0, 40144c <ferror@plt+0x77c>
  401434:	cmp	w19, #0x4
  401438:	b.ne	40144c <ferror@plt+0x77c>  // b.any
  40143c:	tst	w24, w8
  401440:	mov	w8, w24
  401444:	stur	w24, [x29, #-4]
  401448:	b.ne	4020a0 <ferror@plt+0x13d0>  // b.any
  40144c:	cmp	w23, #0x4
  401450:	b.ge	402068 <ferror@plt+0x1398>  // b.tcont
  401454:	cmp	w23, #0x1
  401458:	b.ne	401468 <ferror@plt+0x798>  // b.any
  40145c:	adrp	x8, 413000 <ferror@plt+0x12330>
  401460:	ldr	x24, [x8, #336]
  401464:	b	401494 <ferror@plt+0x7c4>
  401468:	ldr	x0, [x20, #8]
  40146c:	ldrb	w8, [x0]
  401470:	cmp	w8, #0x2d
  401474:	b.ne	401480 <ferror@plt+0x7b0>  // b.any
  401478:	ldrb	w8, [x0, #1]
  40147c:	cbz	w8, 40145c <ferror@plt+0x78c>
  401480:	adrp	x1, 402000 <ferror@plt+0x1330>
  401484:	add	x1, x1, #0x4e9
  401488:	bl	400ba0 <fopen@plt>
  40148c:	mov	x24, x0
  401490:	cbz	x0, 40200c <ferror@plt+0x133c>
  401494:	cmp	w23, #0x3
  401498:	b.ge	401778 <ferror@plt+0xaa8>  // b.tcont
  40149c:	adrp	x8, 413000 <ferror@plt+0x12330>
  4014a0:	ldr	x8, [x8, #328]
  4014a4:	ldur	w21, [x29, #-24]
  4014a8:	ldr	w23, [sp, #32]
  4014ac:	stur	x8, [x29, #-32]
  4014b0:	stur	x28, [x29, #-24]
  4014b4:	cbz	w21, 4017d4 <ferror@plt+0xb04>
  4014b8:	adrp	x8, 413000 <ferror@plt+0x12330>
  4014bc:	ldr	x0, [x8, #320]
  4014c0:	cmp	w19, #0x2
  4014c4:	b.cs	401e18 <ferror@plt+0x1148>  // b.hs, b.nlast
  4014c8:	cmp	w23, #0x0
  4014cc:	str	x0, [sp, #32]
  4014d0:	cneg	x8, x27, ne  // ne = any
  4014d4:	mov	x0, x24
  4014d8:	stur	w19, [x29, #-4]
  4014dc:	str	x8, [sp, #40]
  4014e0:	bl	400c10 <rewind@plt>
  4014e4:	mov	w22, wzr
  4014e8:	mov	x20, xzr
  4014ec:	stur	xzr, [x29, #-16]
  4014f0:	mov	w23, #0xffffffff            	// #-1
  4014f4:	mov	w21, #0x1                   	// #1
  4014f8:	mov	w25, w28
  4014fc:	mov	x0, x24
  401500:	mov	w26, w25
  401504:	mov	w27, w22
  401508:	mov	w28, w23
  40150c:	bl	400c20 <getc@plt>
  401510:	cmp	w0, #0xd
  401514:	b.eq	4014fc <ferror@plt+0x82c>  // b.none
  401518:	cmn	w0, #0x1
  40151c:	b.eq	401888 <ferror@plt+0xbb8>  // b.none
  401520:	ldur	w8, [x29, #-4]
  401524:	cmp	w8, #0x1
  401528:	b.ne	40155c <ferror@plt+0x88c>  // b.any
  40152c:	cmp	w0, #0x20
  401530:	b.hi	40155c <ferror@plt+0x88c>  // b.pmore
  401534:	mov	w8, w0
  401538:	mov	w9, #0x1                   	// #1
  40153c:	lsl	x8, x9, x8
  401540:	mov	x9, #0x600                 	// #1536
  401544:	movk	x9, #0x1, lsl #32
  401548:	tst	x8, x9
  40154c:	mov	w23, w28
  401550:	mov	w22, w27
  401554:	mov	w25, w26
  401558:	b.ne	4014fc <ferror@plt+0x82c>  // b.any
  40155c:	sub	w19, w0, #0x30
  401560:	cmp	w19, #0xa
  401564:	b.cc	4015a4 <ferror@plt+0x8d4>  // b.lo, b.ul, b.last
  401568:	sub	w8, w0, #0x61
  40156c:	cmp	w8, #0x5
  401570:	b.hi	40157c <ferror@plt+0x8ac>  // b.pmore
  401574:	sub	w19, w0, #0x57
  401578:	b	4015a4 <ferror@plt+0x8d4>
  40157c:	sub	w8, w0, #0x41
  401580:	cmp	w8, #0x5
  401584:	b.hi	401590 <ferror@plt+0x8c0>  // b.pmore
  401588:	sub	w19, w0, #0x37
  40158c:	b	4015a4 <ferror@plt+0x8d4>
  401590:	mov	w23, #0xffffffff            	// #-1
  401594:	mov	w22, w28
  401598:	mov	w25, w26
  40159c:	mov	w19, #0xffffffff            	// #-1
  4015a0:	cbnz	w21, 4014fc <ferror@plt+0x82c>
  4015a4:	ldur	x8, [x29, #-24]
  4015a8:	ldur	w9, [x29, #-4]
  4015ac:	cmp	w26, w8
  4015b0:	csel	w25, w26, wzr, lt  // lt = tstop
  4015b4:	cbnz	w9, 4015f8 <ferror@plt+0x928>
  4015b8:	cmp	w26, w8
  4015bc:	b.lt	4015f8 <ferror@plt+0x928>  // b.tstop
  4015c0:	mov	w21, wzr
  4015c4:	mov	w25, wzr
  4015c8:	mov	w23, #0xffffffff            	// #-1
  4015cc:	mov	w22, w28
  4015d0:	tbnz	w19, #31, 4014fc <ferror@plt+0x82c>
  4015d4:	ldur	x9, [x29, #-16]
  4015d8:	mov	w8, w19
  4015dc:	mov	w21, wzr
  4015e0:	mov	w23, w19
  4015e4:	orr	x9, x8, x9, lsl #4
  4015e8:	stur	x9, [x29, #-16]
  4015ec:	mov	w22, w28
  4015f0:	mov	w25, w26
  4015f4:	b	4014fc <ferror@plt+0x82c>
  4015f8:	ldr	x8, [sp, #40]
  4015fc:	ldur	x26, [x29, #-16]
  401600:	add	x22, x26, x8
  401604:	subs	x21, x22, x20
  401608:	b.ne	401614 <ferror@plt+0x944>  // b.any
  40160c:	ldur	x23, [x29, #-32]
  401610:	b	401678 <ferror@plt+0x9a8>
  401614:	ldur	x23, [x29, #-32]
  401618:	mov	x0, x23
  40161c:	bl	400ca0 <fflush@plt>
  401620:	cbnz	w0, 402038 <ferror@plt+0x1368>
  401624:	mov	w2, #0x1                   	// #1
  401628:	mov	x0, x23
  40162c:	mov	x1, x21
  401630:	bl	400c40 <fseek@plt>
  401634:	cmp	w0, #0x0
  401638:	csel	x20, x22, x20, ge  // ge = tcont
  40163c:	cmp	x22, x20
  401640:	b.lt	401944 <ferror@plt+0xc74>  // b.tstop
  401644:	cmp	x20, x22
  401648:	b.ge	401678 <ferror@plt+0x9a8>  // b.tcont
  40164c:	ldr	x8, [sp, #40]
  401650:	add	x8, x8, x26
  401654:	sub	x20, x8, x20
  401658:	mov	w0, wzr
  40165c:	mov	x1, x23
  401660:	bl	400b80 <putc@plt>
  401664:	cmn	w0, #0x1
  401668:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  40166c:	subs	x20, x20, #0x1
  401670:	b.ne	401658 <ferror@plt+0x988>  // b.any
  401674:	mov	x20, x22
  401678:	orr	w8, w19, w28
  40167c:	tbnz	w8, #31, 4016f8 <ferror@plt+0xa28>
  401680:	orr	w0, w19, w28, lsl #4
  401684:	mov	x1, x23
  401688:	bl	400b80 <putc@plt>
  40168c:	cmn	w0, #0x1
  401690:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401694:	ldur	w8, [x29, #-4]
  401698:	mov	w21, wzr
  40169c:	add	x20, x20, #0x1
  4016a0:	add	x26, x26, #0x1
  4016a4:	add	w25, w25, #0x1
  4016a8:	mov	w23, #0xffffffff            	// #-1
  4016ac:	mov	w22, w28
  4016b0:	stur	x26, [x29, #-16]
  4016b4:	cbnz	w8, 4014fc <ferror@plt+0x82c>
  4016b8:	ldur	x8, [x29, #-24]
  4016bc:	mov	w22, w28
  4016c0:	cmp	w25, w8
  4016c4:	b.lt	4014fc <ferror@plt+0x82c>  // b.tstop
  4016c8:	mov	x0, x24
  4016cc:	bl	400c20 <getc@plt>
  4016d0:	cmp	w0, #0xa
  4016d4:	b.eq	401758 <ferror@plt+0xa88>  // b.none
  4016d8:	cmn	w0, #0x1
  4016dc:	b.ne	4016c8 <ferror@plt+0x9f8>  // b.any
  4016e0:	mov	x0, x24
  4016e4:	bl	400cd0 <ferror@plt>
  4016e8:	stur	xzr, [x29, #-16]
  4016ec:	mov	w23, #0xffffffff            	// #-1
  4016f0:	mov	w21, #0x1                   	// #1
  4016f4:	b	40174c <ferror@plt+0xa7c>
  4016f8:	and	w8, w27, w28
  4016fc:	mov	w21, wzr
  401700:	tst	w8, w19
  401704:	mov	w23, w19
  401708:	mov	w22, w28
  40170c:	b.ge	4014fc <ferror@plt+0x82c>  // b.tcont
  401710:	ldur	w8, [x29, #-4]
  401714:	ldur	x21, [x29, #-16]
  401718:	cmp	w8, #0x0
  40171c:	csel	x21, xzr, x21, eq  // eq = none
  401720:	stur	x21, [x29, #-16]
  401724:	mov	x0, x24
  401728:	bl	400c20 <getc@plt>
  40172c:	cmp	w0, #0xa
  401730:	b.eq	401768 <ferror@plt+0xa98>  // b.none
  401734:	cmn	w0, #0x1
  401738:	b.ne	401724 <ferror@plt+0xa54>  // b.any
  40173c:	mov	x0, x24
  401740:	bl	400cd0 <ferror@plt>
  401744:	mov	w21, #0x1                   	// #1
  401748:	mov	w23, w19
  40174c:	mov	w22, w28
  401750:	cbz	w0, 4014fc <ferror@plt+0x82c>
  401754:	b	40206c <ferror@plt+0x139c>
  401758:	stur	xzr, [x29, #-16]
  40175c:	mov	w23, #0xffffffff            	// #-1
  401760:	mov	w21, #0x1                   	// #1
  401764:	b	401770 <ferror@plt+0xaa0>
  401768:	mov	w21, #0x1                   	// #1
  40176c:	mov	w23, w19
  401770:	mov	w22, w28
  401774:	b	4014fc <ferror@plt+0x82c>
  401778:	ldr	x0, [x20, #16]
  40177c:	ldrb	w8, [x0]
  401780:	cmp	w8, #0x2d
  401784:	b.ne	401790 <ferror@plt+0xac0>  // b.any
  401788:	ldrb	w8, [x0, #1]
  40178c:	cbz	w8, 40149c <ferror@plt+0x7cc>
  401790:	ldur	w21, [x29, #-24]
  401794:	mov	w8, #0x41                  	// #65
  401798:	mov	w9, #0x241                 	// #577
  40179c:	mov	w2, #0x1b6                 	// #438
  4017a0:	cmp	w21, #0x0
  4017a4:	csel	w1, w9, w8, eq  // eq = none
  4017a8:	bl	400bb0 <open@plt>
  4017ac:	ldr	w23, [sp, #32]
  4017b0:	tbnz	w0, #31, 401dec <ferror@plt+0x111c>
  4017b4:	adrp	x1, 402000 <ferror@plt+0x1330>
  4017b8:	add	x1, x1, #0x594
  4017bc:	bl	400bf0 <fdopen@plt>
  4017c0:	cbz	x0, 401dec <ferror@plt+0x111c>
  4017c4:	stur	x0, [x29, #-32]
  4017c8:	bl	400c10 <rewind@plt>
  4017cc:	stur	x28, [x29, #-24]
  4017d0:	cbnz	w21, 4014b8 <ferror@plt+0x7e8>
  4017d4:	ldr	x8, [sp, #24]
  4017d8:	cbz	w8, 4018f0 <ferror@plt+0xc20>
  4017dc:	cbnz	w23, 4018f0 <ferror@plt+0xc20>
  4017e0:	cbnz	x27, 4018f0 <ferror@plt+0xc20>
  4017e4:	ldur	x23, [x29, #-32]
  4017e8:	cmp	w19, #0x3
  4017ec:	b.eq	401938 <ferror@plt+0xc68>  // b.none
  4017f0:	cmp	w19, #0x2
  4017f4:	b.eq	401964 <ferror@plt+0xc94>  // b.none
  4017f8:	cmp	w19, #0x1
  4017fc:	b.ne	401acc <ferror@plt+0xdfc>  // b.any
  401800:	cbz	x25, 401fd4 <ferror@plt+0x1304>
  401804:	adrp	x20, 413000 <ferror@plt+0x12330>
  401808:	mov	w19, w28
  40180c:	b	401818 <ferror@plt+0xb48>
  401810:	subs	x25, x25, #0x1
  401814:	b.eq	401fb8 <ferror@plt+0x12e8>  // b.none
  401818:	mov	x0, x24
  40181c:	bl	400c20 <getc@plt>
  401820:	cmn	w0, #0x1
  401824:	b.eq	401fac <ferror@plt+0x12dc>  // b.none
  401828:	ldr	x8, [x20, #312]
  40182c:	mov	w21, w0
  401830:	ubfx	x9, x21, #4, #4
  401834:	mov	x1, x23
  401838:	ldrb	w0, [x8, x9]
  40183c:	bl	400b80 <putc@plt>
  401840:	cmn	w0, #0x1
  401844:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401848:	ldr	x8, [x20, #312]
  40184c:	and	x9, x21, #0xf
  401850:	mov	x1, x23
  401854:	ldrb	w0, [x8, x9]
  401858:	bl	400b80 <putc@plt>
  40185c:	cmn	w0, #0x1
  401860:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401864:	subs	w19, w19, #0x1
  401868:	b.ne	401810 <ferror@plt+0xb40>  // b.any
  40186c:	mov	w0, #0xa                   	// #10
  401870:	mov	x1, x23
  401874:	bl	400b80 <putc@plt>
  401878:	cmn	w0, #0x1
  40187c:	mov	w19, w28
  401880:	b.ne	401810 <ferror@plt+0xb40>  // b.any
  401884:	b	402038 <ferror@plt+0x1368>
  401888:	ldur	x19, [x29, #-32]
  40188c:	mov	x0, x19
  401890:	bl	400ca0 <fflush@plt>
  401894:	cbnz	w0, 402038 <ferror@plt+0x1368>
  401898:	mov	w2, #0x2                   	// #2
  40189c:	mov	x0, x19
  4018a0:	mov	x1, xzr
  4018a4:	bl	400c40 <fseek@plt>
  4018a8:	mov	x0, x19
  4018ac:	bl	400b90 <fclose@plt>
  4018b0:	cbnz	w0, 402038 <ferror@plt+0x1368>
  4018b4:	mov	x0, x24
  4018b8:	bl	400b90 <fclose@plt>
  4018bc:	cbz	w0, 401fec <ferror@plt+0x131c>
  4018c0:	b	40206c <ferror@plt+0x139c>
  4018c4:	ldur	x25, [x29, #-32]
  4018c8:	ldr	w26, [sp, #20]
  4018cc:	ldp	x27, x22, [sp]
  4018d0:	cmp	w19, #0x1
  4018d4:	b.eq	401ddc <ferror@plt+0x110c>  // b.none
  4018d8:	cmp	w19, #0x3
  4018dc:	b.eq	401de4 <ferror@plt+0x1114>  // b.none
  4018e0:	cmp	w19, #0x2
  4018e4:	b.ne	401370 <ferror@plt+0x6a0>  // b.any
  4018e8:	mov	w28, #0xc                   	// #12
  4018ec:	b	4013c8 <ferror@plt+0x6f8>
  4018f0:	ldr	x9, [sp, #24]
  4018f4:	cmp	w23, #0x0
  4018f8:	cset	w8, ne  // ne = any
  4018fc:	cneg	x1, x27, ne  // ne = any
  401900:	lsl	w8, w8, #1
  401904:	cmp	w9, #0x0
  401908:	csinc	w2, w8, wzr, eq  // eq = none
  40190c:	mov	x0, x24
  401910:	bl	400c40 <fseek@plt>
  401914:	cbz	w23, 40191c <ferror@plt+0xc4c>
  401918:	tbnz	w0, #31, 401d58 <ferror@plt+0x1088>
  40191c:	ldur	x23, [x29, #-32]
  401920:	tbnz	w0, #31, 401d28 <ferror@plt+0x1058>
  401924:	mov	x0, x24
  401928:	bl	400b60 <ftell@plt>
  40192c:	mov	x27, x0
  401930:	cmp	w19, #0x3
  401934:	b.ne	4017f0 <ferror@plt+0xb20>  // b.any
  401938:	mov	w8, #0x3                   	// #3
  40193c:	cbnz	x25, 401ad4 <ferror@plt+0xe04>
  401940:	b	401db0 <ferror@plt+0x10e0>
  401944:	adrp	x8, 413000 <ferror@plt+0x12330>
  401948:	ldr	x2, [x8, #2936]
  40194c:	ldr	x0, [sp, #32]
  401950:	adrp	x1, 402000 <ferror@plt+0x1330>
  401954:	add	x1, x1, #0xafa
  401958:	bl	400cc0 <fprintf@plt>
  40195c:	mov	w0, #0x5                   	// #5
  401960:	b	401fec <ferror@plt+0x131c>
  401964:	adrp	x8, 413000 <ferror@plt+0x12330>
  401968:	ldr	x8, [x8, #336]
  40196c:	adrp	x27, 402000 <ferror@plt+0x1330>
  401970:	adrp	x28, 402000 <ferror@plt+0x1330>
  401974:	add	x27, x27, #0x5ee
  401978:	cmp	x24, x8
  40197c:	add	x28, x28, #0xb1f
  401980:	b.eq	401a38 <ferror@plt+0xd68>  // b.none
  401984:	mov	x23, x25
  401988:	bl	400c70 <__ctype_b_loc@plt>
  40198c:	ldr	x8, [x20, #8]
  401990:	ldr	x9, [x0]
  401994:	mov	x22, x0
  401998:	ldur	x0, [x29, #-32]
  40199c:	ldrb	w8, [x8]
  4019a0:	adrp	x1, 402000 <ferror@plt+0x1330>
  4019a4:	add	x1, x1, #0x5dd
  4019a8:	ldrh	w8, [x9, x8, lsl #1]
  4019ac:	tst	w8, #0x800
  4019b0:	csel	x2, x28, x27, eq  // eq = none
  4019b4:	bl	400cc0 <fprintf@plt>
  4019b8:	tbnz	w0, #31, 402038 <ferror@plt+0x1368>
  4019bc:	ldr	x8, [x20, #8]
  4019c0:	ldrb	w8, [x8]
  4019c4:	cbz	w8, 401a1c <ferror@plt+0xd4c>
  4019c8:	mov	w19, #0x1                   	// #1
  4019cc:	mov	w25, #0x5f                  	// #95
  4019d0:	ldr	x9, [x22]
  4019d4:	and	x21, x8, #0xff
  4019d8:	and	w8, w8, #0xff
  4019dc:	ldrh	w9, [x9, x21, lsl #1]
  4019e0:	tst	w9, #0x8
  4019e4:	csel	w0, w25, w8, eq  // eq = none
  4019e8:	tbz	w9, #3, 4019fc <ferror@plt+0xd2c>
  4019ec:	cbz	w26, 4019fc <ferror@plt+0xd2c>
  4019f0:	bl	400c00 <__ctype_toupper_loc@plt>
  4019f4:	ldr	x8, [x0]
  4019f8:	ldr	w0, [x8, x21, lsl #2]
  4019fc:	ldur	x1, [x29, #-32]
  401a00:	bl	400b80 <putc@plt>
  401a04:	cmn	w0, #0x1
  401a08:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401a0c:	ldr	x8, [x20, #8]
  401a10:	ldrb	w8, [x8, x19]
  401a14:	add	x19, x19, #0x1
  401a18:	cbnz	w8, 4019d0 <ferror@plt+0xd00>
  401a1c:	ldur	x1, [x29, #-32]
  401a20:	adrp	x0, 402000 <ferror@plt+0x1330>
  401a24:	add	x0, x0, #0x5f1
  401a28:	bl	400b30 <fputs@plt>
  401a2c:	cmn	w0, #0x1
  401a30:	mov	x25, x23
  401a34:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401a38:	cbz	x25, 401e44 <ferror@plt+0x1174>
  401a3c:	str	w26, [sp, #20]
  401a40:	adrp	x26, 413000 <ferror@plt+0x12330>
  401a44:	adrp	x27, 402000 <ferror@plt+0x1330>
  401a48:	adrp	x28, 402000 <ferror@plt+0x1330>
  401a4c:	adrp	x21, 402000 <ferror@plt+0x1330>
  401a50:	adrp	x23, 402000 <ferror@plt+0x1330>
  401a54:	mov	x22, xzr
  401a58:	adrp	x19, 413000 <ferror@plt+0x12330>
  401a5c:	add	x26, x26, #0x115
  401a60:	add	x27, x27, #0x602
  401a64:	add	x28, x28, #0x5f9
  401a68:	add	x21, x21, #0x60e
  401a6c:	add	x23, x23, #0x60b
  401a70:	mov	x0, x24
  401a74:	bl	400c20 <getc@plt>
  401a78:	cmn	w0, #0x1
  401a7c:	b.eq	401e54 <ferror@plt+0x1184>  // b.none
  401a80:	ldr	x8, [x19, #312]
  401a84:	mov	w3, w0
  401a88:	ldp	x0, x10, [x29, #-32]
  401a8c:	cmp	x8, x26
  401a90:	csel	x1, x28, x27, eq  // eq = none
  401a94:	sdiv	w9, w22, w10
  401a98:	cmp	x22, #0x0
  401a9c:	msub	w9, w9, w10, w22
  401aa0:	cset	w8, eq  // eq = none
  401aa4:	add	x8, x21, w8, uxtw #1
  401aa8:	cmp	w9, #0x0
  401aac:	csel	x2, x8, x23, eq  // eq = none
  401ab0:	bl	400cc0 <fprintf@plt>
  401ab4:	tbnz	w0, #31, 402038 <ferror@plt+0x1368>
  401ab8:	add	x22, x22, #0x1
  401abc:	cmp	x25, x22
  401ac0:	b.ne	401a70 <ferror@plt+0xda0>  // b.any
  401ac4:	mov	x22, x25
  401ac8:	b	401e60 <ferror@plt+0x1190>
  401acc:	mov	w8, #0x1                   	// #1
  401ad0:	cbz	x25, 401db0 <ferror@plt+0x10e0>
  401ad4:	ldur	w9, [x29, #-4]
  401ad8:	adrp	x21, 413000 <ferror@plt+0x12330>
  401adc:	mov	w26, wzr
  401ae0:	mov	w20, wzr
  401ae4:	lsl	w8, w9, w8
  401ae8:	sub	w10, w9, #0x1
  401aec:	str	w10, [sp, #24]
  401af0:	mov	x10, x28
  401af4:	orr	w8, w8, #0x1
  401af8:	mov	w28, w8
  401afc:	mul	w8, w8, w10
  401b00:	sub	w8, w8, #0x1
  401b04:	add	x23, x22, x27
  401b08:	mov	w22, #0x9                   	// #9
  401b0c:	add	x21, x21, #0x161
  401b10:	sdiv	w8, w8, w9
  401b14:	str	w8, [sp, #32]
  401b18:	b	401b28 <ferror@plt+0xe58>
  401b1c:	subs	x25, x25, #0x1
  401b20:	add	x23, x23, #0x1
  401b24:	b.eq	401d88 <ferror@plt+0x10b8>  // b.none
  401b28:	mov	x0, x24
  401b2c:	bl	400c20 <getc@plt>
  401b30:	cmn	w0, #0x1
  401b34:	b.eq	401d7c <ferror@plt+0x10ac>  // b.none
  401b38:	mov	w27, w0
  401b3c:	cbnz	w20, 401b78 <ferror@plt+0xea8>
  401b40:	adrp	x1, 402000 <ferror@plt+0x1330>
  401b44:	mov	x0, x21
  401b48:	add	x1, x1, #0x63a
  401b4c:	mov	x2, x23
  401b50:	bl	400b70 <sprintf@plt>
  401b54:	mov	w22, w0
  401b58:	cmp	w0, #0xa14
  401b5c:	b.gt	401b78 <ferror@plt+0xea8>
  401b60:	mov	w8, #0xa14                 	// #2580
  401b64:	sub	w8, w8, w22
  401b68:	add	x0, x21, w22, sxtw
  401b6c:	add	x2, x8, #0x1
  401b70:	mov	w1, #0x20                  	// #32
  401b74:	bl	400be0 <memset@plt>
  401b78:	cbz	w19, 401bcc <ferror@plt+0xefc>
  401b7c:	cmp	w19, #0x4
  401b80:	b.ne	401c0c <ferror@plt+0xf3c>  // b.any
  401b84:	ldr	w8, [sp, #24]
  401b88:	adrp	x9, 413000 <ferror@plt+0x12330>
  401b8c:	ldr	x9, [x9, #312]
  401b90:	ldur	w12, [x29, #-4]
  401b94:	eor	w8, w20, w8
  401b98:	ubfx	x10, x27, #4, #4
  401b9c:	mul	w8, w8, w28
  401ba0:	ldrb	w10, [x9, x10]
  401ba4:	sxtw	x11, w22
  401ba8:	sdiv	w8, w8, w12
  401bac:	add	x8, x11, w8, sxtw
  401bb0:	add	x11, x8, #0x1
  401bb4:	strb	w10, [x21, x11]
  401bb8:	and	x8, x27, #0xf
  401bbc:	ldrb	w8, [x9, x8]
  401bc0:	add	w9, w11, #0x1
  401bc4:	sxtw	x9, w9
  401bc8:	b	401c88 <ferror@plt+0xfb8>
  401bcc:	adrp	x8, 413000 <ferror@plt+0x12330>
  401bd0:	ldr	x8, [x8, #312]
  401bd4:	ldur	w12, [x29, #-4]
  401bd8:	ubfx	x9, x27, #4, #4
  401bdc:	mul	w11, w20, w28
  401be0:	ldrb	w9, [x8, x9]
  401be4:	sxtw	x10, w22
  401be8:	sdiv	w11, w11, w12
  401bec:	add	x10, x10, w11, sxtw
  401bf0:	add	x10, x10, #0x1
  401bf4:	strb	w9, [x21, x10]
  401bf8:	and	x9, x27, #0xf
  401bfc:	ldrb	w8, [x8, x9]
  401c00:	add	w9, w10, #0x1
  401c04:	sxtw	x9, w9
  401c08:	b	401c88 <ferror@plt+0xfb8>
  401c0c:	ldur	w9, [x29, #-4]
  401c10:	mul	w8, w20, w28
  401c14:	tst	w27, #0x80
  401c18:	mov	w11, #0x30                  	// #48
  401c1c:	sdiv	w8, w8, w9
  401c20:	add	w8, w8, w22
  401c24:	sxtw	x10, w8
  401c28:	cinc	w9, w11, ne  // ne = any
  401c2c:	tst	w27, #0x40
  401c30:	add	x8, x10, x21
  401c34:	strb	w9, [x8, #1]
  401c38:	cinc	w9, w11, ne  // ne = any
  401c3c:	tst	w27, #0x20
  401c40:	strb	w9, [x8, #2]
  401c44:	cinc	w9, w11, ne  // ne = any
  401c48:	tst	w27, #0x10
  401c4c:	strb	w9, [x8, #3]
  401c50:	cinc	w9, w11, ne  // ne = any
  401c54:	tst	w27, #0x8
  401c58:	strb	w9, [x8, #4]
  401c5c:	cinc	w9, w11, ne  // ne = any
  401c60:	tst	w27, #0x4
  401c64:	strb	w9, [x8, #5]
  401c68:	cinc	w9, w11, ne  // ne = any
  401c6c:	tst	w27, #0x2
  401c70:	strb	w9, [x8, #6]
  401c74:	cinc	w9, w11, ne  // ne = any
  401c78:	tst	w27, #0x1
  401c7c:	strb	w9, [x8, #7]
  401c80:	cinc	w8, w11, ne  // ne = any
  401c84:	add	x9, x10, #0x8
  401c88:	strb	w8, [x21, x9]
  401c8c:	ldr	w8, [sp, #40]
  401c90:	cmp	w27, #0x0
  401c94:	cinc	w26, w26, ne  // ne = any
  401c98:	cbz	w8, 401cbc <ferror@plt+0xfec>
  401c9c:	cmp	w27, #0x40
  401ca0:	b.ge	401cac <ferror@plt+0xfdc>  // b.tcont
  401ca4:	mov	w27, #0x2e                  	// #46
  401ca8:	b	401cbc <ferror@plt+0xfec>
  401cac:	adrp	x8, 402000 <ferror@plt+0x1330>
  401cb0:	add	x8, x8, #0xb20
  401cb4:	add	x8, x8, w27, sxtw
  401cb8:	ldurb	w27, [x8, #-64]
  401cbc:	ldr	w9, [sp, #32]
  401cc0:	sub	w8, w27, #0x20
  401cc4:	ldur	x11, [x29, #-24]
  401cc8:	cmp	w8, #0x5f
  401ccc:	add	w9, w22, w9
  401cd0:	add	w8, w9, #0x3
  401cd4:	sxtw	x8, w8
  401cd8:	mov	w9, #0x2e                  	// #46
  401cdc:	add	x10, x8, w20, sxtw
  401ce0:	add	w20, w20, #0x1
  401ce4:	csel	w9, w27, w9, cc  // cc = lo, ul, last
  401ce8:	cmp	w20, w11
  401cec:	strb	w9, [x21, x10]
  401cf0:	b.ne	401b1c <ferror@plt+0xe4c>  // b.any
  401cf4:	ldur	w9, [x29, #-16]
  401cf8:	ldur	x0, [x29, #-32]
  401cfc:	add	x8, x8, w11, sxtw
  401d00:	cmp	w9, #0x0
  401d04:	mov	w9, #0xa                   	// #10
  401d08:	strb	w9, [x21, x8]
  401d0c:	add	x8, x21, w8, sxtw
  401d10:	csinc	w1, w26, wzr, ne  // ne = any
  401d14:	strb	wzr, [x8, #1]
  401d18:	bl	402308 <ferror@plt+0x1638>
  401d1c:	mov	w20, wzr
  401d20:	mov	w26, wzr
  401d24:	b	401b1c <ferror@plt+0xe4c>
  401d28:	mov	w21, w19
  401d2c:	mov	x19, #0xffffffffffffffff    	// #-1
  401d30:	add	x19, x19, #0x1
  401d34:	cmp	x27, x19
  401d38:	b.eq	401e34 <ferror@plt+0x1164>  // b.none
  401d3c:	mov	x0, x24
  401d40:	bl	400c20 <getc@plt>
  401d44:	cmn	w0, #0x1
  401d48:	b.ne	401d30 <ferror@plt+0x1060>  // b.any
  401d4c:	mov	x0, x24
  401d50:	bl	400cd0 <ferror@plt>
  401d54:	cbnz	w0, 40206c <ferror@plt+0x139c>
  401d58:	adrp	x8, 413000 <ferror@plt+0x12330>
  401d5c:	ldr	x0, [x8, #320]
  401d60:	adrp	x8, 413000 <ferror@plt+0x12330>
  401d64:	ldr	x2, [x8, #2936]
  401d68:	adrp	x1, 402000 <ferror@plt+0x1330>
  401d6c:	add	x1, x1, #0x5c5
  401d70:	bl	400cc0 <fprintf@plt>
  401d74:	mov	w0, #0x4                   	// #4
  401d78:	b	401fec <ferror@plt+0x131c>
  401d7c:	mov	x0, x24
  401d80:	bl	400cd0 <ferror@plt>
  401d84:	cbnz	w0, 40206c <ferror@plt+0x139c>
  401d88:	cbz	w20, 401db0 <ferror@plt+0x10e0>
  401d8c:	ldr	w10, [sp, #32]
  401d90:	add	w8, w20, w22
  401d94:	ldur	x19, [x29, #-32]
  401d98:	mov	w9, #0xa                   	// #10
  401d9c:	add	w8, w8, w10
  401da0:	add	w8, w8, #0x3
  401da4:	strh	w9, [x21, w8, sxtw]
  401da8:	mov	w1, #0x1                   	// #1
  401dac:	b	401dc0 <ferror@plt+0x10f0>
  401db0:	ldur	w8, [x29, #-16]
  401db4:	ldur	x19, [x29, #-32]
  401db8:	cbz	w8, 401dc8 <ferror@plt+0x10f8>
  401dbc:	mov	w1, #0xffffffff            	// #-1
  401dc0:	mov	x0, x19
  401dc4:	bl	402308 <ferror@plt+0x1638>
  401dc8:	mov	x0, x24
  401dcc:	bl	400b90 <fclose@plt>
  401dd0:	cbnz	w0, 40206c <ferror@plt+0x139c>
  401dd4:	mov	x0, x19
  401dd8:	b	401fe4 <ferror@plt+0x1314>
  401ddc:	mov	w28, #0x1e                  	// #30
  401de0:	b	4013c8 <ferror@plt+0x6f8>
  401de4:	mov	w28, #0x6                   	// #6
  401de8:	b	4013c8 <ferror@plt+0x6f8>
  401dec:	adrp	x8, 413000 <ferror@plt+0x12330>
  401df0:	ldr	x0, [x8, #320]
  401df4:	adrp	x8, 413000 <ferror@plt+0x12330>
  401df8:	ldr	x2, [x8, #2936]
  401dfc:	adrp	x1, 402000 <ferror@plt+0x1330>
  401e00:	add	x1, x1, #0x58f
  401e04:	bl	400cc0 <fprintf@plt>
  401e08:	ldr	x0, [x20, #16]
  401e0c:	bl	400b50 <perror@plt>
  401e10:	mov	w0, #0x3                   	// #3
  401e14:	b	401fec <ferror@plt+0x131c>
  401e18:	adrp	x8, 413000 <ferror@plt+0x12330>
  401e1c:	ldr	x2, [x8, #2936]
  401e20:	adrp	x1, 402000 <ferror@plt+0x1330>
  401e24:	add	x1, x1, #0x596
  401e28:	bl	400cc0 <fprintf@plt>
  401e2c:	mov	w0, #0xffffffff            	// #-1
  401e30:	b	401fec <ferror@plt+0x131c>
  401e34:	mov	w19, w21
  401e38:	cmp	w19, #0x3
  401e3c:	b.ne	4017f0 <ferror@plt+0xb20>  // b.any
  401e40:	b	401938 <ferror@plt+0xc68>
  401e44:	ldur	x21, [x29, #-32]
  401e48:	mov	w22, wzr
  401e4c:	adrp	x19, 413000 <ferror@plt+0x12330>
  401e50:	b	401e98 <ferror@plt+0x11c8>
  401e54:	mov	x0, x24
  401e58:	bl	400cd0 <ferror@plt>
  401e5c:	cbnz	w0, 40206c <ferror@plt+0x139c>
  401e60:	ldr	w26, [sp, #20]
  401e64:	ldur	x21, [x29, #-32]
  401e68:	adrp	x27, 402000 <ferror@plt+0x1330>
  401e6c:	adrp	x28, 402000 <ferror@plt+0x1330>
  401e70:	add	x27, x27, #0x5ee
  401e74:	add	x28, x28, #0xb1f
  401e78:	adrp	x19, 413000 <ferror@plt+0x12330>
  401e7c:	cbz	w22, 401e98 <ferror@plt+0x11c8>
  401e80:	adrp	x0, 402000 <ferror@plt+0x1330>
  401e84:	add	x0, x0, #0xb1e
  401e88:	mov	x1, x21
  401e8c:	bl	400b30 <fputs@plt>
  401e90:	cmn	w0, #0x1
  401e94:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401e98:	ldr	x8, [x19, #336]
  401e9c:	mov	w9, #0x3                   	// #3
  401ea0:	mov	x1, x21
  401ea4:	cmp	x24, x8
  401ea8:	csel	x8, x9, xzr, eq  // eq = none
  401eac:	adrp	x9, 402000 <ferror@plt+0x1330>
  401eb0:	add	x9, x9, #0x613
  401eb4:	add	x0, x9, x8
  401eb8:	bl	400b30 <fputs@plt>
  401ebc:	cmn	w0, #0x1
  401ec0:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401ec4:	ldr	x8, [x19, #336]
  401ec8:	cmp	x24, x8
  401ecc:	b.eq	401f98 <ferror@plt+0x12c8>  // b.none
  401ed0:	bl	400c70 <__ctype_b_loc@plt>
  401ed4:	ldr	x8, [x20, #8]
  401ed8:	ldr	x9, [x0]
  401edc:	adrp	x1, 402000 <ferror@plt+0x1330>
  401ee0:	mov	x19, x0
  401ee4:	ldrb	w8, [x8]
  401ee8:	add	x1, x1, #0x617
  401eec:	mov	x0, x21
  401ef0:	ldrh	w8, [x9, x8, lsl #1]
  401ef4:	tst	w8, #0x800
  401ef8:	csel	x2, x28, x27, eq  // eq = none
  401efc:	bl	400cc0 <fprintf@plt>
  401f00:	tbnz	w0, #31, 402038 <ferror@plt+0x1368>
  401f04:	ldr	x8, [x20, #8]
  401f08:	ldrb	w8, [x8]
  401f0c:	cbz	w8, 401f64 <ferror@plt+0x1294>
  401f10:	mov	w21, #0x1                   	// #1
  401f14:	mov	w23, #0x5f                  	// #95
  401f18:	ldr	x9, [x19]
  401f1c:	and	x25, x8, #0xff
  401f20:	and	w8, w8, #0xff
  401f24:	ldrh	w9, [x9, x25, lsl #1]
  401f28:	tst	w9, #0x8
  401f2c:	csel	w0, w23, w8, eq  // eq = none
  401f30:	tbz	w9, #3, 401f44 <ferror@plt+0x1274>
  401f34:	cbz	w26, 401f44 <ferror@plt+0x1274>
  401f38:	bl	400c00 <__ctype_toupper_loc@plt>
  401f3c:	ldr	x8, [x0]
  401f40:	ldr	w0, [x8, x25, lsl #2]
  401f44:	ldur	x1, [x29, #-32]
  401f48:	bl	400b80 <putc@plt>
  401f4c:	cmn	w0, #0x1
  401f50:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401f54:	ldr	x8, [x20, #8]
  401f58:	ldrb	w8, [x8, x21]
  401f5c:	add	x21, x21, #0x1
  401f60:	cbnz	w8, 401f18 <ferror@plt+0x1248>
  401f64:	ldur	x21, [x29, #-32]
  401f68:	adrp	x8, 402000 <ferror@plt+0x1330>
  401f6c:	adrp	x9, 402000 <ferror@plt+0x1330>
  401f70:	add	x8, x8, #0x632
  401f74:	add	x9, x9, #0x636
  401f78:	cmp	w26, #0x0
  401f7c:	adrp	x1, 402000 <ferror@plt+0x1330>
  401f80:	csel	x2, x9, x8, eq  // eq = none
  401f84:	add	x1, x1, #0x627
  401f88:	mov	x0, x21
  401f8c:	mov	w3, w22
  401f90:	bl	400cc0 <fprintf@plt>
  401f94:	tbnz	w0, #31, 402038 <ferror@plt+0x1368>
  401f98:	mov	x0, x24
  401f9c:	bl	400b90 <fclose@plt>
  401fa0:	cbnz	w0, 40206c <ferror@plt+0x139c>
  401fa4:	mov	x0, x21
  401fa8:	b	401fe4 <ferror@plt+0x1314>
  401fac:	mov	x0, x24
  401fb0:	bl	400cd0 <ferror@plt>
  401fb4:	cbnz	w0, 40206c <ferror@plt+0x139c>
  401fb8:	cmp	w19, w28
  401fbc:	b.ge	401fd4 <ferror@plt+0x1304>  // b.tcont
  401fc0:	mov	w0, #0xa                   	// #10
  401fc4:	mov	x1, x23
  401fc8:	bl	400b80 <putc@plt>
  401fcc:	cmn	w0, #0x1
  401fd0:	b.eq	402038 <ferror@plt+0x1368>  // b.none
  401fd4:	mov	x0, x24
  401fd8:	bl	400b90 <fclose@plt>
  401fdc:	cbnz	w0, 40206c <ferror@plt+0x139c>
  401fe0:	mov	x0, x23
  401fe4:	bl	400b90 <fclose@plt>
  401fe8:	cbnz	w0, 402038 <ferror@plt+0x1368>
  401fec:	ldp	x20, x19, [sp, #160]
  401ff0:	ldp	x22, x21, [sp, #144]
  401ff4:	ldp	x24, x23, [sp, #128]
  401ff8:	ldp	x26, x25, [sp, #112]
  401ffc:	ldp	x28, x27, [sp, #96]
  402000:	ldp	x29, x30, [sp, #80]
  402004:	add	sp, sp, #0xb0
  402008:	ret
  40200c:	adrp	x8, 413000 <ferror@plt+0x12330>
  402010:	ldr	x0, [x8, #320]
  402014:	adrp	x8, 413000 <ferror@plt+0x12330>
  402018:	ldr	x2, [x8, #2936]
  40201c:	adrp	x1, 402000 <ferror@plt+0x1330>
  402020:	add	x1, x1, #0x58f
  402024:	bl	400cc0 <fprintf@plt>
  402028:	ldr	x0, [x20, #8]
  40202c:	bl	400b50 <perror@plt>
  402030:	mov	w0, #0x2                   	// #2
  402034:	b	401fec <ferror@plt+0x131c>
  402038:	mov	w0, #0x3                   	// #3
  40203c:	bl	4022c8 <ferror@plt+0x15f8>
  402040:	adrp	x8, 413000 <ferror@plt+0x12330>
  402044:	ldr	x0, [x8, #320]
  402048:	adrp	x8, 413000 <ferror@plt+0x12330>
  40204c:	ldr	x2, [x8, #2936]
  402050:	adrp	x1, 402000 <ferror@plt+0x1330>
  402054:	add	x1, x1, #0x527
  402058:	mov	w3, #0x100                 	// #256
  40205c:	bl	400cc0 <fprintf@plt>
  402060:	mov	w0, #0x1                   	// #1
  402064:	bl	400b40 <exit@plt>
  402068:	bl	4020c4 <ferror@plt+0x13f4>
  40206c:	mov	w0, #0x2                   	// #2
  402070:	bl	4022c8 <ferror@plt+0x15f8>
  402074:	adrp	x8, 413000 <ferror@plt+0x12330>
  402078:	ldr	x0, [x8, #320]
  40207c:	adrp	x1, 402000 <ferror@plt+0x1330>
  402080:	adrp	x2, 413000 <ferror@plt+0x12330>
  402084:	adrp	x3, 413000 <ferror@plt+0x12330>
  402088:	add	x1, x1, #0x4f1
  40208c:	add	x2, x2, #0xf0
  402090:	add	x3, x3, #0x160
  402094:	bl	400cc0 <fprintf@plt>
  402098:	mov	w0, wzr
  40209c:	bl	400b40 <exit@plt>
  4020a0:	adrp	x8, 413000 <ferror@plt+0x12330>
  4020a4:	ldr	x0, [x8, #320]
  4020a8:	adrp	x8, 413000 <ferror@plt+0x12330>
  4020ac:	ldr	x2, [x8, #2936]
  4020b0:	adrp	x1, 402000 <ferror@plt+0x1330>
  4020b4:	add	x1, x1, #0x551
  4020b8:	bl	400cc0 <fprintf@plt>
  4020bc:	mov	w0, #0x1                   	// #1
  4020c0:	bl	400b40 <exit@plt>
  4020c4:	stp	x29, x30, [sp, #-32]!
  4020c8:	stp	x20, x19, [sp, #16]
  4020cc:	adrp	x19, 413000 <ferror@plt+0x12330>
  4020d0:	adrp	x20, 413000 <ferror@plt+0x12330>
  4020d4:	ldr	x0, [x19, #320]
  4020d8:	ldr	x2, [x20, #2936]
  4020dc:	adrp	x1, 402000 <ferror@plt+0x1330>
  4020e0:	add	x1, x1, #0x641
  4020e4:	mov	x29, sp
  4020e8:	bl	400cc0 <fprintf@plt>
  4020ec:	ldr	x0, [x19, #320]
  4020f0:	ldr	x2, [x20, #2936]
  4020f4:	adrp	x1, 402000 <ferror@plt+0x1330>
  4020f8:	add	x1, x1, #0x670
  4020fc:	bl	400cc0 <fprintf@plt>
  402100:	ldr	x3, [x19, #320]
  402104:	adrp	x0, 402000 <ferror@plt+0x1330>
  402108:	add	x0, x0, #0x6b7
  40210c:	mov	w1, #0x9                   	// #9
  402110:	mov	w2, #0x1                   	// #1
  402114:	bl	400c90 <fwrite@plt>
  402118:	ldr	x3, [x19, #320]
  40211c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402120:	add	x0, x0, #0x6c1
  402124:	mov	w1, #0x4f                  	// #79
  402128:	mov	w2, #0x1                   	// #1
  40212c:	bl	400c90 <fwrite@plt>
  402130:	ldr	x3, [x19, #320]
  402134:	adrp	x0, 402000 <ferror@plt+0x1330>
  402138:	add	x0, x0, #0x711
  40213c:	mov	w1, #0x4e                  	// #78
  402140:	mov	w2, #0x1                   	// #1
  402144:	bl	400c90 <fwrite@plt>
  402148:	ldr	x3, [x19, #320]
  40214c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402150:	add	x0, x0, #0x760
  402154:	mov	w1, #0x48                  	// #72
  402158:	mov	w2, #0x1                   	// #1
  40215c:	bl	400c90 <fwrite@plt>
  402160:	ldr	x3, [x19, #320]
  402164:	adrp	x0, 402000 <ferror@plt+0x1330>
  402168:	add	x0, x0, #0x7a9
  40216c:	mov	w1, #0x4d                  	// #77
  402170:	mov	w2, #0x1                   	// #1
  402174:	bl	400c90 <fwrite@plt>
  402178:	ldr	x3, [x19, #320]
  40217c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402180:	add	x0, x0, #0x7f7
  402184:	mov	w1, #0x3a                  	// #58
  402188:	mov	w2, #0x1                   	// #1
  40218c:	bl	400c90 <fwrite@plt>
  402190:	ldr	x3, [x19, #320]
  402194:	adrp	x0, 402000 <ferror@plt+0x1330>
  402198:	add	x0, x0, #0x832
  40219c:	mov	w1, #0x42                  	// #66
  4021a0:	mov	w2, #0x1                   	// #1
  4021a4:	bl	400c90 <fwrite@plt>
  4021a8:	ldr	x3, [x19, #320]
  4021ac:	adrp	x0, 402000 <ferror@plt+0x1330>
  4021b0:	add	x0, x0, #0x875
  4021b4:	mov	w1, #0x50                  	// #80
  4021b8:	mov	w2, #0x1                   	// #1
  4021bc:	bl	400c90 <fwrite@plt>
  4021c0:	ldr	x3, [x19, #320]
  4021c4:	adrp	x0, 402000 <ferror@plt+0x1330>
  4021c8:	add	x0, x0, #0x8c6
  4021cc:	mov	w1, #0x24                  	// #36
  4021d0:	mov	w2, #0x1                   	// #1
  4021d4:	bl	400c90 <fwrite@plt>
  4021d8:	ldr	x3, [x19, #320]
  4021dc:	adrp	x0, 402000 <ferror@plt+0x1330>
  4021e0:	add	x0, x0, #0x8eb
  4021e4:	mov	w1, #0x30                  	// #48
  4021e8:	mov	w2, #0x1                   	// #1
  4021ec:	bl	400c90 <fwrite@plt>
  4021f0:	ldr	x3, [x19, #320]
  4021f4:	adrp	x0, 402000 <ferror@plt+0x1330>
  4021f8:	add	x0, x0, #0x91c
  4021fc:	mov	w1, #0x29                  	// #41
  402200:	mov	w2, #0x1                   	// #1
  402204:	bl	400c90 <fwrite@plt>
  402208:	ldr	x3, [x19, #320]
  40220c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402210:	add	x0, x0, #0x946
  402214:	mov	w1, #0x3a                  	// #58
  402218:	mov	w2, #0x1                   	// #1
  40221c:	bl	400c90 <fwrite@plt>
  402220:	ldr	x3, [x19, #320]
  402224:	adrp	x0, 402000 <ferror@plt+0x1330>
  402228:	add	x0, x0, #0x981
  40222c:	mov	w1, #0x3a                  	// #58
  402230:	mov	w2, #0x1                   	// #1
  402234:	bl	400c90 <fwrite@plt>
  402238:	ldr	x3, [x19, #320]
  40223c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402240:	add	x0, x0, #0x9bc
  402244:	mov	w1, #0x4b                  	// #75
  402248:	mov	w2, #0x1                   	// #1
  40224c:	bl	400c90 <fwrite@plt>
  402250:	ldr	x3, [x19, #320]
  402254:	adrp	x0, 402000 <ferror@plt+0x1330>
  402258:	add	x0, x0, #0xa08
  40225c:	mov	w1, #0x4c                  	// #76
  402260:	mov	w2, #0x1                   	// #1
  402264:	bl	400c90 <fwrite@plt>
  402268:	ldr	x0, [x19, #320]
  40226c:	adrp	x1, 402000 <ferror@plt+0x1330>
  402270:	adrp	x2, 402000 <ferror@plt+0x1330>
  402274:	adrp	x3, 402000 <ferror@plt+0x1330>
  402278:	add	x1, x1, #0xa55
  40227c:	add	x2, x2, #0xa91
  402280:	add	x3, x3, #0xa98
  402284:	bl	400cc0 <fprintf@plt>
  402288:	ldr	x3, [x19, #320]
  40228c:	adrp	x0, 402000 <ferror@plt+0x1330>
  402290:	add	x0, x0, #0xaa6
  402294:	mov	w1, #0x2c                  	// #44
  402298:	mov	w2, #0x1                   	// #1
  40229c:	bl	400c90 <fwrite@plt>
  4022a0:	ldr	x0, [x19, #320]
  4022a4:	adrp	x1, 402000 <ferror@plt+0x1330>
  4022a8:	adrp	x2, 413000 <ferror@plt+0x12330>
  4022ac:	adrp	x3, 413000 <ferror@plt+0x12330>
  4022b0:	add	x1, x1, #0xad3
  4022b4:	add	x2, x2, #0xf0
  4022b8:	add	x3, x3, #0x160
  4022bc:	bl	400cc0 <fprintf@plt>
  4022c0:	mov	w0, #0x1                   	// #1
  4022c4:	bl	400b40 <exit@plt>
  4022c8:	stp	x29, x30, [sp, #-32]!
  4022cc:	adrp	x8, 413000 <ferror@plt+0x12330>
  4022d0:	adrp	x9, 413000 <ferror@plt+0x12330>
  4022d4:	ldr	x8, [x8, #320]
  4022d8:	ldr	x2, [x9, #2936]
  4022dc:	adrp	x1, 402000 <ferror@plt+0x1330>
  4022e0:	str	x19, [sp, #16]
  4022e4:	mov	w19, w0
  4022e8:	add	x1, x1, #0x58f
  4022ec:	mov	x0, x8
  4022f0:	mov	x29, sp
  4022f4:	bl	400cc0 <fprintf@plt>
  4022f8:	mov	x0, xzr
  4022fc:	bl	400b50 <perror@plt>
  402300:	mov	w0, w19
  402304:	bl	400b40 <exit@plt>
  402308:	stp	x29, x30, [sp, #-48]!
  40230c:	stp	x22, x21, [sp, #16]
  402310:	adrp	x21, 414000 <stdin@@GLIBC_2.17+0xeb0>
  402314:	ldr	w8, [x21, #1432]
  402318:	stp	x20, x19, [sp, #32]
  40231c:	mov	w20, w1
  402320:	mov	x19, x0
  402324:	mov	x29, sp
  402328:	cbnz	w1, 402350 <ferror@plt+0x1680>
  40232c:	cmp	w8, #0x1
  402330:	b.ne	402350 <ferror@plt+0x1680>  // b.any
  402334:	adrp	x0, 413000 <ferror@plt+0x12330>
  402338:	adrp	x1, 413000 <ferror@plt+0x12330>
  40233c:	add	x0, x0, #0xb80
  402340:	add	x1, x1, #0x161
  402344:	bl	400cb0 <strcpy@plt>
  402348:	ldr	w8, [x21, #1432]
  40234c:	b	402374 <ferror@plt+0x16a4>
  402350:	cbz	w20, 402374 <ferror@plt+0x16a4>
  402354:	tbnz	w20, #31, 402388 <ferror@plt+0x16b8>
  402358:	cmp	w8, #0x2
  40235c:	b.eq	402398 <ferror@plt+0x16c8>  // b.none
  402360:	cmp	w8, #0x3
  402364:	b.ge	4023bc <ferror@plt+0x16ec>  // b.tcont
  402368:	mov	w22, #0x1                   	// #1
  40236c:	tbnz	w20, #31, 4023e0 <ferror@plt+0x1710>
  402370:	b	4023e8 <ferror@plt+0x1718>
  402374:	add	w9, w8, #0x1
  402378:	str	w9, [x21, #1432]
  40237c:	cbnz	w8, 402408 <ferror@plt+0x1738>
  402380:	mov	w22, wzr
  402384:	b	4023e8 <ferror@plt+0x1718>
  402388:	sub	w8, w8, #0x1
  40238c:	str	w8, [x21, #1432]
  402390:	cmp	w8, #0x2
  402394:	b.ne	402360 <ferror@plt+0x1690>  // b.any
  402398:	adrp	x0, 413000 <ferror@plt+0x12330>
  40239c:	add	x0, x0, #0xb80
  4023a0:	mov	x1, x19
  4023a4:	bl	400b30 <fputs@plt>
  4023a8:	cmn	w0, #0x1
  4023ac:	b.eq	402418 <ferror@plt+0x1748>  // b.none
  4023b0:	ldr	w8, [x21, #1432]
  4023b4:	cmp	w8, #0x3
  4023b8:	b.lt	402368 <ferror@plt+0x1698>  // b.tstop
  4023bc:	adrp	x0, 402000 <ferror@plt+0x1330>
  4023c0:	add	x0, x0, #0xb1d
  4023c4:	mov	x1, x19
  4023c8:	bl	400b30 <fputs@plt>
  4023cc:	cmn	w0, #0x1
  4023d0:	b.eq	402418 <ferror@plt+0x1748>  // b.none
  4023d4:	ldr	w8, [x21, #1432]
  4023d8:	mov	w22, #0x1                   	// #1
  4023dc:	tbz	w20, #31, 4023e8 <ferror@plt+0x1718>
  4023e0:	cmp	w8, #0x1
  4023e4:	b.lt	402404 <ferror@plt+0x1734>  // b.tstop
  4023e8:	adrp	x0, 413000 <ferror@plt+0x12330>
  4023ec:	add	x0, x0, #0x161
  4023f0:	mov	x1, x19
  4023f4:	bl	400b30 <fputs@plt>
  4023f8:	cmn	w0, #0x1
  4023fc:	b.eq	402418 <ferror@plt+0x1748>  // b.none
  402400:	cbz	w22, 402408 <ferror@plt+0x1738>
  402404:	str	wzr, [x21, #1432]
  402408:	ldp	x20, x19, [sp, #32]
  40240c:	ldp	x22, x21, [sp, #16]
  402410:	ldp	x29, x30, [sp], #48
  402414:	ret
  402418:	mov	w0, #0x3                   	// #3
  40241c:	bl	4022c8 <ferror@plt+0x15f8>
  402420:	stp	x29, x30, [sp, #-64]!
  402424:	mov	x29, sp
  402428:	stp	x19, x20, [sp, #16]
  40242c:	adrp	x20, 412000 <ferror@plt+0x11330>
  402430:	add	x20, x20, #0xdf0
  402434:	stp	x21, x22, [sp, #32]
  402438:	adrp	x21, 412000 <ferror@plt+0x11330>
  40243c:	add	x21, x21, #0xde8
  402440:	sub	x20, x20, x21
  402444:	mov	w22, w0
  402448:	stp	x23, x24, [sp, #48]
  40244c:	mov	x23, x1
  402450:	mov	x24, x2
  402454:	bl	400ae0 <strtoul@plt-0x40>
  402458:	cmp	xzr, x20, asr #3
  40245c:	b.eq	402488 <ferror@plt+0x17b8>  // b.none
  402460:	asr	x20, x20, #3
  402464:	mov	x19, #0x0                   	// #0
  402468:	ldr	x3, [x21, x19, lsl #3]
  40246c:	mov	x2, x24
  402470:	add	x19, x19, #0x1
  402474:	mov	x1, x23
  402478:	mov	w0, w22
  40247c:	blr	x3
  402480:	cmp	x20, x19
  402484:	b.ne	402468 <ferror@plt+0x1798>  // b.any
  402488:	ldp	x19, x20, [sp, #16]
  40248c:	ldp	x21, x22, [sp, #32]
  402490:	ldp	x23, x24, [sp, #48]
  402494:	ldp	x29, x30, [sp], #64
  402498:	ret
  40249c:	nop
  4024a0:	ret

Disassembly of section .fini:

00000000004024a4 <.fini>:
  4024a4:	stp	x29, x30, [sp, #-16]!
  4024a8:	mov	x29, sp
  4024ac:	ldp	x29, x30, [sp], #16
  4024b0:	ret
