{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666218215056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666218215059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 16:23:34 2022 " "Processing started: Wed Oct 19 16:23:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666218215059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218215059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218215059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666218215522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666218215522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file psr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR_reg " "Found entity 1: PSR_reg" {  } { { "PSR_reg.v" "" { Text "E:/3710/GroupProject/cs3710/PSR_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "E:/3710/GroupProject/cs3710/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "E:/3710/GroupProject/cs3710/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "aluTb.v(71) " "Verilog HDL information at aluTb.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "aluTb.v" "" { Text "E:/3710/GroupProject/cs3710/aluTb.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666218221274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluTb " "Found entity 1: aluTb" {  } { { "aluTb.v" "" { Text "E:/3710/GroupProject/cs3710/aluTb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile_tb " "Found entity 1: registerFile_tb" {  } { { "registerFile_tb.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666218221277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "final_group1 cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"final_group1\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "final_group2 cpu.v(40) " "Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for \"final_group2\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(35) " "Verilog HDL Parameter Declaration warning at alu.v(35): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(36) " "Verilog HDL Parameter Declaration warning at alu.v(36): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(37) " "Verilog HDL Parameter Declaration warning at alu.v(37): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(38) " "Verilog HDL Parameter Declaration warning at alu.v(38): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(39) " "Verilog HDL Parameter Declaration warning at alu.v(39): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(40) " "Verilog HDL Parameter Declaration warning at alu.v(40): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(41) " "Verilog HDL Parameter Declaration warning at alu.v(41): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(42) " "Verilog HDL Parameter Declaration warning at alu.v(42): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(43) " "Verilog HDL Parameter Declaration warning at alu.v(43): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(46) " "Verilog HDL Parameter Declaration warning at alu.v(46): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(47) " "Verilog HDL Parameter Declaration warning at alu.v(47): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(48) " "Verilog HDL Parameter Declaration warning at alu.v(48): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(49) " "Verilog HDL Parameter Declaration warning at alu.v(49): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(52) " "Verilog HDL Parameter Declaration warning at alu.v(52): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(53) " "Verilog HDL Parameter Declaration warning at alu.v(53): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(54) " "Verilog HDL Parameter Declaration warning at alu.v(54): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(55) " "Verilog HDL Parameter Declaration warning at alu.v(55): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(56) " "Verilog HDL Parameter Declaration warning at alu.v(56): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(57) " "Verilog HDL Parameter Declaration warning at alu.v(57): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(58) " "Verilog HDL Parameter Declaration warning at alu.v(58): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(59) " "Verilog HDL Parameter Declaration warning at alu.v(59): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 59 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(60) " "Verilog HDL Parameter Declaration warning at alu.v(60): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 60 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(61) " "Verilog HDL Parameter Declaration warning at alu.v(61): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(64) " "Verilog HDL Parameter Declaration warning at alu.v(64): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(65) " "Verilog HDL Parameter Declaration warning at alu.v(65): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(67) " "Verilog HDL Parameter Declaration warning at alu.v(67): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(68) " "Verilog HDL Parameter Declaration warning at alu.v(68): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 68 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(69) " "Verilog HDL Parameter Declaration warning at alu.v(69): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(72) " "Verilog HDL Parameter Declaration warning at alu.v(72): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(73) " "Verilog HDL Parameter Declaration warning at alu.v(73): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 73 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(74) " "Verilog HDL Parameter Declaration warning at alu.v(74): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(75) " "Verilog HDL Parameter Declaration warning at alu.v(75): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(76) " "Verilog HDL Parameter Declaration warning at alu.v(76): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(77) " "Verilog HDL Parameter Declaration warning at alu.v(77): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(78) " "Verilog HDL Parameter Declaration warning at alu.v(78): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(79) " "Verilog HDL Parameter Declaration warning at alu.v(79): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(80) " "Verilog HDL Parameter Declaration warning at alu.v(80): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(81) " "Verilog HDL Parameter Declaration warning at alu.v(81): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(82) " "Verilog HDL Parameter Declaration warning at alu.v(82): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221278 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(83) " "Verilog HDL Parameter Declaration warning at alu.v(83): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(84) " "Verilog HDL Parameter Declaration warning at alu.v(84): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(85) " "Verilog HDL Parameter Declaration warning at alu.v(85): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(86) " "Verilog HDL Parameter Declaration warning at alu.v(86): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221279 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alu alu.v(87) " "Verilog HDL Parameter Declaration warning at alu.v(87): Parameter Declaration in module \"alu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666218221279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666218221307 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adr cpu.v(6) " "Output port \"adr\" at cpu.v(6) has no driver" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666218221308 "|cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wd cpu.v(7) " "Output port \"wd\" at cpu.v(7) has no driver" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666218221308 "|cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memwrite cpu.v(5) " "Output port \"memwrite\" at cpu.v(5) has no driver" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666218221308 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:pcReg " "Elaborating entity \"register\" for hierarchy \"register:pcReg\"" {  } { { "cpu.v" "pcReg" { Text "E:/3710/GroupProject/cs3710/cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:rf\"" {  } { { "cpu.v" "rf" { Text "E:/3710/GroupProject/cs3710/cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221310 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file registerFile.v(26) " "Verilog HDL Display System Task info at registerFile.v(26): Loading register file" {  } { { "registerFile.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile.v" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221310 "|cpu|registerFile:rf"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Done with loading register file registerFile.v(28) " "Verilog HDL Display System Task info at registerFile.v(28): Done with loading register file" {  } { { "registerFile.v" "" { Text "E:/3710/GroupProject/cs3710/registerFile.v" 28 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221311 "|cpu|registerFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:alu1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:alu1\"" {  } { { "cpu.v" "alu1" { Text "E:/3710/GroupProject/cs3710/cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:mainAlu " "Elaborating entity \"alu\" for hierarchy \"alu:mainAlu\"" {  } { { "cpu.v" "mainAlu" { Text "E:/3710/GroupProject/cs3710/cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221454 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(171) " "Verilog HDL Case Statement warning at alu.v(171): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 171 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666218221455 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(210) " "Verilog HDL Case Statement warning at alu.v(210): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 210 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666218221456 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(236) " "Verilog HDL Case Statement warning at alu.v(236): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 236 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666218221456 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(249) " "Verilog HDL Case Statement warning at alu.v(249): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 249 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666218221456 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(288) " "Verilog HDL Case Statement warning at alu.v(288): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 288 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666218221456 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(314) " "Verilog HDL Case Statement warning at alu.v(314): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 314 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666218221456 "|cpu|alu:mainAlu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(338) " "Verilog HDL Case Statement warning at alu.v(338): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/3710/GroupProject/cs3710/alu.v" 338 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1666218221456 "|cpu|alu:mainAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR_reg PSR_reg:PSRreg " "Elaborating entity \"PSR_reg\" for hierarchy \"PSR_reg:PSRreg\"" {  } { { "cpu.v" "PSRreg" { Text "E:/3710/GroupProject/cs3710/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221456 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666218221478 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666218221478 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666218221479 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666218221479 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666218221479 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666218221479 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666218221479 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666218221479 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "cpu.v" "en" { Text "E:/3710/GroupProject/cs3710/cpu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666218221479 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666218221479 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666218221751 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "memwrite GND " "Pin \"memwrite\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|memwrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[0\] GND " "Pin \"adr\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[1\] GND " "Pin \"adr\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[2\] GND " "Pin \"adr\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[3\] GND " "Pin \"adr\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[4\] GND " "Pin \"adr\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[5\] GND " "Pin \"adr\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[6\] GND " "Pin \"adr\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[7\] GND " "Pin \"adr\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[8\] GND " "Pin \"adr\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[9\] GND " "Pin \"adr\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[10\] GND " "Pin \"adr\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[11\] GND " "Pin \"adr\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[12\] GND " "Pin \"adr\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[13\] GND " "Pin \"adr\[13\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[14\] GND " "Pin \"adr\[14\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adr\[15\] GND " "Pin \"adr\[15\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|adr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[0\] GND " "Pin \"wd\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[1\] GND " "Pin \"wd\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[2\] GND " "Pin \"wd\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[3\] GND " "Pin \"wd\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[4\] GND " "Pin \"wd\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[5\] GND " "Pin \"wd\[5\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[6\] GND " "Pin \"wd\[6\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[7\] GND " "Pin \"wd\[7\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[8\] GND " "Pin \"wd\[8\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[9\] GND " "Pin \"wd\[9\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[10\] GND " "Pin \"wd\[10\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[11\] GND " "Pin \"wd\[11\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[12\] GND " "Pin \"wd\[12\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[13\] GND " "Pin \"wd\[13\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[14\] GND " "Pin \"wd\[14\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[15\] GND " "Pin \"wd\[15\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|wd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[0\] GND " "Pin \"condsOut\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|condsOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[1\] GND " "Pin \"condsOut\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|condsOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[2\] GND " "Pin \"condsOut\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|condsOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[3\] GND " "Pin \"condsOut\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|condsOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condsOut\[4\] GND " "Pin \"condsOut\[4\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666218221758 "|cpu|condsOut[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666218221758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "328 " "328 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666218221769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/3710/GroupProject/cs3710/output_files/cpu.map.smsg " "Generated suppressed messages file E:/3710/GroupProject/cs3710/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666218221858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666218221858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "76 " "Design contains 76 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[0\] " "No output dependent on input pin \"ctrl\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[1\] " "No output dependent on input pin \"ctrl\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[2\] " "No output dependent on input pin \"ctrl\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[3\] " "No output dependent on input pin \"ctrl\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[4\] " "No output dependent on input pin \"ctrl\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[5\] " "No output dependent on input pin \"ctrl\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[6\] " "No output dependent on input pin \"ctrl\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[7\] " "No output dependent on input pin \"ctrl\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[8\] " "No output dependent on input pin \"ctrl\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl\[9\] " "No output dependent on input pin \"ctrl\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|ctrl[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[0\] " "No output dependent on input pin \"memdata\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[1\] " "No output dependent on input pin \"memdata\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[2\] " "No output dependent on input pin \"memdata\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[3\] " "No output dependent on input pin \"memdata\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[4\] " "No output dependent on input pin \"memdata\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[5\] " "No output dependent on input pin \"memdata\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[6\] " "No output dependent on input pin \"memdata\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[7\] " "No output dependent on input pin \"memdata\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[8\] " "No output dependent on input pin \"memdata\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[9\] " "No output dependent on input pin \"memdata\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[10\] " "No output dependent on input pin \"memdata\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[11\] " "No output dependent on input pin \"memdata\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[12\] " "No output dependent on input pin \"memdata\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[13\] " "No output dependent on input pin \"memdata\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[14\] " "No output dependent on input pin \"memdata\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memdata\[15\] " "No output dependent on input pin \"memdata\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|memdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[0\] " "No output dependent on input pin \"srcAddr\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[1\] " "No output dependent on input pin \"srcAddr\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[2\] " "No output dependent on input pin \"srcAddr\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[3\] " "No output dependent on input pin \"srcAddr\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[4\] " "No output dependent on input pin \"srcAddr\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[5\] " "No output dependent on input pin \"srcAddr\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[6\] " "No output dependent on input pin \"srcAddr\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[7\] " "No output dependent on input pin \"srcAddr\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[8\] " "No output dependent on input pin \"srcAddr\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[9\] " "No output dependent on input pin \"srcAddr\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[10\] " "No output dependent on input pin \"srcAddr\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[11\] " "No output dependent on input pin \"srcAddr\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[12\] " "No output dependent on input pin \"srcAddr\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[13\] " "No output dependent on input pin \"srcAddr\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[14\] " "No output dependent on input pin \"srcAddr\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "srcAddr\[15\] " "No output dependent on input pin \"srcAddr\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|srcAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[0\] " "No output dependent on input pin \"dstAddr\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[1\] " "No output dependent on input pin \"dstAddr\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[2\] " "No output dependent on input pin \"dstAddr\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[3\] " "No output dependent on input pin \"dstAddr\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[4\] " "No output dependent on input pin \"dstAddr\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[5\] " "No output dependent on input pin \"dstAddr\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[6\] " "No output dependent on input pin \"dstAddr\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[7\] " "No output dependent on input pin \"dstAddr\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[8\] " "No output dependent on input pin \"dstAddr\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[9\] " "No output dependent on input pin \"dstAddr\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[10\] " "No output dependent on input pin \"dstAddr\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[11\] " "No output dependent on input pin \"dstAddr\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[12\] " "No output dependent on input pin \"dstAddr\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[13\] " "No output dependent on input pin \"dstAddr\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[14\] " "No output dependent on input pin \"dstAddr\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dstAddr\[15\] " "No output dependent on input pin \"dstAddr\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|dstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[0\] " "No output dependent on input pin \"imm\[0\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[1\] " "No output dependent on input pin \"imm\[1\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[2\] " "No output dependent on input pin \"imm\[2\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[3\] " "No output dependent on input pin \"imm\[3\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[4\] " "No output dependent on input pin \"imm\[4\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[5\] " "No output dependent on input pin \"imm\[5\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[6\] " "No output dependent on input pin \"imm\[6\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[7\] " "No output dependent on input pin \"imm\[7\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[8\] " "No output dependent on input pin \"imm\[8\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[9\] " "No output dependent on input pin \"imm\[9\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[10\] " "No output dependent on input pin \"imm\[10\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[11\] " "No output dependent on input pin \"imm\[11\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[12\] " "No output dependent on input pin \"imm\[12\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[13\] " "No output dependent on input pin \"imm\[13\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[14\] " "No output dependent on input pin \"imm\[14\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "imm\[15\] " "No output dependent on input pin \"imm\[15\]\"" {  } { { "cpu.v" "" { Text "E:/3710/GroupProject/cs3710/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666218221883 "|cpu|imm[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666218221883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666218221885 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666218221885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666218221885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 184 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666218221901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 16:23:41 2022 " "Processing ended: Wed Oct 19 16:23:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666218221901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666218221901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666218221901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666218221901 ""}
