<stg><name>RC_RECEIVER</name>


<trans_list>

<trans id="219" from="1" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="2" to="3">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="3" to="4">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="5">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="6">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="7" to="8">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="8" to="9">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="9" to="10">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="10" to="11">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="11" to="12">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="12" to="13">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="13" to="14">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="14" to="15">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="15" to="16">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="16" to="17">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="17" to="18">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="18" to="19">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="19" to="20">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="20" to="21">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="21" to="22">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="22" to="23">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="23" to="24">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="24" to="25">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="SBUS_data_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="5">
<![CDATA[
:10  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %norm_out_addr_8 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="norm_out_addr_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:126  store i32 15, i32* %norm_out_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="5">
<![CDATA[
:10  %SBUS_data_load = load i8* %SBUS_data_addr, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="8">
<![CDATA[
:11  %tmp_3 = zext i8 %SBUS_data_load to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %norm_out_addr = getelementptr [4096 x i32]* %norm_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="norm_out_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:13  store i32 %tmp_3, i32* %norm_out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="5">
<![CDATA[
:15  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="5">
<![CDATA[
:15  %SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
:16  %tmp_3_1 = zext i8 %SBUS_data_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %norm_out_addr_1 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="norm_out_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:18  store i32 %tmp_3_1, i32* %norm_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
:20  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
:20  %SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="8">
<![CDATA[
:21  %tmp_3_2 = zext i8 %SBUS_data_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %norm_out_addr_2 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="norm_out_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:23  store i32 %tmp_3_2, i32* %norm_out_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
:25  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
:25  %SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
:26  %tmp_3_3 = zext i8 %SBUS_data_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %norm_out_addr_3 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="norm_out_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:28  store i32 %tmp_3_3, i32* %norm_out_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
:30  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
:30  %SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_4"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
:31  %tmp_3_4 = zext i8 %SBUS_data_load_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %norm_out_addr_4 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="norm_out_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:33  store i32 %tmp_3_4, i32* %norm_out_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_5"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
:35  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
:35  %SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_5"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
:36  %tmp_3_5 = zext i8 %SBUS_data_load_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %norm_out_addr_5 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="norm_out_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:38  store i32 %tmp_3_5, i32* %norm_out_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_6"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:40  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
:40  %SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_6"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
:41  %tmp_3_6 = zext i8 %SBUS_data_load_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %norm_out_addr_6 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="norm_out_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:43  store i32 %tmp_3_6, i32* %norm_out_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_7"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
:45  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="5">
<![CDATA[
:45  %SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_7"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
:46  %tmp_3_7 = zext i8 %SBUS_data_load_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %norm_out_addr_7 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="norm_out_addr_7"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:48  store i32 %tmp_3_7, i32* %norm_out_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_8"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
:52  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
:52  %SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_8"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8">
<![CDATA[
:53  %tmp_3_s = zext i8 %SBUS_data_load_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %norm_out_addr_10 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="norm_out_addr_10"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:55  store i32 %tmp_3_s, i32* %norm_out_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_9"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
:57  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
:57  %SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_9"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
:58  %tmp_3_8 = zext i8 %SBUS_data_load_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %norm_out_addr_11 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="norm_out_addr_11"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:60  store i32 %tmp_3_8, i32* %norm_out_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_10"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="5">
<![CDATA[
:62  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="5">
<![CDATA[
:62  %SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_10"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
:63  %tmp_3_9 = zext i8 %SBUS_data_load_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %norm_out_addr_12 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="norm_out_addr_12"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:65  store i32 %tmp_3_9, i32* %norm_out_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_11"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
:67  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="5">
<![CDATA[
:67  %SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_11"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
:68  %tmp_3_10 = zext i8 %SBUS_data_load_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %norm_out_addr_13 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="norm_out_addr_13"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:70  store i32 %tmp_3_10, i32* %norm_out_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %SBUS_data_addr_12 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_12"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
:72  %SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="102" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
:72  %SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_12"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="8">
<![CDATA[
:73  %tmp_3_11 = zext i8 %SBUS_data_load_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %norm_out_addr_14 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="norm_out_addr_14"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:75  store i32 %tmp_3_11, i32* %norm_out_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %SBUS_data_addr_13 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_13"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="5">
<![CDATA[
:77  %SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="108" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="5">
<![CDATA[
:77  %SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_13"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
:78  %tmp_3_12 = zext i8 %SBUS_data_load_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %norm_out_addr_15 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="norm_out_addr_15"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:80  store i32 %tmp_3_12, i32* %norm_out_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %SBUS_data_addr_14 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_14"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="5">
<![CDATA[
:82  %SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="5">
<![CDATA[
:82  %SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_14"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
:83  %tmp_3_13 = zext i8 %SBUS_data_load_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %norm_out_addr_16 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="norm_out_addr_16"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:85  store i32 %tmp_3_13, i32* %norm_out_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %SBUS_data_addr_15 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_15"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="5">
<![CDATA[
:87  %SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="5">
<![CDATA[
:87  %SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_15"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
:88  %tmp_3_14 = zext i8 %SBUS_data_load_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_14"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %norm_out_addr_17 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="norm_out_addr_17"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:90  store i32 %tmp_3_14, i32* %norm_out_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %SBUS_data_addr_16 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_16"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="5">
<![CDATA[
:92  %SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="126" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="5">
<![CDATA[
:92  %SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_16"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
:93  %tmp_3_15 = zext i8 %SBUS_data_load_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_15"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %norm_out_addr_18 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="norm_out_addr_18"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:95  store i32 %tmp_3_15, i32* %norm_out_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %SBUS_data_addr_17 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_17"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:97  %SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:97  %SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_17"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
:98  %tmp_3_16 = zext i8 %SBUS_data_load_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %norm_out_addr_19 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="norm_out_addr_19"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:100  store i32 %tmp_3_16, i32* %norm_out_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %SBUS_data_addr_18 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_18"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="5">
<![CDATA[
:102  %SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="138" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="5">
<![CDATA[
:102  %SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_18"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="8">
<![CDATA[
:103  %tmp_3_17 = zext i8 %SBUS_data_load_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_17"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %norm_out_addr_20 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="norm_out_addr_20"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:105  store i32 %tmp_3_17, i32* %norm_out_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %SBUS_data_addr_19 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_19"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="5">
<![CDATA[
:107  %SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="5">
<![CDATA[
:107  %SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_19"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="8">
<![CDATA[
:108  %tmp_3_18 = zext i8 %SBUS_data_load_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_18"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %norm_out_addr_21 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="norm_out_addr_21"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:110  store i32 %tmp_3_18, i32* %norm_out_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %SBUS_data_addr_20 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_20"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="5">
<![CDATA[
:112  %SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="150" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="5">
<![CDATA[
:112  %SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_20"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
:113  %tmp_3_19 = zext i8 %SBUS_data_load_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_19"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %norm_out_addr_22 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="norm_out_addr_22"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:115  store i32 %tmp_3_19, i32* %norm_out_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %SBUS_data_addr_21 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_21"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="5">
<![CDATA[
:117  %SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="156" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="5">
<![CDATA[
:117  %SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_21"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="8">
<![CDATA[
:118  %tmp_3_20 = zext i8 %SBUS_data_load_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_20"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %norm_out_addr_23 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="norm_out_addr_23"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:120  store i32 %tmp_3_20, i32* %norm_out_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %SBUS_data_addr_22 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_22"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="5">
<![CDATA[
:122  %SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="162" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="5">
<![CDATA[
:122  %SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1

]]></Node>
<StgValue><ssdm name="SBUS_data_load_22"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
:123  %tmp_3_21 = zext i8 %SBUS_data_load_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_3_21"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %norm_out_addr_24 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="norm_out_addr_24"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:125  store i32 %tmp_3_21, i32* %norm_out_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:130  %tmp_5 = icmp eq i8 %SBUS_data_load_22, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data) nounwind, !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %norm_out) nounwind, !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @RC_RECEIVER_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %norm_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [5 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %norm_out, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %norm_out_addr_9 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="norm_out_addr_9"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
:127  %tmp = sext i8 %SBUS_data_load to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:128  store i32 %tmp, i32* %norm_out_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:129  %tmp_1 = icmp eq i8 %SBUS_data_load, 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:131  %or_cond = and i1 %tmp_1, %tmp_5

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:132  br i1 %or_cond, label %.preheader.0, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:0  %errors_load = load i8* @errors, align 1

]]></Node>
<StgValue><ssdm name="errors_load"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1  %tmp_6 = add i8 %errors_load, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  store i8 %tmp_6, i8* @errors, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_21, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:1  br i1 %tmp_2, label %1, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:0  %lost_load = load i32* @lost, align 4

]]></Node>
<StgValue><ssdm name="lost_load"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4 = add nsw i32 %lost_load, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_4, i32* @lost, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
