============================================================
   Tang Dynasty, V5.0.19080
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/bin/td.exe
   Built at =   13:24:12 May  5 2020
   Run by =     admin
   Run Date =   Thu Jun  4 12:34:28 2020

   Run on =     DESKTOP-9BM44F6
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.510878s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (94.1%)

RUN-1004 : used memory is 281 MB, reserved memory is 245 MB, peak memory is 283 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.216245s wall, 0.250000s user + 0.609375s system = 0.859375s CPU (10.5%)

RUN-1004 : used memory is 306 MB, reserved memory is 271 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.367949s wall, 1.828125s user + 0.718750s system = 2.546875s CPU (24.6%)

RUN-1004 : used memory is 161 MB, reserved memory is 122 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.556426s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (101.4%)

RUN-1004 : used memory is 201 MB, reserved memory is 245 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.890891s wall, 0.734375s user + 0.500000s system = 1.234375s CPU (15.6%)

RUN-1004 : used memory is 226 MB, reserved memory is 272 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.069043s wall, 2.484375s user + 0.687500s system = 3.171875s CPU (31.5%)

RUN-1004 : used memory is 81 MB, reserved memory is 123 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.473846s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (101.8%)

RUN-1004 : used memory is 200 MB, reserved memory is 246 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.280431s wall, 0.593750s user + 0.578125s system = 1.171875s CPU (16.1%)

RUN-1004 : used memory is 226 MB, reserved memory is 273 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.329283s wall, 2.218750s user + 0.656250s system = 2.875000s CPU (30.8%)

RUN-1004 : used memory is 84 MB, reserved memory is 130 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.504688s wall, 1.453125s user + 0.125000s system = 1.578125s CPU (104.9%)

RUN-1004 : used memory is 200 MB, reserved memory is 246 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.721687s wall, 0.406250s user + 0.453125s system = 0.859375s CPU (11.1%)

RUN-1004 : used memory is 226 MB, reserved memory is 273 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.803667s wall, 1.968750s user + 0.609375s system = 2.578125s CPU (26.3%)

RUN-1004 : used memory is 84 MB, reserved memory is 129 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.461399s wall, 1.421875s user + 0.078125s system = 1.500000s CPU (102.6%)

RUN-1004 : used memory is 200 MB, reserved memory is 247 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.333226s wall, 0.718750s user + 0.843750s system = 1.562500s CPU (21.3%)

RUN-1004 : used memory is 226 MB, reserved memory is 273 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.373299s wall, 2.265625s user + 0.937500s system = 3.203125s CPU (34.2%)

RUN-1004 : used memory is 84 MB, reserved memory is 128 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.491640s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (103.7%)

RUN-1004 : used memory is 201 MB, reserved memory is 247 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.645469s wall, 0.531250s user + 0.421875s system = 0.953125s CPU (12.5%)

RUN-1004 : used memory is 227 MB, reserved memory is 275 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.728582s wall, 2.171875s user + 0.500000s system = 2.671875s CPU (27.5%)

RUN-1004 : used memory is 85 MB, reserved memory is 128 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.477537s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (102.6%)

RUN-1004 : used memory is 201 MB, reserved memory is 247 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.266781s wall, 0.562500s user + 0.484375s system = 1.046875s CPU (14.4%)

RUN-1004 : used memory is 228 MB, reserved memory is 275 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.353188s wall, 2.187500s user + 0.562500s system = 2.750000s CPU (29.4%)

RUN-1004 : used memory is 89 MB, reserved memory is 134 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.512563s wall, 1.484375s user + 0.078125s system = 1.562500s CPU (103.3%)

RUN-1004 : used memory is 201 MB, reserved memory is 247 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.952149s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (4.9%)

RUN-1004 : used memory is 228 MB, reserved memory is 276 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.025279s wall, 1.890625s user + 0.171875s system = 2.062500s CPU (22.9%)

RUN-1004 : used memory is 90 MB, reserved memory is 134 MB, peak memory is 306 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.463606s wall, 1.390625s user + 0.093750s system = 1.484375s CPU (101.4%)

RUN-1004 : used memory is 202 MB, reserved memory is 249 MB, peak memory is 306 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.176962s wall, 0.640625s user + 0.218750s system = 0.859375s CPU (10.5%)

RUN-1004 : used memory is 229 MB, reserved memory is 277 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.224981s wall, 2.187500s user + 0.343750s system = 2.531250s CPU (24.8%)

RUN-1004 : used memory is 90 MB, reserved memory is 134 MB, peak memory is 306 MB
GUI-1001 : Download success!
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.681370s wall, 2.687500s user + 0.015625s system = 2.703125s CPU (100.8%)

RUN-1004 : used memory is 246 MB, reserved memory is 279 MB, peak memory is 306 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              272
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.094102s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (102.8%)

RUN-1004 : used memory is 294 MB, reserved memory is 328 MB, peak memory is 306 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 272 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16115/26 useful/useless nets, 12461/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16341/4 useful/useless nets, 12687/4 useful/useless insts
SYN-1032 : 16105/6 useful/useless nets, 12453/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3776 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3784 (3.75), #lev = 14 (7.84)
SYN-3001 : Logic optimization runtime opt =   0.28 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4100 instances into 3792 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11916
  #lut4                2355
  #lut5                1437
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8124

Utilization Statistics
#lut                  11916   out of  19600   60.80%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11916 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4244 adder to BLE ...
SYN-4008 : Packed 4244 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  7.780074s wall, 7.656250s user + 0.125000s system = 7.781250s CPU (100.0%)

RUN-1004 : used memory is 362 MB, reserved memory is 386 MB, peak memory is 378 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.486017s wall, 2.375000s user + 0.109375s system = 2.484375s CPU (99.9%)

RUN-1004 : used memory is 488 MB, reserved memory is 517 MB, peak memory is 488 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7208 instances
RUN-1001 : 3792 luts, 181 seqs, 2126 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10859 nets
RUN-1001 : 5703 nets have 2 pins
RUN-1001 : 4902 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7206 instances, 3792 luts, 181 seqs, 3186 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.25336e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7206.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.79401e+06, overlap = 159
PHY-3002 : Step(2): len = 1.15124e+06, overlap = 393.656
PHY-3002 : Step(3): len = 791685, overlap = 589.406
PHY-3002 : Step(4): len = 607690, overlap = 703.719
PHY-3002 : Step(5): len = 487783, overlap = 790.25
PHY-3002 : Step(6): len = 398584, overlap = 911.063
PHY-3002 : Step(7): len = 332381, overlap = 1002.28
PHY-3002 : Step(8): len = 276336, overlap = 1051.22
PHY-3002 : Step(9): len = 261645, overlap = 1118.75
PHY-3002 : Step(10): len = 237219, overlap = 1193.38
PHY-3002 : Step(11): len = 222723, overlap = 1268.16
PHY-3002 : Step(12): len = 190866, overlap = 1323.78
PHY-3002 : Step(13): len = 189067, overlap = 1332.44
PHY-3002 : Step(14): len = 179629, overlap = 1342.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13247e-06
PHY-3002 : Step(15): len = 222683, overlap = 1210.91
PHY-3002 : Step(16): len = 232027, overlap = 1194.94
PHY-3002 : Step(17): len = 217175, overlap = 1099.44
PHY-3002 : Step(18): len = 254511, overlap = 816.063
PHY-3002 : Step(19): len = 259302, overlap = 702.156
PHY-3002 : Step(20): len = 242438, overlap = 658
PHY-3002 : Step(21): len = 243117, overlap = 645.281
PHY-3002 : Step(22): len = 239833, overlap = 624.5
PHY-3002 : Step(23): len = 235296, overlap = 598.719
PHY-3002 : Step(24): len = 233356, overlap = 584.188
PHY-3002 : Step(25): len = 229640, overlap = 568.406
PHY-3002 : Step(26): len = 233752, overlap = 567.594
PHY-3002 : Step(27): len = 238477, overlap = 541.094
PHY-3002 : Step(28): len = 241236, overlap = 513.344
PHY-3002 : Step(29): len = 235099, overlap = 477.438
PHY-3002 : Step(30): len = 233556, overlap = 461.75
PHY-3002 : Step(31): len = 231826, overlap = 453.188
PHY-3002 : Step(32): len = 223683, overlap = 436.219
PHY-3002 : Step(33): len = 208709, overlap = 427.906
PHY-3002 : Step(34): len = 201258, overlap = 395.719
PHY-3002 : Step(35): len = 201876, overlap = 387.438
PHY-3002 : Step(36): len = 201130, overlap = 365.719
PHY-3002 : Step(37): len = 203293, overlap = 363.438
PHY-3002 : Step(38): len = 195528, overlap = 362.281
PHY-3002 : Step(39): len = 196011, overlap = 354.063
PHY-3002 : Step(40): len = 196796, overlap = 340.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26494e-06
PHY-3002 : Step(41): len = 189354, overlap = 333.875
PHY-3002 : Step(42): len = 190704, overlap = 330.719
PHY-3002 : Step(43): len = 192154, overlap = 323.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.52987e-06
PHY-3002 : Step(44): len = 201179, overlap = 286.281
PHY-3002 : Step(45): len = 203613, overlap = 275.094
PHY-3002 : Step(46): len = 214819, overlap = 182.781
PHY-3002 : Step(47): len = 219826, overlap = 162.469
PHY-3002 : Step(48): len = 214199, overlap = 153.75
PHY-3002 : Step(49): len = 215544, overlap = 144.906
PHY-3002 : Step(50): len = 214444, overlap = 144.281
PHY-3002 : Step(51): len = 213111, overlap = 154.531
PHY-3002 : Step(52): len = 210562, overlap = 157.375
PHY-3002 : Step(53): len = 208839, overlap = 149.938
PHY-3002 : Step(54): len = 209284, overlap = 145.219
PHY-3002 : Step(55): len = 209789, overlap = 141.625
PHY-3002 : Step(56): len = 209789, overlap = 141.625
PHY-3002 : Step(57): len = 206729, overlap = 146.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.05974e-06
PHY-3002 : Step(58): len = 212893, overlap = 130.438
PHY-3002 : Step(59): len = 212893, overlap = 130.438
PHY-3002 : Step(60): len = 210027, overlap = 127
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.49303e-05
PHY-3002 : Step(61): len = 228838, overlap = 103.281
PHY-3002 : Step(62): len = 231163, overlap = 100.188
PHY-3002 : Step(63): len = 226320, overlap = 94.5313
PHY-3002 : Step(64): len = 230570, overlap = 91.8125
PHY-3002 : Step(65): len = 237947, overlap = 92.0313
PHY-3002 : Step(66): len = 237736, overlap = 84.4375
PHY-3002 : Step(67): len = 231815, overlap = 78.25
PHY-3002 : Step(68): len = 233003, overlap = 74.9688
PHY-3002 : Step(69): len = 234741, overlap = 75.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.98606e-05
PHY-3002 : Step(70): len = 229685, overlap = 71.5
PHY-3002 : Step(71): len = 231384, overlap = 67.0625
PHY-3002 : Step(72): len = 235816, overlap = 59.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.97211e-05
PHY-3002 : Step(73): len = 239742, overlap = 51.6875
PHY-3002 : Step(74): len = 241468, overlap = 51.3125
PHY-3002 : Step(75): len = 253884, overlap = 32.4375
PHY-3002 : Step(76): len = 260080, overlap = 22.9375
PHY-3002 : Step(77): len = 252504, overlap = 17.5625
PHY-3002 : Step(78): len = 251287, overlap = 27.875
PHY-3002 : Step(79): len = 252441, overlap = 32.0625
PHY-3002 : Step(80): len = 252970, overlap = 39.0313
PHY-3002 : Step(81): len = 250927, overlap = 48.375
PHY-3002 : Step(82): len = 247796, overlap = 43.8438
PHY-3002 : Step(83): len = 247737, overlap = 44.2188
PHY-3002 : Step(84): len = 248426, overlap = 42.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000119442
PHY-3002 : Step(85): len = 250235, overlap = 42.4688
PHY-3002 : Step(86): len = 251641, overlap = 40.3438
PHY-3002 : Step(87): len = 253163, overlap = 38.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000217485
PHY-3002 : Step(88): len = 254080, overlap = 38.1563
PHY-3002 : Step(89): len = 254789, overlap = 37.625
PHY-3002 : Step(90): len = 257624, overlap = 34.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004660s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (335.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 477072, over cnt = 1610(4%), over = 2718, worst = 6
PHY-1002 : len = 499592, over cnt = 965(2%), over = 1463, worst = 6
PHY-1002 : len = 513712, over cnt = 485(1%), over = 721, worst = 6
PHY-1002 : len = 519320, over cnt = 207(0%), over = 310, worst = 6
PHY-1002 : len = 517168, over cnt = 76(0%), over = 139, worst = 6
PHY-1001 : End global iterations;  0.104095s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (210.1%)

PHY-3001 : End congestion estimation;  0.243685s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (147.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.83518e-06
PHY-3002 : Step(91): len = 248592, overlap = 91.9063
PHY-3002 : Step(92): len = 248916, overlap = 91.8438
PHY-3002 : Step(93): len = 242654, overlap = 101.781
PHY-3002 : Step(94): len = 243569, overlap = 105.219
PHY-3002 : Step(95): len = 244076, overlap = 123.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36704e-05
PHY-3002 : Step(96): len = 234433, overlap = 121.063
PHY-3002 : Step(97): len = 234433, overlap = 121.063
PHY-3002 : Step(98): len = 236578, overlap = 109.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73407e-05
PHY-3002 : Step(99): len = 238407, overlap = 98.125
PHY-3002 : Step(100): len = 238407, overlap = 98.125
PHY-3002 : Step(101): len = 238254, overlap = 97.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 447904, over cnt = 1530(4%), over = 2664, worst = 6
PHY-1002 : len = 472912, over cnt = 889(2%), over = 1326, worst = 6
PHY-1002 : len = 488504, over cnt = 510(1%), over = 708, worst = 5
PHY-1002 : len = 493928, over cnt = 196(0%), over = 283, worst = 4
PHY-1002 : len = 493376, over cnt = 82(0%), over = 132, worst = 4
PHY-1001 : End global iterations;  0.106759s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (117.1%)

PHY-3001 : End congestion estimation;  0.259022s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17066e-05
PHY-3002 : Step(102): len = 241757, overlap = 376.75
PHY-3002 : Step(103): len = 241757, overlap = 376.75
PHY-3002 : Step(104): len = 238533, overlap = 398.313
PHY-3002 : Step(105): len = 239267, overlap = 396.5
PHY-3002 : Step(106): len = 239683, overlap = 396.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34133e-05
PHY-3002 : Step(107): len = 240167, overlap = 362.281
PHY-3002 : Step(108): len = 241078, overlap = 357.719
PHY-3002 : Step(109): len = 242730, overlap = 350.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.68265e-05
PHY-3002 : Step(110): len = 254081, overlap = 326.813
PHY-3002 : Step(111): len = 258083, overlap = 323.906
PHY-3002 : Step(112): len = 263084, overlap = 269.688
PHY-3002 : Step(113): len = 264071, overlap = 267.531
PHY-3002 : Step(114): len = 264802, overlap = 239.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.36531e-05
PHY-3002 : Step(115): len = 270935, overlap = 217.813
PHY-3002 : Step(116): len = 270935, overlap = 217.813
PHY-3002 : Step(117): len = 271982, overlap = 215.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016854
PHY-3002 : Step(118): len = 284415, overlap = 197.531
PHY-3002 : Step(119): len = 290683, overlap = 191.031
PHY-3002 : Step(120): len = 296238, overlap = 175.094
PHY-3002 : Step(121): len = 297846, overlap = 172.813
PHY-3002 : Step(122): len = 300499, overlap = 147.688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 498.59 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 527504, over cnt = 1415(4%), over = 2069, worst = 6
PHY-1002 : len = 539376, over cnt = 888(2%), over = 1220, worst = 4
PHY-1002 : len = 545856, over cnt = 411(1%), over = 565, worst = 4
PHY-1002 : len = 546264, over cnt = 202(0%), over = 292, worst = 4
PHY-1002 : len = 547456, over cnt = 91(0%), over = 139, worst = 4
PHY-1001 : End global iterations;  0.111187s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (210.8%)

PHY-1001 : End incremental global routing;  0.261442s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (149.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36499, tnet num: 10857, tinst num: 7206, tnode num: 37093, tedge num: 65100.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.674456s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (101.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.416356s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (109.2%)

OPT-1001 : End physical optimization;  1.493943s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (110.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3792 LUT to BLE ...
SYN-4008 : Packed 3792 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 95 remaining SEQ's ...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 3670 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3837/7072 primitive instances ...
PHY-3001 : End packing;  0.375625s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (95.7%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5182 instances, 5135 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 301895, Over = 214.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 526848, over cnt = 1370(3%), over = 2002, worst = 5
PHY-1002 : len = 538776, over cnt = 813(2%), over = 1118, worst = 4
PHY-1002 : len = 543480, over cnt = 420(1%), over = 558, worst = 4
PHY-1002 : len = 546208, over cnt = 148(0%), over = 199, worst = 4
PHY-1002 : len = 545800, over cnt = 72(0%), over = 94, worst = 4
PHY-1001 : End global iterations;  0.118532s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (171.4%)

PHY-3001 : End congestion estimation;  0.290867s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (128.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27859e-05
PHY-3002 : Step(123): len = 269318, overlap = 251
PHY-3002 : Step(124): len = 264827, overlap = 264
PHY-3002 : Step(125): len = 259529, overlap = 282.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7919e-05
PHY-3002 : Step(126): len = 278240, overlap = 244.75
PHY-3002 : Step(127): len = 280861, overlap = 240.75
PHY-3002 : Step(128): len = 286278, overlap = 226
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.58381e-05
PHY-3002 : Step(129): len = 303145, overlap = 189.5
PHY-3002 : Step(130): len = 308081, overlap = 181.25
PHY-3002 : Step(131): len = 318933, overlap = 162.25
PHY-3002 : Step(132): len = 323193, overlap = 156.5
PHY-3002 : Step(133): len = 319898, overlap = 167.5
PHY-3002 : Step(134): len = 316908, overlap = 165.5
PHY-3002 : Step(135): len = 314729, overlap = 166.25
PHY-3002 : Step(136): len = 316499, overlap = 170.5
PHY-3002 : Step(137): len = 318450, overlap = 169.75
PHY-3002 : Step(138): len = 318242, overlap = 161.75
PHY-3002 : Step(139): len = 318232, overlap = 164
PHY-3002 : Step(140): len = 316269, overlap = 165.75
PHY-3002 : Step(141): len = 316269, overlap = 165.75
PHY-3002 : Step(142): len = 316040, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151483
PHY-3002 : Step(143): len = 329922, overlap = 150.25
PHY-3002 : Step(144): len = 336823, overlap = 143.75
PHY-3002 : Step(145): len = 341185, overlap = 138.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000302965
PHY-3002 : Step(146): len = 346458, overlap = 123.75
PHY-3002 : Step(147): len = 349085, overlap = 124.5
PHY-3002 : Step(148): len = 354683, overlap = 118.75
PHY-3002 : Step(149): len = 359176, overlap = 114
PHY-3002 : Step(150): len = 362162, overlap = 111
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.763621s wall, 0.703125s user + 0.687500s system = 1.390625s CPU (182.1%)

PHY-3001 : Trial Legalized: Len = 404422
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 687248, over cnt = 668(1%), over = 810, worst = 3
PHY-1002 : len = 690840, over cnt = 381(1%), over = 452, worst = 3
PHY-1002 : len = 691944, over cnt = 183(0%), over = 219, worst = 3
PHY-1002 : len = 690992, over cnt = 61(0%), over = 74, worst = 2
PHY-1002 : len = 691008, over cnt = 36(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.136528s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (194.6%)

PHY-3001 : End congestion estimation;  0.321429s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (141.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102008
PHY-3002 : Step(151): len = 360033, overlap = 39
PHY-3002 : Step(152): len = 351092, overlap = 62.25
PHY-3002 : Step(153): len = 354063, overlap = 64.5
PHY-3002 : Step(154): len = 354664, overlap = 63.5
PHY-3002 : Step(155): len = 355017, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017228s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.7%)

PHY-3001 : Legalized: Len = 370117, Over = 0
PHY-3001 : End spreading;  0.014306s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.2%)

PHY-3001 : Final: Len = 370117, Over = 0
RUN-1003 : finish command "place" in  10.191827s wall, 27.312500s user + 2.843750s system = 30.156250s CPU (295.9%)

RUN-1004 : used memory is 589 MB, reserved memory is 620 MB, peak memory is 595 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 636744, over cnt = 830(2%), over = 1024, worst = 3
PHY-1002 : len = 641688, over cnt = 485(1%), over = 570, worst = 3
PHY-1002 : len = 643424, over cnt = 190(0%), over = 230, worst = 3
PHY-1002 : len = 642984, over cnt = 90(0%), over = 110, worst = 2
PHY-1002 : len = 642560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114933s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (299.1%)

PHY-1001 : End global routing;  0.600505s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (137.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.078109s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 893616, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End Routed; 4.760683s wall, 16.984375s user + 0.031250s system = 17.015625s CPU (357.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 889208, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End DR Iter 1; 0.094518s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 889360, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.078337s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (119.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 889384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 889384
PHY-1001 : End DR Iter 3; 0.057424s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.220884s wall, 24.234375s user + 0.328125s system = 24.562500s CPU (201.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.661223s wall, 25.843750s user + 0.390625s system = 26.234375s CPU (192.0%)

RUN-1004 : used memory is 688 MB, reserved memory is 726 MB, peak memory is 1116 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10164   out of  19600   51.86%
#reg                    181   out of  19600    0.92%
#le                   10209
  #lut only           10028   out of  10209   98.23%
  #reg only              45   out of  10209    0.44%
  #lut&reg              136   out of  10209    1.33%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.856136s wall, 2.671875s user + 0.187500s system = 2.859375s CPU (100.1%)

RUN-1004 : used memory is 659 MB, reserved memory is 691 MB, peak memory is 1116 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5184
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10775, pip num: 80882
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3045 valid insts, and 294279 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.648444s wall, 76.125000s user + 0.187500s system = 76.312500s CPU (716.7%)

RUN-1004 : used memory is 806 MB, reserved memory is 835 MB, peak memory is 1116 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.555540s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (102.5%)

RUN-1004 : used memory is 858 MB, reserved memory is 893 MB, peak memory is 1116 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.812003s wall, 0.234375s user + 0.109375s system = 0.343750s CPU (5.0%)

RUN-1004 : used memory is 887 MB, reserved memory is 923 MB, peak memory is 1116 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.944599s wall, 1.859375s user + 0.296875s system = 2.156250s CPU (24.1%)

RUN-1004 : used memory is 839 MB, reserved memory is 875 MB, peak memory is 1116 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.455462s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (102.0%)

RUN-1004 : used memory is 873 MB, reserved memory is 908 MB, peak memory is 1116 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.649798s wall, 0.625000s user + 0.859375s system = 1.484375s CPU (19.4%)

RUN-1004 : used memory is 890 MB, reserved memory is 926 MB, peak memory is 1116 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.714341s wall, 2.218750s user + 0.968750s system = 3.187500s CPU (32.8%)

RUN-1004 : used memory is 847 MB, reserved memory is 883 MB, peak memory is 1116 MB
GUI-1001 : Download success!
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14005/477 useful/useless nets, 7620/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 208 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2065 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11851/178 useful/useless nets, 6272/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8016/1336 useful/useless nets, 4378/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.573259s wall, 2.625000s user + 0.046875s system = 2.671875s CPU (103.8%)

RUN-1004 : used memory is 458 MB, reserved memory is 521 MB, peak memory is 1116 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3948
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  132
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  152
  #LATCH                  0
#MACRO_ADD              271
#MACRO_EQ                16
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3796   |152    |289    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.149054s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (100.6%)

RUN-1004 : used memory is 492 MB, reserved memory is 539 MB, peak memory is 1116 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8061/10 useful/useless nets, 4427/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 152 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 271 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 145 instances.
SYN-1032 : 15984/26 useful/useless nets, 12360/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16147/4 useful/useless nets, 12523/4 useful/useless insts
SYN-1032 : 15974/6 useful/useless nets, 12352/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3766 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3774 (3.74), #lev = 14 (7.99)
SYN-3001 : Logic optimization runtime opt =   0.28 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4063 instances into 3781 LUTs, name keeping = 97%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11873
  #lut4                2368
  #lut5                1413
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8092

Utilization Statistics
#lut                  11873   out of  19600   60.58%
#reg                    149   out of  19600    0.76%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11873 |149   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 149 DFF/LATCH to SEQ ...
SYN-4009 : Pack 126 carry chain into lslice
SYN-4007 : Packing 4244 adder to BLE ...
SYN-4008 : Packed 4244 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  7.788008s wall, 7.828125s user + 0.078125s system = 7.906250s CPU (101.5%)

RUN-1004 : used memory is 531 MB, reserved memory is 572 MB, peak memory is 1116 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  2.514903s wall, 2.328125s user + 0.187500s system = 2.515625s CPU (100.0%)

RUN-1004 : used memory is 619 MB, reserved memory is 649 MB, peak memory is 1116 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7156 instances
RUN-1001 : 3781 luts, 149 seqs, 2126 mslices, 1052 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10777 nets
RUN-1001 : 5681 nets have 2 pins
RUN-1001 : 4842 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 121 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7154 instances, 3781 luts, 149 seqs, 3178 slices, 268 macros(3178 instances: 2126 mslices 1052 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.032e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7154.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(156): len = 1.69276e+06, overlap = 124.125
PHY-3002 : Step(157): len = 1.06225e+06, overlap = 354.688
PHY-3002 : Step(158): len = 821136, overlap = 478.063
PHY-3002 : Step(159): len = 600834, overlap = 606.125
PHY-3002 : Step(160): len = 470893, overlap = 718.281
PHY-3002 : Step(161): len = 412337, overlap = 825.406
PHY-3002 : Step(162): len = 344193, overlap = 900.688
PHY-3002 : Step(163): len = 298995, overlap = 976.375
PHY-3002 : Step(164): len = 260079, overlap = 1037.41
PHY-3002 : Step(165): len = 236294, overlap = 1096.13
PHY-3002 : Step(166): len = 228877, overlap = 1148.19
PHY-3002 : Step(167): len = 206347, overlap = 1236.47
PHY-3002 : Step(168): len = 201586, overlap = 1286.25
PHY-3002 : Step(169): len = 200254, overlap = 1310.38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.48823e-06
PHY-3002 : Step(170): len = 247472, overlap = 1083.88
PHY-3002 : Step(171): len = 258549, overlap = 1065.97
PHY-3002 : Step(172): len = 227743, overlap = 977.344
PHY-3002 : Step(173): len = 247630, overlap = 804.25
PHY-3002 : Step(174): len = 263299, overlap = 724
PHY-3002 : Step(175): len = 230599, overlap = 690.813
PHY-3002 : Step(176): len = 236942, overlap = 599.281
PHY-3002 : Step(177): len = 243637, overlap = 559.906
PHY-3002 : Step(178): len = 240561, overlap = 515.25
PHY-3002 : Step(179): len = 239891, overlap = 512.219
PHY-3002 : Step(180): len = 243058, overlap = 498.688
PHY-3002 : Step(181): len = 246601, overlap = 458.313
PHY-3002 : Step(182): len = 248595, overlap = 446.719
PHY-3002 : Step(183): len = 243159, overlap = 405.344
PHY-3002 : Step(184): len = 235128, overlap = 376.531
PHY-3002 : Step(185): len = 235020, overlap = 376.094
PHY-3002 : Step(186): len = 230876, overlap = 387.906
PHY-3002 : Step(187): len = 229924, overlap = 405.188
PHY-3002 : Step(188): len = 222934, overlap = 378.844
PHY-3002 : Step(189): len = 221350, overlap = 386.563
PHY-3002 : Step(190): len = 221826, overlap = 411.031
PHY-3002 : Step(191): len = 221432, overlap = 429.844
PHY-3002 : Step(192): len = 210917, overlap = 444.938
PHY-3002 : Step(193): len = 205489, overlap = 415.75
PHY-3002 : Step(194): len = 206661, overlap = 417.75
PHY-3002 : Step(195): len = 204750, overlap = 344.969
PHY-3002 : Step(196): len = 205415, overlap = 349.406
PHY-3002 : Step(197): len = 194504, overlap = 380.75
PHY-3002 : Step(198): len = 194783, overlap = 404.438
PHY-3002 : Step(199): len = 195699, overlap = 405.031
PHY-3002 : Step(200): len = 194770, overlap = 419.313
PHY-3002 : Step(201): len = 195423, overlap = 404.5
PHY-3002 : Step(202): len = 187963, overlap = 408.969
PHY-3002 : Step(203): len = 188216, overlap = 407.469
PHY-3002 : Step(204): len = 186569, overlap = 377.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.97646e-06
PHY-3002 : Step(205): len = 186093, overlap = 374.406
PHY-3002 : Step(206): len = 187238, overlap = 372.563
PHY-3002 : Step(207): len = 191374, overlap = 361.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.95293e-06
PHY-3002 : Step(208): len = 196990, overlap = 320.906
PHY-3002 : Step(209): len = 199220, overlap = 316.156
PHY-3002 : Step(210): len = 208626, overlap = 293.063
PHY-3002 : Step(211): len = 213601, overlap = 288.313
PHY-3002 : Step(212): len = 212097, overlap = 250.281
PHY-3002 : Step(213): len = 214489, overlap = 226.406
PHY-3002 : Step(214): len = 215770, overlap = 224.781
PHY-3002 : Step(215): len = 214481, overlap = 211.688
PHY-3002 : Step(216): len = 215673, overlap = 218.438
PHY-3002 : Step(217): len = 212555, overlap = 198.094
PHY-3002 : Step(218): len = 213836, overlap = 187.719
PHY-3002 : Step(219): len = 215691, overlap = 167
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.19059e-05
PHY-3002 : Step(220): len = 215724, overlap = 151.531
PHY-3002 : Step(221): len = 217603, overlap = 151.281
PHY-3002 : Step(222): len = 222110, overlap = 144.719
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.38117e-05
PHY-3002 : Step(223): len = 226222, overlap = 131.844
PHY-3002 : Step(224): len = 228797, overlap = 130.938
PHY-3002 : Step(225): len = 241061, overlap = 90.6563
PHY-3002 : Step(226): len = 244963, overlap = 85.6875
PHY-3002 : Step(227): len = 243108, overlap = 74.8438
PHY-3002 : Step(228): len = 245692, overlap = 74.9375
PHY-3002 : Step(229): len = 244158, overlap = 64.1563
PHY-3002 : Step(230): len = 244757, overlap = 62.125
PHY-3002 : Step(231): len = 242436, overlap = 58.0625
PHY-3002 : Step(232): len = 243104, overlap = 56.0625
PHY-3002 : Step(233): len = 243447, overlap = 55.9063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.76234e-05
PHY-3002 : Step(234): len = 245643, overlap = 50.625
PHY-3002 : Step(235): len = 246556, overlap = 50.1875
PHY-3002 : Step(236): len = 251434, overlap = 50.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.52469e-05
PHY-3002 : Step(237): len = 254619, overlap = 47.2813
PHY-3002 : Step(238): len = 257559, overlap = 43.4063
PHY-3002 : Step(239): len = 265784, overlap = 43.6875
PHY-3002 : Step(240): len = 268104, overlap = 39.25
PHY-3002 : Step(241): len = 265200, overlap = 41.0625
PHY-3002 : Step(242): len = 262793, overlap = 35.875
PHY-3002 : Step(243): len = 261569, overlap = 37.6563
PHY-3002 : Step(244): len = 260898, overlap = 37.5938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000190494
PHY-3002 : Step(245): len = 262006, overlap = 35.375
PHY-3002 : Step(246): len = 263704, overlap = 35.0938
PHY-3002 : Step(247): len = 265271, overlap = 32.8438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000367616
PHY-3002 : Step(248): len = 266288, overlap = 32.2813
PHY-3002 : Step(249): len = 266984, overlap = 32.4375
PHY-3002 : Step(250): len = 270011, overlap = 31.4063
PHY-3002 : Step(251): len = 273674, overlap = 31.1563
PHY-3002 : Step(252): len = 279107, overlap = 32.25
PHY-3002 : Step(253): len = 281939, overlap = 30
PHY-3002 : Step(254): len = 282171, overlap = 26.9063
PHY-3002 : Step(255): len = 281464, overlap = 27.75
PHY-3002 : Step(256): len = 280559, overlap = 28.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000735231
PHY-3002 : Step(257): len = 281036, overlap = 25.625
PHY-3002 : Step(258): len = 281302, overlap = 24.75
PHY-3002 : Step(259): len = 281912, overlap = 24.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004522s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (691.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 508256, over cnt = 1591(4%), over = 2731, worst = 6
PHY-1002 : len = 530728, over cnt = 981(2%), over = 1471, worst = 5
PHY-1002 : len = 541496, over cnt = 539(1%), over = 773, worst = 4
PHY-1002 : len = 542896, over cnt = 235(0%), over = 346, worst = 4
PHY-1002 : len = 541152, over cnt = 119(0%), over = 178, worst = 4
PHY-1001 : End global iterations;  0.102818s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (349.5%)

PHY-3001 : End congestion estimation;  0.256967s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (206.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20635e-05
PHY-3002 : Step(260): len = 262899, overlap = 98.7813
PHY-3002 : Step(261): len = 263195, overlap = 100.5
PHY-3002 : Step(262): len = 253940, overlap = 118.125
PHY-3002 : Step(263): len = 256288, overlap = 121.25
PHY-3002 : Step(264): len = 257926, overlap = 116.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.4127e-05
PHY-3002 : Step(265): len = 249634, overlap = 122.125
PHY-3002 : Step(266): len = 250488, overlap = 116.938
PHY-3002 : Step(267): len = 253129, overlap = 94.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.82541e-05
PHY-3002 : Step(268): len = 253444, overlap = 93.3438
PHY-3002 : Step(269): len = 253444, overlap = 93.3438
PHY-3002 : Step(270): len = 252175, overlap = 88.6563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 457960, over cnt = 1560(4%), over = 2743, worst = 6
PHY-1002 : len = 485104, over cnt = 961(2%), over = 1380, worst = 4
PHY-1002 : len = 495624, over cnt = 523(1%), over = 729, worst = 4
PHY-1002 : len = 500872, over cnt = 222(0%), over = 302, worst = 4
PHY-1002 : len = 502032, over cnt = 110(0%), over = 153, worst = 4
PHY-1001 : End global iterations;  0.101836s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (260.8%)

PHY-3001 : End congestion estimation;  0.254095s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (166.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.68073e-05
PHY-3002 : Step(271): len = 261653, overlap = 350.25
PHY-3002 : Step(272): len = 263419, overlap = 343.094
PHY-3002 : Step(273): len = 259578, overlap = 299.344
PHY-3002 : Step(274): len = 259864, overlap = 301.906
PHY-3002 : Step(275): len = 252967, overlap = 308.281
PHY-3002 : Step(276): len = 251678, overlap = 319.344
PHY-3002 : Step(277): len = 246018, overlap = 323.531
PHY-3002 : Step(278): len = 246623, overlap = 310.938
PHY-3002 : Step(279): len = 236648, overlap = 334.094
PHY-3002 : Step(280): len = 235320, overlap = 364.188
PHY-3002 : Step(281): len = 234375, overlap = 369.375
PHY-3002 : Step(282): len = 229091, overlap = 383.531
PHY-3002 : Step(283): len = 227737, overlap = 399.656
PHY-3002 : Step(284): len = 222019, overlap = 413.438
PHY-3002 : Step(285): len = 219434, overlap = 430.375
PHY-3002 : Step(286): len = 218561, overlap = 433.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.36145e-05
PHY-3002 : Step(287): len = 223400, overlap = 374.063
PHY-3002 : Step(288): len = 227136, overlap = 362.781
PHY-3002 : Step(289): len = 233061, overlap = 345.844
PHY-3002 : Step(290): len = 235623, overlap = 331.531
PHY-3002 : Step(291): len = 237133, overlap = 321.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.72291e-05
PHY-3002 : Step(292): len = 240307, overlap = 318.406
PHY-3002 : Step(293): len = 243221, overlap = 288.688
PHY-3002 : Step(294): len = 251247, overlap = 272.344
PHY-3002 : Step(295): len = 255568, overlap = 251.344
PHY-3002 : Step(296): len = 259006, overlap = 211.594
PHY-3002 : Step(297): len = 258315, overlap = 224.875
PHY-3002 : Step(298): len = 255918, overlap = 227.344
PHY-3002 : Step(299): len = 254676, overlap = 235.031
PHY-3002 : Step(300): len = 254654, overlap = 231.813
PHY-3002 : Step(301): len = 256079, overlap = 233.594
PHY-3002 : Step(302): len = 257808, overlap = 227.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000134458
PHY-3002 : Step(303): len = 264250, overlap = 220.156
PHY-3002 : Step(304): len = 272306, overlap = 188.156
PHY-3002 : Step(305): len = 276711, overlap = 174.25
PHY-3002 : Step(306): len = 279436, overlap = 169.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000268916
PHY-3002 : Step(307): len = 281114, overlap = 169.438
PHY-3002 : Step(308): len = 282574, overlap = 164.656
PHY-3002 : Step(309): len = 292225, overlap = 156.594
PHY-3002 : Step(310): len = 298355, overlap = 142.156
PHY-3002 : Step(311): len = 304696, overlap = 143.594
PHY-3002 : Step(312): len = 307374, overlap = 140.969
PHY-3002 : Step(313): len = 307415, overlap = 139.75
PHY-3002 : Step(314): len = 305729, overlap = 136.594
PHY-3002 : Step(315): len = 304621, overlap = 133.656
PHY-3002 : Step(316): len = 304176, overlap = 131.531
PHY-3002 : Step(317): len = 304754, overlap = 119.938
PHY-3002 : Step(318): len = 305607, overlap = 117.438
PHY-3002 : Step(319): len = 305649, overlap = 107.156
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000537833
PHY-3002 : Step(320): len = 310264, overlap = 107.375
PHY-3002 : Step(321): len = 315107, overlap = 105.031
PHY-3002 : Step(322): len = 317774, overlap = 100.75
PHY-3002 : Step(323): len = 319083, overlap = 100.406
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00107567
PHY-3002 : Step(324): len = 320643, overlap = 99.4375
PHY-3002 : Step(325): len = 324137, overlap = 96.2813
PHY-3002 : Step(326): len = 329666, overlap = 88.2188
PHY-3002 : Step(327): len = 332222, overlap = 83.5938
PHY-3002 : Step(328): len = 332158, overlap = 81.75
PHY-3002 : Step(329): len = 332231, overlap = 83.625
PHY-3002 : Step(330): len = 333303, overlap = 80.5938
PHY-3002 : Step(331): len = 334552, overlap = 79.375
PHY-3002 : Step(332): len = 335439, overlap = 82.5938
PHY-3002 : Step(333): len = 336121, overlap = 78.75
PHY-3002 : Step(334): len = 336946, overlap = 81.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00208028
PHY-3002 : Step(335): len = 338285, overlap = 82.5313
PHY-3002 : Step(336): len = 339129, overlap = 82.5938
PHY-3002 : Step(337): len = 340697, overlap = 81.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00353883
PHY-3002 : Step(338): len = 341401, overlap = 82.6563
PHY-3002 : Step(339): len = 344226, overlap = 82.875
PHY-3002 : Step(340): len = 347821, overlap = 81.9375
PHY-3002 : Step(341): len = 350277, overlap = 81.9375
PHY-3002 : Step(342): len = 351462, overlap = 80.0313
PHY-3002 : Step(343): len = 351668, overlap = 77.6875
PHY-3002 : Step(344): len = 352199, overlap = 76.4688
PHY-3002 : Step(345): len = 353046, overlap = 75.0313
PHY-3002 : Step(346): len = 353696, overlap = 77.5938
PHY-3002 : Step(347): len = 354382, overlap = 77.1875
PHY-3002 : Step(348): len = 354560, overlap = 76.2813
PHY-3002 : Step(349): len = 355254, overlap = 76.375
PHY-3002 : Step(350): len = 356326, overlap = 76.5
PHY-3002 : Step(351): len = 357021, overlap = 74.5313
PHY-3002 : Step(352): len = 357418, overlap = 76.25
PHY-3002 : Step(353): len = 357414, overlap = 76.5
PHY-3002 : Step(354): len = 357103, overlap = 83.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00572583
PHY-3002 : Step(355): len = 357535, overlap = 84.3438
PHY-3002 : Step(356): len = 358088, overlap = 83.9063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 425.97 peak overflow 2.13
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 585376, over cnt = 1219(3%), over = 1688, worst = 6
PHY-1002 : len = 594312, over cnt = 724(2%), over = 955, worst = 4
PHY-1002 : len = 597784, over cnt = 430(1%), over = 569, worst = 4
PHY-1002 : len = 594616, over cnt = 177(0%), over = 237, worst = 3
PHY-1002 : len = 594608, over cnt = 59(0%), over = 85, worst = 3
PHY-1001 : End global iterations;  0.122934s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (114.4%)

PHY-1001 : End incremental global routing;  0.277211s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (107.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36188, tnet num: 10775, tinst num: 7154, tnode num: 36686, tedge num: 64528.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.655074s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.399821s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (101.6%)

OPT-1001 : End physical optimization;  1.475292s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (109.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3781 LUT to BLE ...
SYN-4008 : Packed 3781 LUT and 85 SEQ to BLE.
SYN-4003 : Packing 64 remaining SEQ's ...
SYN-4005 : Packed 43 SEQ with LUT/SLICE
SYN-4006 : 3663 single LUT's are left
SYN-4006 : 21 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3802/7028 primitive instances ...
PHY-3001 : End packing;  0.370808s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (96.9%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5175 instances
RUN-1001 : 2564 mslices, 2563 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10694 nets
RUN-1001 : 5599 nets have 2 pins
RUN-1001 : 4841 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 118 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5173 instances, 5127 slices, 268 macros(3178 instances: 2126 mslices 1052 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 358224, Over = 130.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 588792, over cnt = 1148(3%), over = 1553, worst = 5
PHY-1002 : len = 595968, over cnt = 709(2%), over = 911, worst = 4
PHY-1002 : len = 600072, over cnt = 407(1%), over = 506, worst = 3
PHY-1002 : len = 597904, over cnt = 181(0%), over = 227, worst = 3
PHY-1002 : len = 597400, over cnt = 68(0%), over = 87, worst = 3
PHY-1001 : End global iterations;  0.122172s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (255.8%)

PHY-3001 : End congestion estimation;  0.308648s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (162.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.41891e-05
PHY-3002 : Step(357): len = 318949, overlap = 145.5
PHY-3002 : Step(358): len = 305618, overlap = 163.75
PHY-3002 : Step(359): len = 303196, overlap = 176.5
PHY-3002 : Step(360): len = 308966, overlap = 166.25
PHY-3002 : Step(361): len = 310423, overlap = 158
PHY-3002 : Step(362): len = 311343, overlap = 158
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000128378
PHY-3002 : Step(363): len = 320809, overlap = 140.5
PHY-3002 : Step(364): len = 324331, overlap = 137.25
PHY-3002 : Step(365): len = 327967, overlap = 135.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000256756
PHY-3002 : Step(366): len = 334505, overlap = 125.75
PHY-3002 : Step(367): len = 338977, overlap = 120.75
PHY-3002 : Step(368): len = 345484, overlap = 110.75
PHY-3002 : Step(369): len = 347326, overlap = 107.75
PHY-3002 : Step(370): len = 344027, overlap = 109.5
PHY-3002 : Step(371): len = 343122, overlap = 109.25
PHY-3002 : Step(372): len = 341954, overlap = 116
PHY-3002 : Step(373): len = 342643, overlap = 115.75
PHY-3002 : Step(374): len = 344462, overlap = 104.25
PHY-3002 : Step(375): len = 345451, overlap = 102.75
PHY-3002 : Step(376): len = 346263, overlap = 100.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000513513
PHY-3002 : Step(377): len = 351647, overlap = 94.75
PHY-3002 : Step(378): len = 354845, overlap = 97
PHY-3002 : Step(379): len = 357246, overlap = 94.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102703
PHY-3002 : Step(380): len = 359302, overlap = 90.75
PHY-3002 : Step(381): len = 361993, overlap = 90.75
PHY-3002 : Step(382): len = 364355, overlap = 91.25
PHY-3002 : Step(383): len = 367335, overlap = 89.5
PHY-3002 : Step(384): len = 369706, overlap = 87.5
PHY-3002 : Step(385): len = 370590, overlap = 89
PHY-3002 : Step(386): len = 370779, overlap = 86.25
PHY-3002 : Step(387): len = 370613, overlap = 84.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.790260s wall, 0.937500s user + 0.515625s system = 1.453125s CPU (183.9%)

PHY-3001 : Trial Legalized: Len = 407580
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 663040, over cnt = 670(1%), over = 812, worst = 3
PHY-1002 : len = 667208, over cnt = 360(1%), over = 427, worst = 3
PHY-1002 : len = 667912, over cnt = 137(0%), over = 168, worst = 2
PHY-1002 : len = 667472, over cnt = 57(0%), over = 72, worst = 2
PHY-1002 : len = 667408, over cnt = 19(0%), over = 21, worst = 2
PHY-1001 : End global iterations;  0.157548s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (327.3%)

PHY-3001 : End congestion estimation;  0.384560s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (195.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000106043
PHY-3002 : Step(388): len = 363193, overlap = 41
PHY-3002 : Step(389): len = 354554, overlap = 63.25
PHY-3002 : Step(390): len = 356261, overlap = 65
PHY-3002 : Step(391): len = 357244, overlap = 64
PHY-3002 : Step(392): len = 357441, overlap = 65.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017162s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.0%)

PHY-3001 : Legalized: Len = 371418, Over = 0
PHY-3001 : End spreading;  0.013118s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.1%)

PHY-3001 : Final: Len = 371418, Over = 0
RUN-1003 : finish command "place" in  13.656521s wall, 40.359375s user + 4.437500s system = 44.796875s CPU (328.0%)

RUN-1004 : used memory is 713 MB, reserved memory is 747 MB, peak memory is 1116 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5175 instances
RUN-1001 : 2564 mslices, 2563 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10694 nets
RUN-1001 : 5599 nets have 2 pins
RUN-1001 : 4841 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 118 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 617104, over cnt = 797(2%), over = 976, worst = 3
PHY-1002 : len = 622256, over cnt = 401(1%), over = 467, worst = 2
PHY-1002 : len = 622336, over cnt = 177(0%), over = 205, worst = 2
PHY-1002 : len = 622344, over cnt = 96(0%), over = 113, worst = 2
PHY-1002 : len = 621064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.111685s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (139.9%)

PHY-1001 : End global routing;  0.652769s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (110.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.071974s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 846736, over cnt = 429(0%), over = 429, worst = 1
PHY-1001 : End Routed; 4.617448s wall, 17.671875s user + 0.125000s system = 17.796875s CPU (385.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 841912, over cnt = 124(0%), over = 124, worst = 1
PHY-1001 : End DR Iter 1; 0.128792s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (133.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 840472, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 2; 0.096761s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (129.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 840648, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.076628s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (183.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 840720, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 840720
PHY-1001 : End DR Iter 4; 0.055379s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.768800s wall, 21.750000s user + 0.296875s system = 22.046875s CPU (251.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.259571s wall, 23.265625s user + 0.328125s system = 23.593750s CPU (230.0%)

RUN-1004 : used memory is 761 MB, reserved memory is 792 MB, peak memory is 1145 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10137   out of  19600   51.72%
#reg                    149   out of  19600    0.76%
#le                   10158
  #lut only           10009   out of  10158   98.53%
  #reg only              21   out of  10158    0.21%
  #lut&reg              128   out of  10158    1.26%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     3   out of     16   18.75%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  2.841595s wall, 2.687500s user + 0.140625s system = 2.828125s CPU (99.5%)

RUN-1004 : used memory is 761 MB, reserved memory is 792 MB, peak memory is 1145 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5175
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10694, pip num: 79674
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3068 valid insts, and 291664 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  10.431399s wall, 74.078125s user + 0.109375s system = 74.187500s CPU (711.2%)

RUN-1004 : used memory is 870 MB, reserved memory is 904 MB, peak memory is 1145 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.454241s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (104.2%)

RUN-1004 : used memory is 935 MB, reserved memory is 955 MB, peak memory is 1145 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.245676s wall, 0.562500s user + 0.406250s system = 0.968750s CPU (11.7%)

RUN-1004 : used memory is 964 MB, reserved memory is 985 MB, peak memory is 1145 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.291669s wall, 2.140625s user + 0.515625s system = 2.656250s CPU (25.8%)

RUN-1004 : used memory is 920 MB, reserved memory is 942 MB, peak memory is 1145 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.430607s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.5%)

RUN-1004 : used memory is 919 MB, reserved memory is 972 MB, peak memory is 1145 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.680504s wall, 0.515625s user + 0.500000s system = 1.015625s CPU (13.2%)

RUN-1004 : used memory is 934 MB, reserved memory is 987 MB, peak memory is 1145 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.720262s wall, 2.093750s user + 0.546875s system = 2.640625s CPU (27.2%)

RUN-1004 : used memory is 891 MB, reserved memory is 944 MB, peak memory is 1145 MB
GUI-1001 : Download success!
