
test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fc0  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08004078  08004078  00005078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004130  08004130  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004130  08004130  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004130  08004130  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004130  08004130  00005130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004134  08004134  00005134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004138  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  2000000c  08004144  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08004144  00006100  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b98a  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d6f  00000000  00000000  000119be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00013730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000997  00000000  00000000  00014390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000151ed  00000000  00000000  00014d27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc7e  00000000  00000000  00029f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a761  00000000  00000000  00037b92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c22f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ce0  00000000  00000000  000c2338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000c5018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08004060 	.word	0x08004060

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08004060 	.word	0x08004060

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <ADC_Convert_Rank1>:
        value /= 10;
    }
}

uint16_t ADC_Convert_Rank1(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b084      	sub	sp, #16
 80003f0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	0018      	movs	r0, r3
 80003f6:	230c      	movs	r3, #12
 80003f8:	001a      	movs	r2, r3
 80003fa:	2100      	movs	r1, #0
 80003fc:	f003 fe04 	bl	8004008 <memset>

	  sConfig.Channel = ADC_CHANNEL_9;
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	4a1a      	ldr	r2, [pc, #104]	@ (800046c <ADC_Convert_Rank1+0x80>)
 8000404:	601a      	str	r2, [r3, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	2200      	movs	r2, #0
 800040a:	605a      	str	r2, [r3, #4]
	  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000412:	1d3a      	adds	r2, r7, #4
 8000414:	4b16      	ldr	r3, [pc, #88]	@ (8000470 <ADC_Convert_Rank1+0x84>)
 8000416:	0011      	movs	r1, r2
 8000418:	0018      	movs	r0, r3
 800041a:	f001 fa0b 	bl	8001834 <HAL_ADC_ConfigChannel>
 800041e:	1e03      	subs	r3, r0, #0
 8000420:	d001      	beq.n	8000426 <ADC_Convert_Rank1+0x3a>
	  {
	    Error_Handler();
 8000422:	f000 fb29 	bl	8000a78 <Error_Handler>
	  }

	status = HAL_ADC_Start(&hadc1);
 8000426:	4b12      	ldr	r3, [pc, #72]	@ (8000470 <ADC_Convert_Rank1+0x84>)
 8000428:	0018      	movs	r0, r3
 800042a:	f001 f8d9 	bl	80015e0 <HAL_ADC_Start>
 800042e:	0003      	movs	r3, r0
 8000430:	001a      	movs	r2, r3
 8000432:	4b10      	ldr	r3, [pc, #64]	@ (8000474 <ADC_Convert_Rank1+0x88>)
 8000434:	701a      	strb	r2, [r3, #0]
	status = HAL_ADC_PollForConversion(&hadc1, 1);
 8000436:	4b0e      	ldr	r3, [pc, #56]	@ (8000470 <ADC_Convert_Rank1+0x84>)
 8000438:	2101      	movs	r1, #1
 800043a:	0018      	movs	r0, r3
 800043c:	f001 f95a 	bl	80016f4 <HAL_ADC_PollForConversion>
 8000440:	0003      	movs	r3, r0
 8000442:	001a      	movs	r2, r3
 8000444:	4b0b      	ldr	r3, [pc, #44]	@ (8000474 <ADC_Convert_Rank1+0x88>)
 8000446:	701a      	strb	r2, [r3, #0]
	adc_Value_1 = HAL_ADC_GetValue(&hadc1);
 8000448:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <ADC_Convert_Rank1+0x84>)
 800044a:	0018      	movs	r0, r3
 800044c:	f001 f9e6 	bl	800181c <HAL_ADC_GetValue>
 8000450:	0003      	movs	r3, r0
 8000452:	b29a      	uxth	r2, r3
 8000454:	4b08      	ldr	r3, [pc, #32]	@ (8000478 <ADC_Convert_Rank1+0x8c>)
 8000456:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 8000458:	4b05      	ldr	r3, [pc, #20]	@ (8000470 <ADC_Convert_Rank1+0x84>)
 800045a:	0018      	movs	r0, r3
 800045c:	f001 f90e 	bl	800167c <HAL_ADC_Stop>

	return adc_Value_1;
 8000460:	4b05      	ldr	r3, [pc, #20]	@ (8000478 <ADC_Convert_Rank1+0x8c>)
 8000462:	881b      	ldrh	r3, [r3, #0]
}
 8000464:	0018      	movs	r0, r3
 8000466:	46bd      	mov	sp, r7
 8000468:	b004      	add	sp, #16
 800046a:	bd80      	pop	{r7, pc}
 800046c:	24000200 	.word	0x24000200
 8000470:	20000028 	.word	0x20000028
 8000474:	200000d8 	.word	0x200000d8
 8000478:	200000e2 	.word	0x200000e2

0800047c <ADC_Convert_Rank2>:

uint16_t ADC_Convert_Rank2(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b084      	sub	sp, #16
 8000480:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	0018      	movs	r0, r3
 8000486:	230c      	movs	r3, #12
 8000488:	001a      	movs	r2, r3
 800048a:	2100      	movs	r1, #0
 800048c:	f003 fdbc 	bl	8004008 <memset>

	  sConfig.Channel = ADC_CHANNEL_8;
 8000490:	1d3b      	adds	r3, r7, #4
 8000492:	4a1a      	ldr	r2, [pc, #104]	@ (80004fc <ADC_Convert_Rank2+0x80>)
 8000494:	601a      	str	r2, [r3, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000496:	1d3b      	adds	r3, r7, #4
 8000498:	2200      	movs	r2, #0
 800049a:	605a      	str	r2, [r3, #4]
	  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800049c:	1d3b      	adds	r3, r7, #4
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004a2:	1d3a      	adds	r2, r7, #4
 80004a4:	4b16      	ldr	r3, [pc, #88]	@ (8000500 <ADC_Convert_Rank2+0x84>)
 80004a6:	0011      	movs	r1, r2
 80004a8:	0018      	movs	r0, r3
 80004aa:	f001 f9c3 	bl	8001834 <HAL_ADC_ConfigChannel>
 80004ae:	1e03      	subs	r3, r0, #0
 80004b0:	d001      	beq.n	80004b6 <ADC_Convert_Rank2+0x3a>
	  {
	    Error_Handler();
 80004b2:	f000 fae1 	bl	8000a78 <Error_Handler>
	  }

	status = HAL_ADC_Start(&hadc1);
 80004b6:	4b12      	ldr	r3, [pc, #72]	@ (8000500 <ADC_Convert_Rank2+0x84>)
 80004b8:	0018      	movs	r0, r3
 80004ba:	f001 f891 	bl	80015e0 <HAL_ADC_Start>
 80004be:	0003      	movs	r3, r0
 80004c0:	001a      	movs	r2, r3
 80004c2:	4b10      	ldr	r3, [pc, #64]	@ (8000504 <ADC_Convert_Rank2+0x88>)
 80004c4:	701a      	strb	r2, [r3, #0]
	status = HAL_ADC_PollForConversion(&hadc1, 1);
 80004c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000500 <ADC_Convert_Rank2+0x84>)
 80004c8:	2101      	movs	r1, #1
 80004ca:	0018      	movs	r0, r3
 80004cc:	f001 f912 	bl	80016f4 <HAL_ADC_PollForConversion>
 80004d0:	0003      	movs	r3, r0
 80004d2:	001a      	movs	r2, r3
 80004d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000504 <ADC_Convert_Rank2+0x88>)
 80004d6:	701a      	strb	r2, [r3, #0]
	adc_Value_2= HAL_ADC_GetValue(&hadc1);
 80004d8:	4b09      	ldr	r3, [pc, #36]	@ (8000500 <ADC_Convert_Rank2+0x84>)
 80004da:	0018      	movs	r0, r3
 80004dc:	f001 f99e 	bl	800181c <HAL_ADC_GetValue>
 80004e0:	0003      	movs	r3, r0
 80004e2:	b29a      	uxth	r2, r3
 80004e4:	4b08      	ldr	r3, [pc, #32]	@ (8000508 <ADC_Convert_Rank2+0x8c>)
 80004e6:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 80004e8:	4b05      	ldr	r3, [pc, #20]	@ (8000500 <ADC_Convert_Rank2+0x84>)
 80004ea:	0018      	movs	r0, r3
 80004ec:	f001 f8c6 	bl	800167c <HAL_ADC_Stop>

	return adc_Value_2;
 80004f0:	4b05      	ldr	r3, [pc, #20]	@ (8000508 <ADC_Convert_Rank2+0x8c>)
 80004f2:	881b      	ldrh	r3, [r3, #0]
}
 80004f4:	0018      	movs	r0, r3
 80004f6:	46bd      	mov	sp, r7
 80004f8:	b004      	add	sp, #16
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	20000100 	.word	0x20000100
 8000500:	20000028 	.word	0x20000028
 8000504:	200000d8 	.word	0x200000d8
 8000508:	200000e4 	.word	0x200000e4

0800050c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000512:	f000 fca9 	bl	8000e68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000516:	f000 f8f7 	bl	8000708 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051a:	f000 fa4d 	bl	80009b8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800051e:	f000 f94f 	bl	80007c0 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000522:	f000 f9cd 	bl	80008c0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  status = HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000526:	4b6e      	ldr	r3, [pc, #440]	@ (80006e0 <main+0x1d4>)
 8000528:	2100      	movs	r1, #0
 800052a:	0018      	movs	r0, r3
 800052c:	f002 fd98 	bl	8003060 <HAL_TIM_OC_Start_IT>
 8000530:	0003      	movs	r3, r0
 8000532:	001a      	movs	r2, r3
 8000534:	4b6b      	ldr	r3, [pc, #428]	@ (80006e4 <main+0x1d8>)
 8000536:	701a      	strb	r2, [r3, #0]
//	  HAL_Delay(100);

	  // === Case 1: Show raw 12-bit ADC value (0â€“4095) ===
	  // Comment this block when testing voltage

	  sum_1 = 0;
 8000538:	4b6b      	ldr	r3, [pc, #428]	@ (80006e8 <main+0x1dc>)
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
	  sum_2 = 0;
 800053e:	4b6b      	ldr	r3, [pc, #428]	@ (80006ec <main+0x1e0>)
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]

	  for (uint8_t i = 0; i < SAMPLES; i++)
 8000544:	1dfb      	adds	r3, r7, #7
 8000546:	2200      	movs	r2, #0
 8000548:	701a      	strb	r2, [r3, #0]
 800054a:	e020      	b.n	800058e <main+0x82>
	  {
		  a = ADC_Convert_Rank1();
 800054c:	f7ff ff4e 	bl	80003ec <ADC_Convert_Rank1>
 8000550:	0003      	movs	r3, r0
 8000552:	001a      	movs	r2, r3
 8000554:	4b66      	ldr	r3, [pc, #408]	@ (80006f0 <main+0x1e4>)
 8000556:	801a      	strh	r2, [r3, #0]
		  b = ADC_Convert_Rank2();
 8000558:	f7ff ff90 	bl	800047c <ADC_Convert_Rank2>
 800055c:	0003      	movs	r3, r0
 800055e:	001a      	movs	r2, r3
 8000560:	4b64      	ldr	r3, [pc, #400]	@ (80006f4 <main+0x1e8>)
 8000562:	801a      	strh	r2, [r3, #0]

		  sum_1 += a;
 8000564:	4b62      	ldr	r3, [pc, #392]	@ (80006f0 <main+0x1e4>)
 8000566:	881b      	ldrh	r3, [r3, #0]
 8000568:	001a      	movs	r2, r3
 800056a:	4b5f      	ldr	r3, [pc, #380]	@ (80006e8 <main+0x1dc>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	18d2      	adds	r2, r2, r3
 8000570:	4b5d      	ldr	r3, [pc, #372]	@ (80006e8 <main+0x1dc>)
 8000572:	601a      	str	r2, [r3, #0]
		  sum_2 += b;
 8000574:	4b5f      	ldr	r3, [pc, #380]	@ (80006f4 <main+0x1e8>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	001a      	movs	r2, r3
 800057a:	4b5c      	ldr	r3, [pc, #368]	@ (80006ec <main+0x1e0>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	18d2      	adds	r2, r2, r3
 8000580:	4b5a      	ldr	r3, [pc, #360]	@ (80006ec <main+0x1e0>)
 8000582:	601a      	str	r2, [r3, #0]
	  for (uint8_t i = 0; i < SAMPLES; i++)
 8000584:	1dfb      	adds	r3, r7, #7
 8000586:	781a      	ldrb	r2, [r3, #0]
 8000588:	1dfb      	adds	r3, r7, #7
 800058a:	3201      	adds	r2, #1
 800058c:	701a      	strb	r2, [r3, #0]
 800058e:	1dfb      	adds	r3, r7, #7
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	b25b      	sxtb	r3, r3
 8000594:	2b00      	cmp	r3, #0
 8000596:	dad9      	bge.n	800054c <main+0x40>
	  }

	  average_1 = sum_1 / SAMPLES;
 8000598:	4b53      	ldr	r3, [pc, #332]	@ (80006e8 <main+0x1dc>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	09db      	lsrs	r3, r3, #7
 800059e:	b29a      	uxth	r2, r3
 80005a0:	4b55      	ldr	r3, [pc, #340]	@ (80006f8 <main+0x1ec>)
 80005a2:	801a      	strh	r2, [r3, #0]

	  average_2 = sum_2 / SAMPLES;
 80005a4:	4b51      	ldr	r3, [pc, #324]	@ (80006ec <main+0x1e0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	09db      	lsrs	r3, r3, #7
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	4b53      	ldr	r3, [pc, #332]	@ (80006fc <main+0x1f0>)
 80005ae:	801a      	strh	r2, [r3, #0]

	  deviation = ((average_2 - average_1));
 80005b0:	4b52      	ldr	r3, [pc, #328]	@ (80006fc <main+0x1f0>)
 80005b2:	881a      	ldrh	r2, [r3, #0]
 80005b4:	4b50      	ldr	r3, [pc, #320]	@ (80006f8 <main+0x1ec>)
 80005b6:	881b      	ldrh	r3, [r3, #0]
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	b29a      	uxth	r2, r3
 80005bc:	4b50      	ldr	r3, [pc, #320]	@ (8000700 <main+0x1f4>)
 80005be:	801a      	strh	r2, [r3, #0]

	  // Show raw value on first 4 digits (pad with zeros)
	  digits[2] = (average_1 / 1000) % 10;
 80005c0:	4b4d      	ldr	r3, [pc, #308]	@ (80006f8 <main+0x1ec>)
 80005c2:	881b      	ldrh	r3, [r3, #0]
 80005c4:	22fa      	movs	r2, #250	@ 0xfa
 80005c6:	0091      	lsls	r1, r2, #2
 80005c8:	0018      	movs	r0, r3
 80005ca:	f7ff fd99 	bl	8000100 <__udivsi3>
 80005ce:	0003      	movs	r3, r0
 80005d0:	b29b      	uxth	r3, r3
 80005d2:	210a      	movs	r1, #10
 80005d4:	0018      	movs	r0, r3
 80005d6:	f7ff fe19 	bl	800020c <__aeabi_uidivmod>
 80005da:	000b      	movs	r3, r1
 80005dc:	b29b      	uxth	r3, r3
 80005de:	b2da      	uxtb	r2, r3
 80005e0:	4b48      	ldr	r3, [pc, #288]	@ (8000704 <main+0x1f8>)
 80005e2:	709a      	strb	r2, [r3, #2]
	  digits[3] = (average_1 / 100) % 10;
 80005e4:	4b44      	ldr	r3, [pc, #272]	@ (80006f8 <main+0x1ec>)
 80005e6:	881b      	ldrh	r3, [r3, #0]
 80005e8:	2164      	movs	r1, #100	@ 0x64
 80005ea:	0018      	movs	r0, r3
 80005ec:	f7ff fd88 	bl	8000100 <__udivsi3>
 80005f0:	0003      	movs	r3, r0
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	210a      	movs	r1, #10
 80005f6:	0018      	movs	r0, r3
 80005f8:	f7ff fe08 	bl	800020c <__aeabi_uidivmod>
 80005fc:	000b      	movs	r3, r1
 80005fe:	b29b      	uxth	r3, r3
 8000600:	b2da      	uxtb	r2, r3
 8000602:	4b40      	ldr	r3, [pc, #256]	@ (8000704 <main+0x1f8>)
 8000604:	70da      	strb	r2, [r3, #3]
	  digits[4] = (average_1 / 10) % 10;
 8000606:	4b3c      	ldr	r3, [pc, #240]	@ (80006f8 <main+0x1ec>)
 8000608:	881b      	ldrh	r3, [r3, #0]
 800060a:	210a      	movs	r1, #10
 800060c:	0018      	movs	r0, r3
 800060e:	f7ff fd77 	bl	8000100 <__udivsi3>
 8000612:	0003      	movs	r3, r0
 8000614:	b29b      	uxth	r3, r3
 8000616:	210a      	movs	r1, #10
 8000618:	0018      	movs	r0, r3
 800061a:	f7ff fdf7 	bl	800020c <__aeabi_uidivmod>
 800061e:	000b      	movs	r3, r1
 8000620:	b29b      	uxth	r3, r3
 8000622:	b2da      	uxtb	r2, r3
 8000624:	4b37      	ldr	r3, [pc, #220]	@ (8000704 <main+0x1f8>)
 8000626:	711a      	strb	r2, [r3, #4]
	  digits[5] = average_1 % 10;
 8000628:	4b33      	ldr	r3, [pc, #204]	@ (80006f8 <main+0x1ec>)
 800062a:	881b      	ldrh	r3, [r3, #0]
 800062c:	210a      	movs	r1, #10
 800062e:	0018      	movs	r0, r3
 8000630:	f7ff fdec 	bl	800020c <__aeabi_uidivmod>
 8000634:	000b      	movs	r3, r1
 8000636:	b29b      	uxth	r3, r3
 8000638:	b2da      	uxtb	r2, r3
 800063a:	4b32      	ldr	r3, [pc, #200]	@ (8000704 <main+0x1f8>)
 800063c:	715a      	strb	r2, [r3, #5]

	  HAL_Delay(200);
 800063e:	20c8      	movs	r0, #200	@ 0xc8
 8000640:	f000 fc98 	bl	8000f74 <HAL_Delay>

	  // Show raw value on first 4 digits (pad with zeros)
	  digits[2] = (average_2 / 1000) % 10;
 8000644:	4b2d      	ldr	r3, [pc, #180]	@ (80006fc <main+0x1f0>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	22fa      	movs	r2, #250	@ 0xfa
 800064a:	0091      	lsls	r1, r2, #2
 800064c:	0018      	movs	r0, r3
 800064e:	f7ff fd57 	bl	8000100 <__udivsi3>
 8000652:	0003      	movs	r3, r0
 8000654:	b29b      	uxth	r3, r3
 8000656:	210a      	movs	r1, #10
 8000658:	0018      	movs	r0, r3
 800065a:	f7ff fdd7 	bl	800020c <__aeabi_uidivmod>
 800065e:	000b      	movs	r3, r1
 8000660:	b29b      	uxth	r3, r3
 8000662:	b2da      	uxtb	r2, r3
 8000664:	4b27      	ldr	r3, [pc, #156]	@ (8000704 <main+0x1f8>)
 8000666:	709a      	strb	r2, [r3, #2]
	  digits[3] = (average_2 / 100) % 10;
 8000668:	4b24      	ldr	r3, [pc, #144]	@ (80006fc <main+0x1f0>)
 800066a:	881b      	ldrh	r3, [r3, #0]
 800066c:	2164      	movs	r1, #100	@ 0x64
 800066e:	0018      	movs	r0, r3
 8000670:	f7ff fd46 	bl	8000100 <__udivsi3>
 8000674:	0003      	movs	r3, r0
 8000676:	b29b      	uxth	r3, r3
 8000678:	210a      	movs	r1, #10
 800067a:	0018      	movs	r0, r3
 800067c:	f7ff fdc6 	bl	800020c <__aeabi_uidivmod>
 8000680:	000b      	movs	r3, r1
 8000682:	b29b      	uxth	r3, r3
 8000684:	b2da      	uxtb	r2, r3
 8000686:	4b1f      	ldr	r3, [pc, #124]	@ (8000704 <main+0x1f8>)
 8000688:	70da      	strb	r2, [r3, #3]
	  digits[4] = (average_2 / 10) % 10;
 800068a:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <main+0x1f0>)
 800068c:	881b      	ldrh	r3, [r3, #0]
 800068e:	210a      	movs	r1, #10
 8000690:	0018      	movs	r0, r3
 8000692:	f7ff fd35 	bl	8000100 <__udivsi3>
 8000696:	0003      	movs	r3, r0
 8000698:	b29b      	uxth	r3, r3
 800069a:	210a      	movs	r1, #10
 800069c:	0018      	movs	r0, r3
 800069e:	f7ff fdb5 	bl	800020c <__aeabi_uidivmod>
 80006a2:	000b      	movs	r3, r1
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	4b16      	ldr	r3, [pc, #88]	@ (8000704 <main+0x1f8>)
 80006aa:	711a      	strb	r2, [r3, #4]
	  digits[5] = average_2 % 10;
 80006ac:	4b13      	ldr	r3, [pc, #76]	@ (80006fc <main+0x1f0>)
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	210a      	movs	r1, #10
 80006b2:	0018      	movs	r0, r3
 80006b4:	f7ff fdaa 	bl	800020c <__aeabi_uidivmod>
 80006b8:	000b      	movs	r3, r1
 80006ba:	b29b      	uxth	r3, r3
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <main+0x1f8>)
 80006c0:	715a      	strb	r2, [r3, #5]

	  // Optional: blank last 2 digits
	  digits[0] = digits[1] = 10;  // Assuming 10 means blank pattern
 80006c2:	4b10      	ldr	r3, [pc, #64]	@ (8000704 <main+0x1f8>)
 80006c4:	220a      	movs	r2, #10
 80006c6:	705a      	strb	r2, [r3, #1]
 80006c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <main+0x1f8>)
 80006ca:	785a      	ldrb	r2, [r3, #1]
 80006cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000704 <main+0x1f8>)
 80006ce:	701a      	strb	r2, [r3, #0]

	  HAL_Delay(100);
 80006d0:	2064      	movs	r0, #100	@ 0x64
 80006d2:	f000 fc4f 	bl	8000f74 <HAL_Delay>

		// Optional: enable DP on digit 0 or 1
		// In TIM callback, check seg==0 or seg==1 and enable DP accordingly

//		digits[0] = digits[1] = 10;  // Blank
		HAL_Delay(150);
 80006d6:	2096      	movs	r0, #150	@ 0x96
 80006d8:	f000 fc4c 	bl	8000f74 <HAL_Delay>
	  sum_1 = 0;
 80006dc:	e72c      	b.n	8000538 <main+0x2c>
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	2000008c 	.word	0x2000008c
 80006e4:	200000d8 	.word	0x200000d8
 80006e8:	200000e8 	.word	0x200000e8
 80006ec:	200000ec 	.word	0x200000ec
 80006f0:	200000f6 	.word	0x200000f6
 80006f4:	200000f8 	.word	0x200000f8
 80006f8:	200000f0 	.word	0x200000f0
 80006fc:	200000f2 	.word	0x200000f2
 8000700:	200000f4 	.word	0x200000f4
 8000704:	200000dc 	.word	0x200000dc

08000708 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b093      	sub	sp, #76	@ 0x4c
 800070c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070e:	2414      	movs	r4, #20
 8000710:	193b      	adds	r3, r7, r4
 8000712:	0018      	movs	r0, r3
 8000714:	2334      	movs	r3, #52	@ 0x34
 8000716:	001a      	movs	r2, r3
 8000718:	2100      	movs	r1, #0
 800071a:	f003 fc75 	bl	8004008 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	0018      	movs	r0, r3
 8000722:	2310      	movs	r3, #16
 8000724:	001a      	movs	r2, r3
 8000726:	2100      	movs	r1, #0
 8000728:	f003 fc6e 	bl	8004008 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800072c:	2380      	movs	r3, #128	@ 0x80
 800072e:	009b      	lsls	r3, r3, #2
 8000730:	0018      	movs	r0, r3
 8000732:	f001 fddd 	bl	80022f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000736:	193b      	adds	r3, r7, r4
 8000738:	2202      	movs	r2, #2
 800073a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800073c:	193b      	adds	r3, r7, r4
 800073e:	2280      	movs	r2, #128	@ 0x80
 8000740:	0052      	lsls	r2, r2, #1
 8000742:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000744:	0021      	movs	r1, r4
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2240      	movs	r2, #64	@ 0x40
 8000750:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2202      	movs	r2, #2
 8000756:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2202      	movs	r2, #2
 800075c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2200      	movs	r2, #0
 8000762:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2208      	movs	r2, #8
 8000768:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800076a:	187b      	adds	r3, r7, r1
 800076c:	22c0      	movs	r2, #192	@ 0xc0
 800076e:	02d2      	lsls	r2, r2, #11
 8000770:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2280      	movs	r2, #128	@ 0x80
 8000776:	0592      	lsls	r2, r2, #22
 8000778:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077a:	187b      	adds	r3, r7, r1
 800077c:	0018      	movs	r0, r3
 800077e:	f001 fdf7 	bl	8002370 <HAL_RCC_OscConfig>
 8000782:	1e03      	subs	r3, r0, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000786:	f000 f977 	bl	8000a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	2207      	movs	r2, #7
 800078e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	2202      	movs	r2, #2
 8000794:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	22a0      	movs	r2, #160	@ 0xa0
 80007a0:	01d2      	lsls	r2, r2, #7
 80007a2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007a4:	1d3b      	adds	r3, r7, #4
 80007a6:	2102      	movs	r1, #2
 80007a8:	0018      	movs	r0, r3
 80007aa:	f002 f8f1 	bl	8002990 <HAL_RCC_ClockConfig>
 80007ae:	1e03      	subs	r3, r0, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80007b2:	f000 f961 	bl	8000a78 <Error_Handler>
  }
}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b013      	add	sp, #76	@ 0x4c
 80007bc:	bd90      	pop	{r4, r7, pc}
	...

080007c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	0018      	movs	r0, r3
 80007ca:	230c      	movs	r3, #12
 80007cc:	001a      	movs	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f003 fc1a 	bl	8004008 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007d4:	4b36      	ldr	r3, [pc, #216]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 80007d6:	4a37      	ldr	r2, [pc, #220]	@ (80008b4 <MX_ADC1_Init+0xf4>)
 80007d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007da:	4b35      	ldr	r3, [pc, #212]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007e0:	4b33      	ldr	r3, [pc, #204]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007e6:	4b32      	ldr	r3, [pc, #200]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007ec:	4b30      	ldr	r3, [pc, #192]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 80007ee:	2280      	movs	r2, #128	@ 0x80
 80007f0:	0392      	lsls	r2, r2, #14
 80007f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007f4:	4b2e      	ldr	r3, [pc, #184]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 80007f6:	2204      	movs	r2, #4
 80007f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007fa:	4b2d      	ldr	r3, [pc, #180]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000800:	4b2b      	ldr	r3, [pc, #172]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000802:	2200      	movs	r2, #0
 8000804:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000806:	4b2a      	ldr	r3, [pc, #168]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000808:	2200      	movs	r2, #0
 800080a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800080c:	4b28      	ldr	r3, [pc, #160]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 800080e:	2202      	movs	r2, #2
 8000810:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000812:	4b27      	ldr	r3, [pc, #156]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000814:	2220      	movs	r2, #32
 8000816:	2101      	movs	r1, #1
 8000818:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800081a:	4b25      	ldr	r3, [pc, #148]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 800081c:	2200      	movs	r2, #0
 800081e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000820:	4b23      	ldr	r3, [pc, #140]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000822:	2200      	movs	r2, #0
 8000824:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000826:	4b22      	ldr	r3, [pc, #136]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000828:	222c      	movs	r2, #44	@ 0x2c
 800082a:	2100      	movs	r1, #0
 800082c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800082e:	4b20      	ldr	r3, [pc, #128]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000830:	2280      	movs	r2, #128	@ 0x80
 8000832:	0152      	lsls	r2, r2, #5
 8000834:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000836:	4b1e      	ldr	r3, [pc, #120]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000838:	2200      	movs	r2, #0
 800083a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_3CYCLES_5;
 800083c:	4b1c      	ldr	r3, [pc, #112]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 800083e:	2201      	movs	r2, #1
 8000840:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000842:	4b1b      	ldr	r3, [pc, #108]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000844:	223c      	movs	r2, #60	@ 0x3c
 8000846:	2100      	movs	r1, #0
 8000848:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800084a:	4b19      	ldr	r3, [pc, #100]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 800084c:	2200      	movs	r2, #0
 800084e:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000850:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000852:	0018      	movs	r0, r3
 8000854:	f000 fd1c 	bl	8001290 <HAL_ADC_Init>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 800085c:	f000 f90c 	bl	8000a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000860:	1d3b      	adds	r3, r7, #4
 8000862:	4a15      	ldr	r2, [pc, #84]	@ (80008b8 <MX_ADC1_Init+0xf8>)
 8000864:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	2200      	movs	r2, #0
 800086a:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000872:	1d3a      	adds	r2, r7, #4
 8000874:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000876:	0011      	movs	r1, r2
 8000878:	0018      	movs	r0, r3
 800087a:	f000 ffdb 	bl	8001834 <HAL_ADC_ConfigChannel>
 800087e:	1e03      	subs	r3, r0, #0
 8000880:	d001      	beq.n	8000886 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000882:	f000 f8f9 	bl	8000a78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000886:	1d3b      	adds	r3, r7, #4
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <MX_ADC1_Init+0xfc>)
 800088a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2204      	movs	r2, #4
 8000890:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000892:	1d3a      	adds	r2, r7, #4
 8000894:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <MX_ADC1_Init+0xf0>)
 8000896:	0011      	movs	r1, r2
 8000898:	0018      	movs	r0, r3
 800089a:	f000 ffcb 	bl	8001834 <HAL_ADC_ConfigChannel>
 800089e:	1e03      	subs	r3, r0, #0
 80008a0:	d001      	beq.n	80008a6 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 80008a2:	f000 f8e9 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	46bd      	mov	sp, r7
 80008aa:	b004      	add	sp, #16
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	46c0      	nop			@ (mov r8, r8)
 80008b0:	20000028 	.word	0x20000028
 80008b4:	40012400 	.word	0x40012400
 80008b8:	24000200 	.word	0x24000200
 80008bc:	20000100 	.word	0x20000100

080008c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08e      	sub	sp, #56	@ 0x38
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008c6:	2328      	movs	r3, #40	@ 0x28
 80008c8:	18fb      	adds	r3, r7, r3
 80008ca:	0018      	movs	r0, r3
 80008cc:	2310      	movs	r3, #16
 80008ce:	001a      	movs	r2, r3
 80008d0:	2100      	movs	r1, #0
 80008d2:	f003 fb99 	bl	8004008 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d6:	231c      	movs	r3, #28
 80008d8:	18fb      	adds	r3, r7, r3
 80008da:	0018      	movs	r0, r3
 80008dc:	230c      	movs	r3, #12
 80008de:	001a      	movs	r2, r3
 80008e0:	2100      	movs	r1, #0
 80008e2:	f003 fb91 	bl	8004008 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008e6:	003b      	movs	r3, r7
 80008e8:	0018      	movs	r0, r3
 80008ea:	231c      	movs	r3, #28
 80008ec:	001a      	movs	r2, r3
 80008ee:	2100      	movs	r1, #0
 80008f0:	f003 fb8a 	bl	8004008 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008f4:	4b2e      	ldr	r3, [pc, #184]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 80008f6:	4a2f      	ldr	r2, [pc, #188]	@ (80009b4 <MX_TIM3_Init+0xf4>)
 80008f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80008fa:	4b2d      	ldr	r3, [pc, #180]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000900:	4b2b      	ldr	r3, [pc, #172]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32768;
 8000906:	4b2a      	ldr	r3, [pc, #168]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 8000908:	2280      	movs	r2, #128	@ 0x80
 800090a:	0212      	lsls	r2, r2, #8
 800090c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090e:	4b28      	ldr	r3, [pc, #160]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000914:	4b26      	ldr	r3, [pc, #152]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 8000916:	2200      	movs	r2, #0
 8000918:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800091a:	4b25      	ldr	r3, [pc, #148]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 800091c:	0018      	movs	r0, r3
 800091e:	f002 fae7 	bl	8002ef0 <HAL_TIM_Base_Init>
 8000922:	1e03      	subs	r3, r0, #0
 8000924:	d001      	beq.n	800092a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000926:	f000 f8a7 	bl	8000a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800092a:	2128      	movs	r1, #40	@ 0x28
 800092c:	187b      	adds	r3, r7, r1
 800092e:	2280      	movs	r2, #128	@ 0x80
 8000930:	0152      	lsls	r2, r2, #5
 8000932:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000934:	187a      	adds	r2, r7, r1
 8000936:	4b1e      	ldr	r3, [pc, #120]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 8000938:	0011      	movs	r1, r2
 800093a:	0018      	movs	r0, r3
 800093c:	f002 fe16 	bl	800356c <HAL_TIM_ConfigClockSource>
 8000940:	1e03      	subs	r3, r0, #0
 8000942:	d001      	beq.n	8000948 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000944:	f000 f898 	bl	8000a78 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000948:	4b19      	ldr	r3, [pc, #100]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 800094a:	0018      	movs	r0, r3
 800094c:	f002 fb28 	bl	8002fa0 <HAL_TIM_OC_Init>
 8000950:	1e03      	subs	r3, r0, #0
 8000952:	d001      	beq.n	8000958 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000954:	f000 f890 	bl	8000a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000958:	211c      	movs	r1, #28
 800095a:	187b      	adds	r3, r7, r1
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000960:	187b      	adds	r3, r7, r1
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000966:	187a      	adds	r2, r7, r1
 8000968:	4b11      	ldr	r3, [pc, #68]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 800096a:	0011      	movs	r1, r2
 800096c:	0018      	movs	r0, r3
 800096e:	f003 fad1 	bl	8003f14 <HAL_TIMEx_MasterConfigSynchronization>
 8000972:	1e03      	subs	r3, r0, #0
 8000974:	d001      	beq.n	800097a <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000976:	f000 f87f 	bl	8000a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800097a:	003b      	movs	r3, r7
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000980:	003b      	movs	r3, r7
 8000982:	2200      	movs	r2, #0
 8000984:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000986:	003b      	movs	r3, r7
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800098c:	003b      	movs	r3, r7
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000992:	0039      	movs	r1, r7
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <MX_TIM3_Init+0xf0>)
 8000996:	2200      	movs	r2, #0
 8000998:	0018      	movs	r0, r3
 800099a:	f002 fd87 	bl	80034ac <HAL_TIM_OC_ConfigChannel>
 800099e:	1e03      	subs	r3, r0, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80009a2:	f000 f869 	bl	8000a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b00e      	add	sp, #56	@ 0x38
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	46c0      	nop			@ (mov r8, r8)
 80009b0:	2000008c 	.word	0x2000008c
 80009b4:	40000400 	.word	0x40000400

080009b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b089      	sub	sp, #36	@ 0x24
 80009bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009be:	240c      	movs	r4, #12
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	0018      	movs	r0, r3
 80009c4:	2314      	movs	r3, #20
 80009c6:	001a      	movs	r2, r3
 80009c8:	2100      	movs	r1, #0
 80009ca:	f003 fb1d 	bl	8004008 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b28      	ldr	r3, [pc, #160]	@ (8000a70 <MX_GPIO_Init+0xb8>)
 80009d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009d2:	4b27      	ldr	r3, [pc, #156]	@ (8000a70 <MX_GPIO_Init+0xb8>)
 80009d4:	2101      	movs	r1, #1
 80009d6:	430a      	orrs	r2, r1
 80009d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80009da:	4b25      	ldr	r3, [pc, #148]	@ (8000a70 <MX_GPIO_Init+0xb8>)
 80009dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009de:	2201      	movs	r2, #1
 80009e0:	4013      	ands	r3, r2
 80009e2:	60bb      	str	r3, [r7, #8]
 80009e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e6:	4b22      	ldr	r3, [pc, #136]	@ (8000a70 <MX_GPIO_Init+0xb8>)
 80009e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009ea:	4b21      	ldr	r3, [pc, #132]	@ (8000a70 <MX_GPIO_Init+0xb8>)
 80009ec:	2102      	movs	r1, #2
 80009ee:	430a      	orrs	r2, r1
 80009f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80009f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <MX_GPIO_Init+0xb8>)
 80009f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009f6:	2202      	movs	r2, #2
 80009f8:	4013      	ands	r3, r2
 80009fa:	607b      	str	r3, [r7, #4]
 80009fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80009fe:	23a0      	movs	r3, #160	@ 0xa0
 8000a00:	05db      	lsls	r3, r3, #23
 8000a02:	2200      	movs	r2, #0
 8000a04:	21ff      	movs	r1, #255	@ 0xff
 8000a06:	0018      	movs	r0, r3
 8000a08:	f001 fc54 	bl	80022b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000a0c:	23fc      	movs	r3, #252	@ 0xfc
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	4818      	ldr	r0, [pc, #96]	@ (8000a74 <MX_GPIO_Init+0xbc>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	0019      	movs	r1, r3
 8000a16:	f001 fc4d 	bl	80022b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a1a:	193b      	adds	r3, r7, r4
 8000a1c:	22ff      	movs	r2, #255	@ 0xff
 8000a1e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a20:	193b      	adds	r3, r7, r4
 8000a22:	2201      	movs	r2, #1
 8000a24:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	193b      	adds	r3, r7, r4
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	2202      	movs	r2, #2
 8000a30:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	193a      	adds	r2, r7, r4
 8000a34:	23a0      	movs	r3, #160	@ 0xa0
 8000a36:	05db      	lsls	r3, r3, #23
 8000a38:	0011      	movs	r1, r2
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f001 fad6 	bl	8001fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000a40:	0021      	movs	r1, r4
 8000a42:	187b      	adds	r3, r7, r1
 8000a44:	22fc      	movs	r2, #252	@ 0xfc
 8000a46:	0052      	lsls	r2, r2, #1
 8000a48:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	2202      	movs	r2, #2
 8000a5a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	4a05      	ldr	r2, [pc, #20]	@ (8000a74 <MX_GPIO_Init+0xbc>)
 8000a60:	0019      	movs	r1, r3
 8000a62:	0010      	movs	r0, r2
 8000a64:	f001 fac2 	bl	8001fec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a68:	46c0      	nop			@ (mov r8, r8)
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	b009      	add	sp, #36	@ 0x24
 8000a6e:	bd90      	pop	{r4, r7, pc}
 8000a70:	40021000 	.word	0x40021000
 8000a74:	50000400 	.word	0x50000400

08000a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7c:	b672      	cpsid	i
}
 8000a7e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a80:	46c0      	nop			@ (mov r8, r8)
 8000a82:	e7fd      	b.n	8000a80 <Error_Handler+0x8>

08000a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000a8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000a90:	2101      	movs	r1, #1
 8000a92:	430a      	orrs	r2, r1
 8000a94:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa2:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000aa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000aa8:	2180      	movs	r1, #128	@ 0x80
 8000aaa:	0549      	lsls	r1, r1, #21
 8000aac:	430a      	orrs	r2, r1
 8000aae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ab0:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <HAL_MspInit+0x44>)
 8000ab2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ab4:	2380      	movs	r3, #128	@ 0x80
 8000ab6:	055b      	lsls	r3, r3, #21
 8000ab8:	4013      	ands	r3, r2
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b002      	add	sp, #8
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			@ (mov r8, r8)
 8000ac8:	40021000 	.word	0x40021000

08000acc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000acc:	b590      	push	{r4, r7, lr}
 8000ace:	b091      	sub	sp, #68	@ 0x44
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad4:	232c      	movs	r3, #44	@ 0x2c
 8000ad6:	18fb      	adds	r3, r7, r3
 8000ad8:	0018      	movs	r0, r3
 8000ada:	2314      	movs	r3, #20
 8000adc:	001a      	movs	r2, r3
 8000ade:	2100      	movs	r1, #0
 8000ae0:	f003 fa92 	bl	8004008 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae4:	2414      	movs	r4, #20
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	0018      	movs	r0, r3
 8000aea:	2318      	movs	r3, #24
 8000aec:	001a      	movs	r2, r3
 8000aee:	2100      	movs	r1, #0
 8000af0:	f003 fa8a 	bl	8004008 <memset>
  if(hadc->Instance==ADC1)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b78 <HAL_ADC_MspInit+0xac>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d138      	bne.n	8000b70 <HAL_ADC_MspInit+0xa4>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000afe:	193b      	adds	r3, r7, r4
 8000b00:	2280      	movs	r2, #128	@ 0x80
 8000b02:	01d2      	lsls	r2, r2, #7
 8000b04:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f002 f8c8 	bl	8002ca4 <HAL_RCCEx_PeriphCLKConfig>
 8000b14:	1e03      	subs	r3, r0, #0
 8000b16:	d001      	beq.n	8000b1c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000b18:	f7ff ffae 	bl	8000a78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b1c:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <HAL_ADC_MspInit+0xb0>)
 8000b1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b20:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <HAL_ADC_MspInit+0xb0>)
 8000b22:	2180      	movs	r1, #128	@ 0x80
 8000b24:	0349      	lsls	r1, r1, #13
 8000b26:	430a      	orrs	r2, r1
 8000b28:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <HAL_ADC_MspInit+0xb0>)
 8000b2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b2e:	2380      	movs	r3, #128	@ 0x80
 8000b30:	035b      	lsls	r3, r3, #13
 8000b32:	4013      	ands	r3, r2
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	4b10      	ldr	r3, [pc, #64]	@ (8000b7c <HAL_ADC_MspInit+0xb0>)
 8000b3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <HAL_ADC_MspInit+0xb0>)
 8000b3e:	2102      	movs	r1, #2
 8000b40:	430a      	orrs	r2, r1
 8000b42:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b44:	4b0d      	ldr	r3, [pc, #52]	@ (8000b7c <HAL_ADC_MspInit+0xb0>)
 8000b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b48:	2202      	movs	r2, #2
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b50:	212c      	movs	r1, #44	@ 0x2c
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2203      	movs	r2, #3
 8000b56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	2203      	movs	r2, #3
 8000b5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	4a06      	ldr	r2, [pc, #24]	@ (8000b80 <HAL_ADC_MspInit+0xb4>)
 8000b68:	0019      	movs	r1, r3
 8000b6a:	0010      	movs	r0, r2
 8000b6c:	f001 fa3e 	bl	8001fec <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b011      	add	sp, #68	@ 0x44
 8000b76:	bd90      	pop	{r4, r7, pc}
 8000b78:	40012400 	.word	0x40012400
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	50000400 	.word	0x50000400

08000b84 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc8 <HAL_TIM_Base_MspInit+0x44>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d113      	bne.n	8000bbe <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b96:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <HAL_TIM_Base_MspInit+0x48>)
 8000b98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <HAL_TIM_Base_MspInit+0x48>)
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bcc <HAL_TIM_Base_MspInit+0x48>)
 8000ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ba6:	2202      	movs	r2, #2
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2010      	movs	r0, #16
 8000bb4:	f001 f9e8 	bl	8001f88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bb8:	2010      	movs	r0, #16
 8000bba:	f001 f9fa 	bl	8001fb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000bbe:	46c0      	nop			@ (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b004      	add	sp, #16
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	40000400 	.word	0x40000400
 8000bcc:	40021000 	.word	0x40021000

08000bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd4:	46c0      	nop			@ (mov r8, r8)
 8000bd6:	e7fd      	b.n	8000bd4 <NMI_Handler+0x4>

08000bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bdc:	46c0      	nop			@ (mov r8, r8)
 8000bde:	e7fd      	b.n	8000bdc <HardFault_Handler+0x4>

08000be0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000be4:	46c0      	nop			@ (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bee:	46c0      	nop			@ (mov r8, r8)
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bf8:	f000 f9a0 	bl	8000f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bfc:	46c0      	nop			@ (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000c04:	b590      	push	{r4, r7, lr}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000c0a:	4b79      	ldr	r3, [pc, #484]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2108      	movs	r1, #8
 8000c10:	0018      	movs	r0, r3
 8000c12:	f001 fb4f 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000c16:	4b76      	ldr	r3, [pc, #472]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000c18:	2201      	movs	r2, #1
 8000c1a:	2110      	movs	r1, #16
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f001 fb49 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000c22:	4b73      	ldr	r3, [pc, #460]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	2120      	movs	r1, #32
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f001 fb43 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000c2e:	4b70      	ldr	r3, [pc, #448]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	2140      	movs	r1, #64	@ 0x40
 8000c34:	0018      	movs	r0, r3
 8000c36:	f001 fb3d 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000c3a:	4b6d      	ldr	r3, [pc, #436]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2180      	movs	r1, #128	@ 0x80
 8000c40:	0018      	movs	r0, r3
 8000c42:	f001 fb37 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000c46:	2380      	movs	r3, #128	@ 0x80
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	4869      	ldr	r0, [pc, #420]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	0019      	movs	r1, r3
 8000c50:	f001 fb30 	bl	80022b4 <HAL_GPIO_WritePin>

	// === Get pattern for current digit ===
	uint8_t val = digits[seg] % 10;  // Avoid invalid index
 8000c54:	4b67      	ldr	r3, [pc, #412]	@ (8000df4 <TIM3_IRQHandler+0x1f0>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	001a      	movs	r2, r3
 8000c5a:	4b67      	ldr	r3, [pc, #412]	@ (8000df8 <TIM3_IRQHandler+0x1f4>)
 8000c5c:	5c9b      	ldrb	r3, [r3, r2]
 8000c5e:	1dfc      	adds	r4, r7, #7
 8000c60:	210a      	movs	r1, #10
 8000c62:	0018      	movs	r0, r3
 8000c64:	f7ff fad2 	bl	800020c <__aeabi_uidivmod>
 8000c68:	000b      	movs	r3, r1
 8000c6a:	7023      	strb	r3, [r4, #0]
	uint8_t pattern = Segment_Patterns[val];
 8000c6c:	1dfb      	adds	r3, r7, #7
 8000c6e:	781a      	ldrb	r2, [r3, #0]
 8000c70:	1dbb      	adds	r3, r7, #6
 8000c72:	4962      	ldr	r1, [pc, #392]	@ (8000dfc <TIM3_IRQHandler+0x1f8>)
 8000c74:	5c8a      	ldrb	r2, [r1, r2]
 8000c76:	701a      	strb	r2, [r3, #0]

	// === Set segments A-G and DP ===
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, (pattern & 0x40) ? GPIO_PIN_RESET : GPIO_PIN_SET); // A
 8000c78:	1dbb      	adds	r3, r7, #6
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2240      	movs	r2, #64	@ 0x40
 8000c7e:	4013      	ands	r3, r2
 8000c80:	425a      	negs	r2, r3
 8000c82:	4153      	adcs	r3, r2
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	001a      	movs	r2, r3
 8000c88:	23a0      	movs	r3, #160	@ 0xa0
 8000c8a:	05db      	lsls	r3, r3, #23
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f001 fb10 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, (pattern & 0x20) ? GPIO_PIN_RESET : GPIO_PIN_SET); // B
 8000c94:	1dbb      	adds	r3, r7, #6
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2220      	movs	r2, #32
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	425a      	negs	r2, r3
 8000c9e:	4153      	adcs	r3, r2
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	001a      	movs	r2, r3
 8000ca4:	23a0      	movs	r3, #160	@ 0xa0
 8000ca6:	05db      	lsls	r3, r3, #23
 8000ca8:	2102      	movs	r1, #2
 8000caa:	0018      	movs	r0, r3
 8000cac:	f001 fb02 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, (pattern & 0x10) ? GPIO_PIN_RESET : GPIO_PIN_SET); // C
 8000cb0:	1dbb      	adds	r3, r7, #6
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2210      	movs	r2, #16
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	425a      	negs	r2, r3
 8000cba:	4153      	adcs	r3, r2
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	001a      	movs	r2, r3
 8000cc0:	23a0      	movs	r3, #160	@ 0xa0
 8000cc2:	05db      	lsls	r3, r3, #23
 8000cc4:	2104      	movs	r1, #4
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	f001 faf4 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, (pattern & 0x08) ? GPIO_PIN_RESET : GPIO_PIN_SET); // D
 8000ccc:	1dbb      	adds	r3, r7, #6
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	2208      	movs	r2, #8
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	425a      	negs	r2, r3
 8000cd6:	4153      	adcs	r3, r2
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	001a      	movs	r2, r3
 8000cdc:	23a0      	movs	r3, #160	@ 0xa0
 8000cde:	05db      	lsls	r3, r3, #23
 8000ce0:	2108      	movs	r1, #8
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	f001 fae6 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, (pattern & 0x04) ? GPIO_PIN_RESET : GPIO_PIN_SET); // E
 8000ce8:	1dbb      	adds	r3, r7, #6
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2204      	movs	r2, #4
 8000cee:	4013      	ands	r3, r2
 8000cf0:	425a      	negs	r2, r3
 8000cf2:	4153      	adcs	r3, r2
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	001a      	movs	r2, r3
 8000cf8:	23a0      	movs	r3, #160	@ 0xa0
 8000cfa:	05db      	lsls	r3, r3, #23
 8000cfc:	2110      	movs	r1, #16
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f001 fad8 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, (pattern & 0x02) ? GPIO_PIN_RESET : GPIO_PIN_SET); // F
 8000d04:	1dbb      	adds	r3, r7, #6
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2202      	movs	r2, #2
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	425a      	negs	r2, r3
 8000d0e:	4153      	adcs	r3, r2
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	001a      	movs	r2, r3
 8000d14:	23a0      	movs	r3, #160	@ 0xa0
 8000d16:	05db      	lsls	r3, r3, #23
 8000d18:	2120      	movs	r1, #32
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f001 faca 	bl	80022b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, (pattern & 0x01) ? GPIO_PIN_RESET : GPIO_PIN_SET); // G
 8000d20:	1dbb      	adds	r3, r7, #6
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2201      	movs	r2, #1
 8000d26:	4013      	ands	r3, r2
 8000d28:	425a      	negs	r2, r3
 8000d2a:	4153      	adcs	r3, r2
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	001a      	movs	r2, r3
 8000d30:	23a0      	movs	r3, #160	@ 0xa0
 8000d32:	05db      	lsls	r3, r3, #23
 8000d34:	2140      	movs	r1, #64	@ 0x40
 8000d36:	0018      	movs	r0, r3
 8000d38:	f001 fabc 	bl	80022b4 <HAL_GPIO_WritePin>

//	Handle Dot Point (DP) on PA7
    if (seg == 0)
 8000d3c:	4b2d      	ldr	r3, [pc, #180]	@ (8000df4 <TIM3_IRQHandler+0x1f0>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d107      	bne.n	8000d54 <TIM3_IRQHandler+0x150>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);  // DP ON
 8000d44:	23a0      	movs	r3, #160	@ 0xa0
 8000d46:	05db      	lsls	r3, r3, #23
 8000d48:	2201      	movs	r2, #1
 8000d4a:	2180      	movs	r1, #128	@ 0x80
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f001 fab1 	bl	80022b4 <HAL_GPIO_WritePin>
 8000d52:	e006      	b.n	8000d62 <TIM3_IRQHandler+0x15e>
    }
    else
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);    // DP OFF otherwise
 8000d54:	23a0      	movs	r3, #160	@ 0xa0
 8000d56:	05db      	lsls	r3, r3, #23
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2180      	movs	r1, #128	@ 0x80
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f001 faa9 	bl	80022b4 <HAL_GPIO_WritePin>
    }

	// === Enable current digit (active-low) ===
	switch (seg)
 8000d62:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <TIM3_IRQHandler+0x1f0>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b05      	cmp	r3, #5
 8000d68:	d82f      	bhi.n	8000dca <TIM3_IRQHandler+0x1c6>
 8000d6a:	009a      	lsls	r2, r3, #2
 8000d6c:	4b24      	ldr	r3, [pc, #144]	@ (8000e00 <TIM3_IRQHandler+0x1fc>)
 8000d6e:	18d3      	adds	r3, r2, r3
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	469f      	mov	pc, r3
	{
		case 0: HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); break;
 8000d74:	4b1e      	ldr	r3, [pc, #120]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	2108      	movs	r1, #8
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f001 fa9a 	bl	80022b4 <HAL_GPIO_WritePin>
 8000d80:	e023      	b.n	8000dca <TIM3_IRQHandler+0x1c6>
		case 1: HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); break;
 8000d82:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	2110      	movs	r1, #16
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f001 fa93 	bl	80022b4 <HAL_GPIO_WritePin>
 8000d8e:	e01c      	b.n	8000dca <TIM3_IRQHandler+0x1c6>
		case 2: HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); break;
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	2120      	movs	r1, #32
 8000d96:	0018      	movs	r0, r3
 8000d98:	f001 fa8c 	bl	80022b4 <HAL_GPIO_WritePin>
 8000d9c:	e015      	b.n	8000dca <TIM3_IRQHandler+0x1c6>
		case 3: HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); break;
 8000d9e:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	2140      	movs	r1, #64	@ 0x40
 8000da4:	0018      	movs	r0, r3
 8000da6:	f001 fa85 	bl	80022b4 <HAL_GPIO_WritePin>
 8000daa:	e00e      	b.n	8000dca <TIM3_IRQHandler+0x1c6>
		case 4: HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); break;
 8000dac:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	2180      	movs	r1, #128	@ 0x80
 8000db2:	0018      	movs	r0, r3
 8000db4:	f001 fa7e 	bl	80022b4 <HAL_GPIO_WritePin>
 8000db8:	e007      	b.n	8000dca <TIM3_IRQHandler+0x1c6>
		case 5: HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); break;
 8000dba:	2380      	movs	r3, #128	@ 0x80
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	480c      	ldr	r0, [pc, #48]	@ (8000df0 <TIM3_IRQHandler+0x1ec>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	f001 fa76 	bl	80022b4 <HAL_GPIO_WritePin>
 8000dc8:	46c0      	nop			@ (mov r8, r8)
	}

	// === Advance to next digit ===
	seg = (seg + 1) % 6;
 8000dca:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <TIM3_IRQHandler+0x1f0>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	2106      	movs	r1, #6
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	f7ff fb04 	bl	80003e0 <__aeabi_idivmod>
 8000dd8:	000b      	movs	r3, r1
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	4b05      	ldr	r3, [pc, #20]	@ (8000df4 <TIM3_IRQHandler+0x1f0>)
 8000dde:	701a      	strb	r2, [r3, #0]

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000de0:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <TIM3_IRQHandler+0x200>)
 8000de2:	0018      	movs	r0, r3
 8000de4:	f002 fa5a 	bl	800329c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	b003      	add	sp, #12
 8000dee:	bd90      	pop	{r4, r7, pc}
 8000df0:	50000400 	.word	0x50000400
 8000df4:	200000fa 	.word	0x200000fa
 8000df8:	200000dc 	.word	0x200000dc
 8000dfc:	08004078 	.word	0x08004078
 8000e00:	08004084 	.word	0x08004084
 8000e04:	2000008c 	.word	0x2000008c

08000e08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e0c:	46c0      	nop			@ (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e14:	480d      	ldr	r0, [pc, #52]	@ (8000e4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e18:	f7ff fff6 	bl	8000e08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e1c:	480c      	ldr	r0, [pc, #48]	@ (8000e50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e1e:	490d      	ldr	r1, [pc, #52]	@ (8000e54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e20:	4a0d      	ldr	r2, [pc, #52]	@ (8000e58 <LoopForever+0xe>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e24:	e002      	b.n	8000e2c <LoopCopyDataInit>

08000e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2a:	3304      	adds	r3, #4

08000e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e30:	d3f9      	bcc.n	8000e26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e32:	4a0a      	ldr	r2, [pc, #40]	@ (8000e5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e34:	4c0a      	ldr	r4, [pc, #40]	@ (8000e60 <LoopForever+0x16>)
  movs r3, #0
 8000e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e38:	e001      	b.n	8000e3e <LoopFillZerobss>

08000e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e3c:	3204      	adds	r2, #4

08000e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e40:	d3fb      	bcc.n	8000e3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e42:	f003 f8e9 	bl	8004018 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e46:	f7ff fb61 	bl	800050c <main>

08000e4a <LoopForever>:

LoopForever:
  b LoopForever
 8000e4a:	e7fe      	b.n	8000e4a <LoopForever>
  ldr   r0, =_estack
 8000e4c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e54:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e58:	08004138 	.word	0x08004138
  ldr r2, =_sbss
 8000e5c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e60:	20000100 	.word	0x20000100

08000e64 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e64:	e7fe      	b.n	8000e64 <ADC1_IRQHandler>
	...

08000e68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e6e:	1dfb      	adds	r3, r7, #7
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ea4 <HAL_Init+0x3c>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea4 <HAL_Init+0x3c>)
 8000e7a:	2180      	movs	r1, #128	@ 0x80
 8000e7c:	0049      	lsls	r1, r1, #1
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e82:	2003      	movs	r0, #3
 8000e84:	f000 f810 	bl	8000ea8 <HAL_InitTick>
 8000e88:	1e03      	subs	r3, r0, #0
 8000e8a:	d003      	beq.n	8000e94 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e8c:	1dfb      	adds	r3, r7, #7
 8000e8e:	2201      	movs	r2, #1
 8000e90:	701a      	strb	r2, [r3, #0]
 8000e92:	e001      	b.n	8000e98 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e94:	f7ff fdf6 	bl	8000a84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e98:	1dfb      	adds	r3, r7, #7
 8000e9a:	781b      	ldrb	r3, [r3, #0]
}
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40022000 	.word	0x40022000

08000ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb0:	230f      	movs	r3, #15
 8000eb2:	18fb      	adds	r3, r7, r3
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f30 <HAL_InitTick+0x88>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d02b      	beq.n	8000f18 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ec0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f34 <HAL_InitTick+0x8c>)
 8000ec2:	681c      	ldr	r4, [r3, #0]
 8000ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f30 <HAL_InitTick+0x88>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	0019      	movs	r1, r3
 8000eca:	23fa      	movs	r3, #250	@ 0xfa
 8000ecc:	0098      	lsls	r0, r3, #2
 8000ece:	f7ff f917 	bl	8000100 <__udivsi3>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	0019      	movs	r1, r3
 8000ed6:	0020      	movs	r0, r4
 8000ed8:	f7ff f912 	bl	8000100 <__udivsi3>
 8000edc:	0003      	movs	r3, r0
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f001 f877 	bl	8001fd2 <HAL_SYSTICK_Config>
 8000ee4:	1e03      	subs	r3, r0, #0
 8000ee6:	d112      	bne.n	8000f0e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2b03      	cmp	r3, #3
 8000eec:	d80a      	bhi.n	8000f04 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eee:	6879      	ldr	r1, [r7, #4]
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	425b      	negs	r3, r3
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f001 f846 	bl	8001f88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000efc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <HAL_InitTick+0x90>)
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	e00d      	b.n	8000f20 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f04:	230f      	movs	r3, #15
 8000f06:	18fb      	adds	r3, r7, r3
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
 8000f0c:	e008      	b.n	8000f20 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f0e:	230f      	movs	r3, #15
 8000f10:	18fb      	adds	r3, r7, r3
 8000f12:	2201      	movs	r2, #1
 8000f14:	701a      	strb	r2, [r3, #0]
 8000f16:	e003      	b.n	8000f20 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f18:	230f      	movs	r3, #15
 8000f1a:	18fb      	adds	r3, r7, r3
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f20:	230f      	movs	r3, #15
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	781b      	ldrb	r3, [r3, #0]
}
 8000f26:	0018      	movs	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b005      	add	sp, #20
 8000f2c:	bd90      	pop	{r4, r7, pc}
 8000f2e:	46c0      	nop			@ (mov r8, r8)
 8000f30:	20000008 	.word	0x20000008
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20000004 	.word	0x20000004

08000f3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f40:	4b05      	ldr	r3, [pc, #20]	@ (8000f58 <HAL_IncTick+0x1c>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	001a      	movs	r2, r3
 8000f46:	4b05      	ldr	r3, [pc, #20]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	18d2      	adds	r2, r2, r3
 8000f4c:	4b03      	ldr	r3, [pc, #12]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f4e:	601a      	str	r2, [r3, #0]
}
 8000f50:	46c0      	nop			@ (mov r8, r8)
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	46c0      	nop			@ (mov r8, r8)
 8000f58:	20000008 	.word	0x20000008
 8000f5c:	200000fc 	.word	0x200000fc

08000f60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  return uwTick;
 8000f64:	4b02      	ldr	r3, [pc, #8]	@ (8000f70 <HAL_GetTick+0x10>)
 8000f66:	681b      	ldr	r3, [r3, #0]
}
 8000f68:	0018      	movs	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	200000fc 	.word	0x200000fc

08000f74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f7c:	f7ff fff0 	bl	8000f60 <HAL_GetTick>
 8000f80:	0003      	movs	r3, r0
 8000f82:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	d005      	beq.n	8000f9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <HAL_Delay+0x44>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	001a      	movs	r2, r3
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	189b      	adds	r3, r3, r2
 8000f98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	f7ff ffe0 	bl	8000f60 <HAL_GetTick>
 8000fa0:	0002      	movs	r2, r0
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d8f7      	bhi.n	8000f9c <HAL_Delay+0x28>
  {
  }
}
 8000fac:	46c0      	nop			@ (mov r8, r8)
 8000fae:	46c0      	nop			@ (mov r8, r8)
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b004      	add	sp, #16
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	20000008 	.word	0x20000008

08000fbc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a05      	ldr	r2, [pc, #20]	@ (8000fe0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000fcc:	401a      	ands	r2, r3
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	431a      	orrs	r2, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	601a      	str	r2, [r3, #0]
}
 8000fd6:	46c0      	nop			@ (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b002      	add	sp, #8
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	fe3fffff 	.word	0xfe3fffff

08000fe4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	23e0      	movs	r3, #224	@ 0xe0
 8000ff2:	045b      	lsls	r3, r3, #17
 8000ff4:	4013      	ands	r3, r2
}
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b002      	add	sp, #8
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b084      	sub	sp, #16
 8001002:	af00      	add	r7, sp, #0
 8001004:	60f8      	str	r0, [r7, #12]
 8001006:	60b9      	str	r1, [r7, #8]
 8001008:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	2104      	movs	r1, #4
 8001012:	400a      	ands	r2, r1
 8001014:	2107      	movs	r1, #7
 8001016:	4091      	lsls	r1, r2
 8001018:	000a      	movs	r2, r1
 800101a:	43d2      	mvns	r2, r2
 800101c:	401a      	ands	r2, r3
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	2104      	movs	r1, #4
 8001022:	400b      	ands	r3, r1
 8001024:	6879      	ldr	r1, [r7, #4]
 8001026:	4099      	lsls	r1, r3
 8001028:	000b      	movs	r3, r1
 800102a:	431a      	orrs	r2, r3
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001030:	46c0      	nop			@ (mov r8, r8)
 8001032:	46bd      	mov	sp, r7
 8001034:	b004      	add	sp, #16
 8001036:	bd80      	pop	{r7, pc}

08001038 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	695b      	ldr	r3, [r3, #20]
 8001046:	683a      	ldr	r2, [r7, #0]
 8001048:	2104      	movs	r1, #4
 800104a:	400a      	ands	r2, r1
 800104c:	2107      	movs	r1, #7
 800104e:	4091      	lsls	r1, r2
 8001050:	000a      	movs	r2, r1
 8001052:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	2104      	movs	r1, #4
 8001058:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800105a:	40da      	lsrs	r2, r3
 800105c:	0013      	movs	r3, r2
}
 800105e:	0018      	movs	r0, r3
 8001060:	46bd      	mov	sp, r7
 8001062:	b002      	add	sp, #8
 8001064:	bd80      	pop	{r7, pc}

08001066 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	68da      	ldr	r2, [r3, #12]
 8001072:	23c0      	movs	r3, #192	@ 0xc0
 8001074:	011b      	lsls	r3, r3, #4
 8001076:	4013      	ands	r3, r2
 8001078:	d101      	bne.n	800107e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800107a:	2301      	movs	r3, #1
 800107c:	e000      	b.n	8001080 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800107e:	2300      	movs	r3, #0
}
 8001080:	0018      	movs	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	b002      	add	sp, #8
 8001086:	bd80      	pop	{r7, pc}

08001088 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	60f8      	str	r0, [r7, #12]
 8001090:	60b9      	str	r1, [r7, #8]
 8001092:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001098:	68ba      	ldr	r2, [r7, #8]
 800109a:	211f      	movs	r1, #31
 800109c:	400a      	ands	r2, r1
 800109e:	210f      	movs	r1, #15
 80010a0:	4091      	lsls	r1, r2
 80010a2:	000a      	movs	r2, r1
 80010a4:	43d2      	mvns	r2, r2
 80010a6:	401a      	ands	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	0e9b      	lsrs	r3, r3, #26
 80010ac:	210f      	movs	r1, #15
 80010ae:	4019      	ands	r1, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	201f      	movs	r0, #31
 80010b4:	4003      	ands	r3, r0
 80010b6:	4099      	lsls	r1, r3
 80010b8:	000b      	movs	r3, r1
 80010ba:	431a      	orrs	r2, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80010c0:	46c0      	nop			@ (mov r8, r8)
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b004      	add	sp, #16
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	035b      	lsls	r3, r3, #13
 80010da:	0b5b      	lsrs	r3, r3, #13
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010e2:	46c0      	nop			@ (mov r8, r8)
 80010e4:	46bd      	mov	sp, r7
 80010e6:	b002      	add	sp, #8
 80010e8:	bd80      	pop	{r7, pc}

080010ea <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
 80010f2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	0352      	lsls	r2, r2, #13
 80010fc:	0b52      	lsrs	r2, r2, #13
 80010fe:	43d2      	mvns	r2, r2
 8001100:	401a      	ands	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	b002      	add	sp, #8
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	695b      	ldr	r3, [r3, #20]
 8001120:	68ba      	ldr	r2, [r7, #8]
 8001122:	0212      	lsls	r2, r2, #8
 8001124:	43d2      	mvns	r2, r2
 8001126:	401a      	ands	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	021b      	lsls	r3, r3, #8
 800112c:	6879      	ldr	r1, [r7, #4]
 800112e:	400b      	ands	r3, r1
 8001130:	4904      	ldr	r1, [pc, #16]	@ (8001144 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001132:	400b      	ands	r3, r1
 8001134:	431a      	orrs	r2, r3
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	46bd      	mov	sp, r7
 800113e:	b004      	add	sp, #16
 8001140:	bd80      	pop	{r7, pc}
 8001142:	46c0      	nop			@ (mov r8, r8)
 8001144:	07ffff00 	.word	0x07ffff00

08001148 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	4a05      	ldr	r2, [pc, #20]	@ (800116c <LL_ADC_EnableInternalRegulator+0x24>)
 8001156:	4013      	ands	r3, r2
 8001158:	2280      	movs	r2, #128	@ 0x80
 800115a:	0552      	lsls	r2, r2, #21
 800115c:	431a      	orrs	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	46bd      	mov	sp, r7
 8001166:	b002      	add	sp, #8
 8001168:	bd80      	pop	{r7, pc}
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	6fffffe8 	.word	0x6fffffe8

08001170 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	2380      	movs	r3, #128	@ 0x80
 800117e:	055b      	lsls	r3, r3, #21
 8001180:	401a      	ands	r2, r3
 8001182:	2380      	movs	r3, #128	@ 0x80
 8001184:	055b      	lsls	r3, r3, #21
 8001186:	429a      	cmp	r2, r3
 8001188:	d101      	bne.n	800118e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800118a:	2301      	movs	r3, #1
 800118c:	e000      	b.n	8001190 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800118e:	2300      	movs	r3, #0
}
 8001190:	0018      	movs	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	b002      	add	sp, #8
 8001196:	bd80      	pop	{r7, pc}

08001198 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	4a04      	ldr	r2, [pc, #16]	@ (80011b8 <LL_ADC_Enable+0x20>)
 80011a6:	4013      	ands	r3, r2
 80011a8:	2201      	movs	r2, #1
 80011aa:	431a      	orrs	r2, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80011b0:	46c0      	nop			@ (mov r8, r8)
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b002      	add	sp, #8
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	7fffffe8 	.word	0x7fffffe8

080011bc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	4a04      	ldr	r2, [pc, #16]	@ (80011dc <LL_ADC_Disable+0x20>)
 80011ca:	4013      	ands	r3, r2
 80011cc:	2202      	movs	r2, #2
 80011ce:	431a      	orrs	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80011d4:	46c0      	nop			@ (mov r8, r8)
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b002      	add	sp, #8
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	7fffffe8 	.word	0x7fffffe8

080011e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2201      	movs	r2, #1
 80011ee:	4013      	ands	r3, r2
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d101      	bne.n	80011f8 <LL_ADC_IsEnabled+0x18>
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <LL_ADC_IsEnabled+0x1a>
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	0018      	movs	r0, r3
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b002      	add	sp, #8
 8001200:	bd80      	pop	{r7, pc}

08001202 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b082      	sub	sp, #8
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	2202      	movs	r2, #2
 8001210:	4013      	ands	r3, r2
 8001212:	2b02      	cmp	r3, #2
 8001214:	d101      	bne.n	800121a <LL_ADC_IsDisableOngoing+0x18>
 8001216:	2301      	movs	r3, #1
 8001218:	e000      	b.n	800121c <LL_ADC_IsDisableOngoing+0x1a>
 800121a:	2300      	movs	r3, #0
}
 800121c:	0018      	movs	r0, r3
 800121e:	46bd      	mov	sp, r7
 8001220:	b002      	add	sp, #8
 8001222:	bd80      	pop	{r7, pc}

08001224 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <LL_ADC_REG_StartConversion+0x20>)
 8001232:	4013      	ands	r3, r2
 8001234:	2204      	movs	r2, #4
 8001236:	431a      	orrs	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800123c:	46c0      	nop			@ (mov r8, r8)
 800123e:	46bd      	mov	sp, r7
 8001240:	b002      	add	sp, #8
 8001242:	bd80      	pop	{r7, pc}
 8001244:	7fffffe8 	.word	0x7fffffe8

08001248 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <LL_ADC_REG_StopConversion+0x20>)
 8001256:	4013      	ands	r3, r2
 8001258:	2210      	movs	r2, #16
 800125a:	431a      	orrs	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001260:	46c0      	nop			@ (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	b002      	add	sp, #8
 8001266:	bd80      	pop	{r7, pc}
 8001268:	7fffffe8 	.word	0x7fffffe8

0800126c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	2204      	movs	r2, #4
 800127a:	4013      	ands	r3, r2
 800127c:	2b04      	cmp	r3, #4
 800127e:	d101      	bne.n	8001284 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001280:	2301      	movs	r3, #1
 8001282:	e000      	b.n	8001286 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001284:	2300      	movs	r3, #0
}
 8001286:	0018      	movs	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	b002      	add	sp, #8
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001298:	231f      	movs	r3, #31
 800129a:	18fb      	adds	r3, r7, r3
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e17f      	b.n	80015b6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10a      	bne.n	80012d4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	0018      	movs	r0, r3
 80012c2:	f7ff fc03 	bl	8000acc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2254      	movs	r2, #84	@ 0x54
 80012d0:	2100      	movs	r1, #0
 80012d2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	0018      	movs	r0, r3
 80012da:	f7ff ff49 	bl	8001170 <LL_ADC_IsInternalRegulatorEnabled>
 80012de:	1e03      	subs	r3, r0, #0
 80012e0:	d115      	bne.n	800130e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	0018      	movs	r0, r3
 80012e8:	f7ff ff2e 	bl	8001148 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012ec:	4bb4      	ldr	r3, [pc, #720]	@ (80015c0 <HAL_ADC_Init+0x330>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	49b4      	ldr	r1, [pc, #720]	@ (80015c4 <HAL_ADC_Init+0x334>)
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7fe ff04 	bl	8000100 <__udivsi3>
 80012f8:	0003      	movs	r3, r0
 80012fa:	3301      	adds	r3, #1
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001300:	e002      	b.n	8001308 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	3b01      	subs	r3, #1
 8001306:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d1f9      	bne.n	8001302 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	0018      	movs	r0, r3
 8001314:	f7ff ff2c 	bl	8001170 <LL_ADC_IsInternalRegulatorEnabled>
 8001318:	1e03      	subs	r3, r0, #0
 800131a:	d10f      	bne.n	800133c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001320:	2210      	movs	r2, #16
 8001322:	431a      	orrs	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800132c:	2201      	movs	r2, #1
 800132e:	431a      	orrs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001334:	231f      	movs	r3, #31
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	2201      	movs	r2, #1
 800133a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	0018      	movs	r0, r3
 8001342:	f7ff ff93 	bl	800126c <LL_ADC_REG_IsConversionOngoing>
 8001346:	0003      	movs	r3, r0
 8001348:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800134e:	2210      	movs	r2, #16
 8001350:	4013      	ands	r3, r2
 8001352:	d000      	beq.n	8001356 <HAL_ADC_Init+0xc6>
 8001354:	e122      	b.n	800159c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d000      	beq.n	800135e <HAL_ADC_Init+0xce>
 800135c:	e11e      	b.n	800159c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001362:	4a99      	ldr	r2, [pc, #612]	@ (80015c8 <HAL_ADC_Init+0x338>)
 8001364:	4013      	ands	r3, r2
 8001366:	2202      	movs	r2, #2
 8001368:	431a      	orrs	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	0018      	movs	r0, r3
 8001374:	f7ff ff34 	bl	80011e0 <LL_ADC_IsEnabled>
 8001378:	1e03      	subs	r3, r0, #0
 800137a:	d000      	beq.n	800137e <HAL_ADC_Init+0xee>
 800137c:	e0ad      	b.n	80014da <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	7e1b      	ldrb	r3, [r3, #24]
 8001386:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001388:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	7e5b      	ldrb	r3, [r3, #25]
 800138e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001390:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	7e9b      	ldrb	r3, [r3, #26]
 8001396:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001398:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <HAL_ADC_Init+0x118>
 80013a2:	2380      	movs	r3, #128	@ 0x80
 80013a4:	015b      	lsls	r3, r3, #5
 80013a6:	e000      	b.n	80013aa <HAL_ADC_Init+0x11a>
 80013a8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80013aa:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80013b0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	da04      	bge.n	80013c4 <HAL_ADC_Init+0x134>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	085b      	lsrs	r3, r3, #1
 80013c2:	e001      	b.n	80013c8 <HAL_ADC_Init+0x138>
 80013c4:	2380      	movs	r3, #128	@ 0x80
 80013c6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80013c8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	212c      	movs	r1, #44	@ 0x2c
 80013ce:	5c5b      	ldrb	r3, [r3, r1]
 80013d0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013d2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2220      	movs	r2, #32
 80013de:	5c9b      	ldrb	r3, [r3, r2]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d115      	bne.n	8001410 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	7e9b      	ldrb	r3, [r3, #26]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d105      	bne.n	80013f8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	2280      	movs	r2, #128	@ 0x80
 80013f0:	0252      	lsls	r2, r2, #9
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
 80013f6:	e00b      	b.n	8001410 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013fc:	2220      	movs	r2, #32
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001408:	2201      	movs	r2, #1
 800140a:	431a      	orrs	r2, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001414:	2b00      	cmp	r3, #0
 8001416:	d00a      	beq.n	800142e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800141c:	23e0      	movs	r3, #224	@ 0xe0
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001426:	4313      	orrs	r3, r2
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4a65      	ldr	r2, [pc, #404]	@ (80015cc <HAL_ADC_Init+0x33c>)
 8001436:	4013      	ands	r3, r2
 8001438:	0019      	movs	r1, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	430a      	orrs	r2, r1
 8001442:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	0f9b      	lsrs	r3, r3, #30
 800144a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001450:	4313      	orrs	r3, r2
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	4313      	orrs	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	223c      	movs	r2, #60	@ 0x3c
 800145c:	5c9b      	ldrb	r3, [r3, r2]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d111      	bne.n	8001486 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	0f9b      	lsrs	r3, r3, #30
 8001468:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800146e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001474:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800147a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	4313      	orrs	r3, r2
 8001480:	2201      	movs	r2, #1
 8001482:	4313      	orrs	r3, r2
 8001484:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	4a50      	ldr	r2, [pc, #320]	@ (80015d0 <HAL_ADC_Init+0x340>)
 800148e:	4013      	ands	r3, r2
 8001490:	0019      	movs	r1, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	430a      	orrs	r2, r1
 800149a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	23c0      	movs	r3, #192	@ 0xc0
 80014a2:	061b      	lsls	r3, r3, #24
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d018      	beq.n	80014da <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014ac:	2380      	movs	r3, #128	@ 0x80
 80014ae:	05db      	lsls	r3, r3, #23
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d012      	beq.n	80014da <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014b8:	2380      	movs	r3, #128	@ 0x80
 80014ba:	061b      	lsls	r3, r3, #24
 80014bc:	429a      	cmp	r2, r3
 80014be:	d00c      	beq.n	80014da <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80014c0:	4b44      	ldr	r3, [pc, #272]	@ (80015d4 <HAL_ADC_Init+0x344>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a44      	ldr	r2, [pc, #272]	@ (80015d8 <HAL_ADC_Init+0x348>)
 80014c6:	4013      	ands	r3, r2
 80014c8:	0019      	movs	r1, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	23f0      	movs	r3, #240	@ 0xf0
 80014d0:	039b      	lsls	r3, r3, #14
 80014d2:	401a      	ands	r2, r3
 80014d4:	4b3f      	ldr	r3, [pc, #252]	@ (80015d4 <HAL_ADC_Init+0x344>)
 80014d6:	430a      	orrs	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6818      	ldr	r0, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e2:	001a      	movs	r2, r3
 80014e4:	2100      	movs	r1, #0
 80014e6:	f7ff fd8a 	bl	8000ffe <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6818      	ldr	r0, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014f2:	493a      	ldr	r1, [pc, #232]	@ (80015dc <HAL_ADC_Init+0x34c>)
 80014f4:	001a      	movs	r2, r3
 80014f6:	f7ff fd82 	bl	8000ffe <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d109      	bne.n	8001516 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2110      	movs	r1, #16
 800150e:	4249      	negs	r1, r1
 8001510:	430a      	orrs	r2, r1
 8001512:	629a      	str	r2, [r3, #40]	@ 0x28
 8001514:	e018      	b.n	8001548 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	691a      	ldr	r2, [r3, #16]
 800151a:	2380      	movs	r3, #128	@ 0x80
 800151c:	039b      	lsls	r3, r3, #14
 800151e:	429a      	cmp	r2, r3
 8001520:	d112      	bne.n	8001548 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	3b01      	subs	r3, #1
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	221c      	movs	r2, #28
 8001532:	4013      	ands	r3, r2
 8001534:	2210      	movs	r2, #16
 8001536:	4252      	negs	r2, r2
 8001538:	409a      	lsls	r2, r3
 800153a:	0011      	movs	r1, r2
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2100      	movs	r1, #0
 800154e:	0018      	movs	r0, r3
 8001550:	f7ff fd72 	bl	8001038 <LL_ADC_GetSamplingTimeCommonChannels>
 8001554:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800155a:	429a      	cmp	r2, r3
 800155c:	d10b      	bne.n	8001576 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001568:	2203      	movs	r2, #3
 800156a:	4393      	bics	r3, r2
 800156c:	2201      	movs	r2, #1
 800156e:	431a      	orrs	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001574:	e01c      	b.n	80015b0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800157a:	2212      	movs	r2, #18
 800157c:	4393      	bics	r3, r2
 800157e:	2210      	movs	r2, #16
 8001580:	431a      	orrs	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800158a:	2201      	movs	r2, #1
 800158c:	431a      	orrs	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001592:	231f      	movs	r3, #31
 8001594:	18fb      	adds	r3, r7, r3
 8001596:	2201      	movs	r2, #1
 8001598:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800159a:	e009      	b.n	80015b0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a0:	2210      	movs	r2, #16
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80015a8:	231f      	movs	r3, #31
 80015aa:	18fb      	adds	r3, r7, r3
 80015ac:	2201      	movs	r2, #1
 80015ae:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80015b0:	231f      	movs	r3, #31
 80015b2:	18fb      	adds	r3, r7, r3
 80015b4:	781b      	ldrb	r3, [r3, #0]
}
 80015b6:	0018      	movs	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	b008      	add	sp, #32
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	46c0      	nop			@ (mov r8, r8)
 80015c0:	20000000 	.word	0x20000000
 80015c4:	00030d40 	.word	0x00030d40
 80015c8:	fffffefd 	.word	0xfffffefd
 80015cc:	ffde0201 	.word	0xffde0201
 80015d0:	1ffffc02 	.word	0x1ffffc02
 80015d4:	40012708 	.word	0x40012708
 80015d8:	ffc3ffff 	.word	0xffc3ffff
 80015dc:	07ffff04 	.word	0x07ffff04

080015e0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80015e0:	b5b0      	push	{r4, r5, r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	0018      	movs	r0, r3
 80015ee:	f7ff fe3d 	bl	800126c <LL_ADC_REG_IsConversionOngoing>
 80015f2:	1e03      	subs	r3, r0, #0
 80015f4:	d135      	bne.n	8001662 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2254      	movs	r2, #84	@ 0x54
 80015fa:	5c9b      	ldrb	r3, [r3, r2]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d101      	bne.n	8001604 <HAL_ADC_Start+0x24>
 8001600:	2302      	movs	r3, #2
 8001602:	e035      	b.n	8001670 <HAL_ADC_Start+0x90>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2254      	movs	r2, #84	@ 0x54
 8001608:	2101      	movs	r1, #1
 800160a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800160c:	250f      	movs	r5, #15
 800160e:	197c      	adds	r4, r7, r5
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	0018      	movs	r0, r3
 8001614:	f000 fb28 	bl	8001c68 <ADC_Enable>
 8001618:	0003      	movs	r3, r0
 800161a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800161c:	197b      	adds	r3, r7, r5
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d119      	bne.n	8001658 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001628:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <HAL_ADC_Start+0x98>)
 800162a:	4013      	ands	r3, r2
 800162c:	2280      	movs	r2, #128	@ 0x80
 800162e:	0052      	lsls	r2, r2, #1
 8001630:	431a      	orrs	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2200      	movs	r2, #0
 800163a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	221c      	movs	r2, #28
 8001642:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2254      	movs	r2, #84	@ 0x54
 8001648:	2100      	movs	r1, #0
 800164a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	0018      	movs	r0, r3
 8001652:	f7ff fde7 	bl	8001224 <LL_ADC_REG_StartConversion>
 8001656:	e008      	b.n	800166a <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2254      	movs	r2, #84	@ 0x54
 800165c:	2100      	movs	r1, #0
 800165e:	5499      	strb	r1, [r3, r2]
 8001660:	e003      	b.n	800166a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001662:	230f      	movs	r3, #15
 8001664:	18fb      	adds	r3, r7, r3
 8001666:	2202      	movs	r2, #2
 8001668:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800166a:	230f      	movs	r3, #15
 800166c:	18fb      	adds	r3, r7, r3
 800166e:	781b      	ldrb	r3, [r3, #0]
}
 8001670:	0018      	movs	r0, r3
 8001672:	46bd      	mov	sp, r7
 8001674:	b004      	add	sp, #16
 8001676:	bdb0      	pop	{r4, r5, r7, pc}
 8001678:	fffff0fe 	.word	0xfffff0fe

0800167c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800167c:	b5b0      	push	{r4, r5, r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2254      	movs	r2, #84	@ 0x54
 8001688:	5c9b      	ldrb	r3, [r3, r2]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d101      	bne.n	8001692 <HAL_ADC_Stop+0x16>
 800168e:	2302      	movs	r3, #2
 8001690:	e029      	b.n	80016e6 <HAL_ADC_Stop+0x6a>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2254      	movs	r2, #84	@ 0x54
 8001696:	2101      	movs	r1, #1
 8001698:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800169a:	250f      	movs	r5, #15
 800169c:	197c      	adds	r4, r7, r5
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	0018      	movs	r0, r3
 80016a2:	f000 fa9f 	bl	8001be4 <ADC_ConversionStop>
 80016a6:	0003      	movs	r3, r0
 80016a8:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80016aa:	197b      	adds	r3, r7, r5
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d112      	bne.n	80016d8 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80016b2:	197c      	adds	r4, r7, r5
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	0018      	movs	r0, r3
 80016b8:	f000 fb5c 	bl	8001d74 <ADC_Disable>
 80016bc:	0003      	movs	r3, r0
 80016be:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80016c0:	197b      	adds	r3, r7, r5
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d107      	bne.n	80016d8 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016cc:	4a08      	ldr	r2, [pc, #32]	@ (80016f0 <HAL_ADC_Stop+0x74>)
 80016ce:	4013      	ands	r3, r2
 80016d0:	2201      	movs	r2, #1
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2254      	movs	r2, #84	@ 0x54
 80016dc:	2100      	movs	r1, #0
 80016de:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80016e0:	230f      	movs	r3, #15
 80016e2:	18fb      	adds	r3, r7, r3
 80016e4:	781b      	ldrb	r3, [r3, #0]
}
 80016e6:	0018      	movs	r0, r3
 80016e8:	46bd      	mov	sp, r7
 80016ea:	b004      	add	sp, #16
 80016ec:	bdb0      	pop	{r4, r5, r7, pc}
 80016ee:	46c0      	nop			@ (mov r8, r8)
 80016f0:	fffffefe 	.word	0xfffffefe

080016f4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	695b      	ldr	r3, [r3, #20]
 8001702:	2b08      	cmp	r3, #8
 8001704:	d102      	bne.n	800170c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001706:	2308      	movs	r3, #8
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	e00f      	b.n	800172c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	2201      	movs	r2, #1
 8001714:	4013      	ands	r3, r2
 8001716:	d007      	beq.n	8001728 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800171c:	2220      	movs	r2, #32
 800171e:	431a      	orrs	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e072      	b.n	800180e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001728:	2304      	movs	r3, #4
 800172a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800172c:	f7ff fc18 	bl	8000f60 <HAL_GetTick>
 8001730:	0003      	movs	r3, r0
 8001732:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001734:	e01f      	b.n	8001776 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	d01c      	beq.n	8001776 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800173c:	f7ff fc10 	bl	8000f60 <HAL_GetTick>
 8001740:	0002      	movs	r2, r0
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d302      	bcc.n	8001752 <HAL_ADC_PollForConversion+0x5e>
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d111      	bne.n	8001776 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	4013      	ands	r3, r2
 800175c:	d10b      	bne.n	8001776 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001762:	2204      	movs	r2, #4
 8001764:	431a      	orrs	r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2254      	movs	r2, #84	@ 0x54
 800176e:	2100      	movs	r1, #0
 8001770:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e04b      	b.n	800180e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	4013      	ands	r3, r2
 8001780:	d0d9      	beq.n	8001736 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001786:	2280      	movs	r2, #128	@ 0x80
 8001788:	0092      	lsls	r2, r2, #2
 800178a:	431a      	orrs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	0018      	movs	r0, r3
 8001796:	f7ff fc66 	bl	8001066 <LL_ADC_REG_IsTriggerSourceSWStart>
 800179a:	1e03      	subs	r3, r0, #0
 800179c:	d02e      	beq.n	80017fc <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	7e9b      	ldrb	r3, [r3, #26]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d12a      	bne.n	80017fc <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2208      	movs	r2, #8
 80017ae:	4013      	ands	r3, r2
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d123      	bne.n	80017fc <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	0018      	movs	r0, r3
 80017ba:	f7ff fd57 	bl	800126c <LL_ADC_REG_IsConversionOngoing>
 80017be:	1e03      	subs	r3, r0, #0
 80017c0:	d110      	bne.n	80017e4 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	210c      	movs	r1, #12
 80017ce:	438a      	bics	r2, r1
 80017d0:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d6:	4a10      	ldr	r2, [pc, #64]	@ (8001818 <HAL_ADC_PollForConversion+0x124>)
 80017d8:	4013      	ands	r3, r2
 80017da:	2201      	movs	r2, #1
 80017dc:	431a      	orrs	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80017e2:	e00b      	b.n	80017fc <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e8:	2220      	movs	r2, #32
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f4:	2201      	movs	r2, #1
 80017f6:	431a      	orrs	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	7e1b      	ldrb	r3, [r3, #24]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d103      	bne.n	800180c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	220c      	movs	r2, #12
 800180a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	0018      	movs	r0, r3
 8001810:	46bd      	mov	sp, r7
 8001812:	b004      	add	sp, #16
 8001814:	bd80      	pop	{r7, pc}
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	fffffefe 	.word	0xfffffefe

0800181c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800182a:	0018      	movs	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	b002      	add	sp, #8
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b086      	sub	sp, #24
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800183e:	2317      	movs	r3, #23
 8001840:	18fb      	adds	r3, r7, r3
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2254      	movs	r2, #84	@ 0x54
 800184e:	5c9b      	ldrb	r3, [r3, r2]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d101      	bne.n	8001858 <HAL_ADC_ConfigChannel+0x24>
 8001854:	2302      	movs	r3, #2
 8001856:	e1c0      	b.n	8001bda <HAL_ADC_ConfigChannel+0x3a6>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2254      	movs	r2, #84	@ 0x54
 800185c:	2101      	movs	r1, #1
 800185e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	0018      	movs	r0, r3
 8001866:	f7ff fd01 	bl	800126c <LL_ADC_REG_IsConversionOngoing>
 800186a:	1e03      	subs	r3, r0, #0
 800186c:	d000      	beq.n	8001870 <HAL_ADC_ConfigChannel+0x3c>
 800186e:	e1a3      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2b02      	cmp	r3, #2
 8001876:	d100      	bne.n	800187a <HAL_ADC_ConfigChannel+0x46>
 8001878:	e143      	b.n	8001b02 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691a      	ldr	r2, [r3, #16]
 800187e:	2380      	movs	r3, #128	@ 0x80
 8001880:	061b      	lsls	r3, r3, #24
 8001882:	429a      	cmp	r2, r3
 8001884:	d004      	beq.n	8001890 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800188a:	4ac1      	ldr	r2, [pc, #772]	@ (8001b90 <HAL_ADC_ConfigChannel+0x35c>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d108      	bne.n	80018a2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	0019      	movs	r1, r3
 800189a:	0010      	movs	r0, r2
 800189c:	f7ff fc14 	bl	80010c8 <LL_ADC_REG_SetSequencerChAdd>
 80018a0:	e0c9      	b.n	8001a36 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	211f      	movs	r1, #31
 80018ac:	400b      	ands	r3, r1
 80018ae:	210f      	movs	r1, #15
 80018b0:	4099      	lsls	r1, r3
 80018b2:	000b      	movs	r3, r1
 80018b4:	43db      	mvns	r3, r3
 80018b6:	4013      	ands	r3, r2
 80018b8:	0019      	movs	r1, r3
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	035b      	lsls	r3, r3, #13
 80018c0:	0b5b      	lsrs	r3, r3, #13
 80018c2:	d105      	bne.n	80018d0 <HAL_ADC_ConfigChannel+0x9c>
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	0e9b      	lsrs	r3, r3, #26
 80018ca:	221f      	movs	r2, #31
 80018cc:	4013      	ands	r3, r2
 80018ce:	e098      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2201      	movs	r2, #1
 80018d6:	4013      	ands	r3, r2
 80018d8:	d000      	beq.n	80018dc <HAL_ADC_ConfigChannel+0xa8>
 80018da:	e091      	b.n	8001a00 <HAL_ADC_ConfigChannel+0x1cc>
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2202      	movs	r2, #2
 80018e2:	4013      	ands	r3, r2
 80018e4:	d000      	beq.n	80018e8 <HAL_ADC_ConfigChannel+0xb4>
 80018e6:	e089      	b.n	80019fc <HAL_ADC_ConfigChannel+0x1c8>
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2204      	movs	r2, #4
 80018ee:	4013      	ands	r3, r2
 80018f0:	d000      	beq.n	80018f4 <HAL_ADC_ConfigChannel+0xc0>
 80018f2:	e081      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x1c4>
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2208      	movs	r2, #8
 80018fa:	4013      	ands	r3, r2
 80018fc:	d000      	beq.n	8001900 <HAL_ADC_ConfigChannel+0xcc>
 80018fe:	e079      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1c0>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2210      	movs	r2, #16
 8001906:	4013      	ands	r3, r2
 8001908:	d000      	beq.n	800190c <HAL_ADC_ConfigChannel+0xd8>
 800190a:	e071      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x1bc>
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2220      	movs	r2, #32
 8001912:	4013      	ands	r3, r2
 8001914:	d000      	beq.n	8001918 <HAL_ADC_ConfigChannel+0xe4>
 8001916:	e069      	b.n	80019ec <HAL_ADC_ConfigChannel+0x1b8>
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2240      	movs	r2, #64	@ 0x40
 800191e:	4013      	ands	r3, r2
 8001920:	d000      	beq.n	8001924 <HAL_ADC_ConfigChannel+0xf0>
 8001922:	e061      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x1b4>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2280      	movs	r2, #128	@ 0x80
 800192a:	4013      	ands	r3, r2
 800192c:	d000      	beq.n	8001930 <HAL_ADC_ConfigChannel+0xfc>
 800192e:	e059      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x1b0>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2380      	movs	r3, #128	@ 0x80
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4013      	ands	r3, r2
 800193a:	d151      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x1ac>
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	2380      	movs	r3, #128	@ 0x80
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	4013      	ands	r3, r2
 8001946:	d149      	bne.n	80019dc <HAL_ADC_ConfigChannel+0x1a8>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	2380      	movs	r3, #128	@ 0x80
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	4013      	ands	r3, r2
 8001952:	d141      	bne.n	80019d8 <HAL_ADC_ConfigChannel+0x1a4>
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	2380      	movs	r3, #128	@ 0x80
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	4013      	ands	r3, r2
 800195e:	d139      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x1a0>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	2380      	movs	r3, #128	@ 0x80
 8001966:	015b      	lsls	r3, r3, #5
 8001968:	4013      	ands	r3, r2
 800196a:	d131      	bne.n	80019d0 <HAL_ADC_ConfigChannel+0x19c>
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2380      	movs	r3, #128	@ 0x80
 8001972:	019b      	lsls	r3, r3, #6
 8001974:	4013      	ands	r3, r2
 8001976:	d129      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x198>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	2380      	movs	r3, #128	@ 0x80
 800197e:	01db      	lsls	r3, r3, #7
 8001980:	4013      	ands	r3, r2
 8001982:	d121      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x194>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	2380      	movs	r3, #128	@ 0x80
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	4013      	ands	r3, r2
 800198e:	d119      	bne.n	80019c4 <HAL_ADC_ConfigChannel+0x190>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	2380      	movs	r3, #128	@ 0x80
 8001996:	025b      	lsls	r3, r3, #9
 8001998:	4013      	ands	r3, r2
 800199a:	d111      	bne.n	80019c0 <HAL_ADC_ConfigChannel+0x18c>
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	2380      	movs	r3, #128	@ 0x80
 80019a2:	029b      	lsls	r3, r3, #10
 80019a4:	4013      	ands	r3, r2
 80019a6:	d109      	bne.n	80019bc <HAL_ADC_ConfigChannel+0x188>
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	2380      	movs	r3, #128	@ 0x80
 80019ae:	02db      	lsls	r3, r3, #11
 80019b0:	4013      	ands	r3, r2
 80019b2:	d001      	beq.n	80019b8 <HAL_ADC_ConfigChannel+0x184>
 80019b4:	2312      	movs	r3, #18
 80019b6:	e024      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019b8:	2300      	movs	r3, #0
 80019ba:	e022      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019bc:	2311      	movs	r3, #17
 80019be:	e020      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019c0:	2310      	movs	r3, #16
 80019c2:	e01e      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019c4:	230f      	movs	r3, #15
 80019c6:	e01c      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019c8:	230e      	movs	r3, #14
 80019ca:	e01a      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019cc:	230d      	movs	r3, #13
 80019ce:	e018      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019d0:	230c      	movs	r3, #12
 80019d2:	e016      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019d4:	230b      	movs	r3, #11
 80019d6:	e014      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019d8:	230a      	movs	r3, #10
 80019da:	e012      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019dc:	2309      	movs	r3, #9
 80019de:	e010      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019e0:	2308      	movs	r3, #8
 80019e2:	e00e      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019e4:	2307      	movs	r3, #7
 80019e6:	e00c      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019e8:	2306      	movs	r3, #6
 80019ea:	e00a      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019ec:	2305      	movs	r3, #5
 80019ee:	e008      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019f0:	2304      	movs	r3, #4
 80019f2:	e006      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019f4:	2303      	movs	r3, #3
 80019f6:	e004      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019f8:	2302      	movs	r3, #2
 80019fa:	e002      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 80019fc:	2301      	movs	r3, #1
 80019fe:	e000      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1ce>
 8001a00:	2300      	movs	r3, #0
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	6852      	ldr	r2, [r2, #4]
 8001a06:	201f      	movs	r0, #31
 8001a08:	4002      	ands	r2, r0
 8001a0a:	4093      	lsls	r3, r2
 8001a0c:	000a      	movs	r2, r1
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	089b      	lsrs	r3, r3, #2
 8001a1a:	1c5a      	adds	r2, r3, #1
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d808      	bhi.n	8001a36 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6818      	ldr	r0, [r3, #0]
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	6859      	ldr	r1, [r3, #4]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	001a      	movs	r2, r3
 8001a32:	f7ff fb29 	bl	8001088 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6818      	ldr	r0, [r3, #0]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	6819      	ldr	r1, [r3, #0]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	001a      	movs	r2, r3
 8001a44:	f7ff fb64 	bl	8001110 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	db00      	blt.n	8001a52 <HAL_ADC_ConfigChannel+0x21e>
 8001a50:	e0bc      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a52:	4b50      	ldr	r3, [pc, #320]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001a54:	0018      	movs	r0, r3
 8001a56:	f7ff fac5 	bl	8000fe4 <LL_ADC_GetCommonPathInternalCh>
 8001a5a:	0003      	movs	r3, r0
 8001a5c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a4d      	ldr	r2, [pc, #308]	@ (8001b98 <HAL_ADC_ConfigChannel+0x364>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d122      	bne.n	8001aae <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001a68:	693a      	ldr	r2, [r7, #16]
 8001a6a:	2380      	movs	r3, #128	@ 0x80
 8001a6c:	041b      	lsls	r3, r3, #16
 8001a6e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a70:	d11d      	bne.n	8001aae <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	2280      	movs	r2, #128	@ 0x80
 8001a76:	0412      	lsls	r2, r2, #16
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	4a46      	ldr	r2, [pc, #280]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001a7c:	0019      	movs	r1, r3
 8001a7e:	0010      	movs	r0, r2
 8001a80:	f7ff fa9c 	bl	8000fbc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a84:	4b45      	ldr	r3, [pc, #276]	@ (8001b9c <HAL_ADC_ConfigChannel+0x368>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4945      	ldr	r1, [pc, #276]	@ (8001ba0 <HAL_ADC_ConfigChannel+0x36c>)
 8001a8a:	0018      	movs	r0, r3
 8001a8c:	f7fe fb38 	bl	8000100 <__udivsi3>
 8001a90:	0003      	movs	r3, r0
 8001a92:	1c5a      	adds	r2, r3, #1
 8001a94:	0013      	movs	r3, r2
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	189b      	adds	r3, r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a9e:	e002      	b.n	8001aa6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f9      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001aac:	e08e      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a3c      	ldr	r2, [pc, #240]	@ (8001ba4 <HAL_ADC_ConfigChannel+0x370>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d10e      	bne.n	8001ad6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	2380      	movs	r3, #128	@ 0x80
 8001abc:	045b      	lsls	r3, r3, #17
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d109      	bne.n	8001ad6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2280      	movs	r2, #128	@ 0x80
 8001ac6:	0452      	lsls	r2, r2, #17
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	4a32      	ldr	r2, [pc, #200]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001acc:	0019      	movs	r1, r3
 8001ace:	0010      	movs	r0, r2
 8001ad0:	f7ff fa74 	bl	8000fbc <LL_ADC_SetCommonPathInternalCh>
 8001ad4:	e07a      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a33      	ldr	r2, [pc, #204]	@ (8001ba8 <HAL_ADC_ConfigChannel+0x374>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d000      	beq.n	8001ae2 <HAL_ADC_ConfigChannel+0x2ae>
 8001ae0:	e074      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	2380      	movs	r3, #128	@ 0x80
 8001ae6:	03db      	lsls	r3, r3, #15
 8001ae8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001aea:	d000      	beq.n	8001aee <HAL_ADC_ConfigChannel+0x2ba>
 8001aec:	e06e      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	2280      	movs	r2, #128	@ 0x80
 8001af2:	03d2      	lsls	r2, r2, #15
 8001af4:	4313      	orrs	r3, r2
 8001af6:	4a27      	ldr	r2, [pc, #156]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001af8:	0019      	movs	r1, r3
 8001afa:	0010      	movs	r0, r2
 8001afc:	f7ff fa5e 	bl	8000fbc <LL_ADC_SetCommonPathInternalCh>
 8001b00:	e064      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691a      	ldr	r2, [r3, #16]
 8001b06:	2380      	movs	r3, #128	@ 0x80
 8001b08:	061b      	lsls	r3, r3, #24
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d004      	beq.n	8001b18 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b12:	4a1f      	ldr	r2, [pc, #124]	@ (8001b90 <HAL_ADC_ConfigChannel+0x35c>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d107      	bne.n	8001b28 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	0019      	movs	r1, r3
 8001b22:	0010      	movs	r0, r2
 8001b24:	f7ff fae1 	bl	80010ea <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	da4d      	bge.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b30:	4b18      	ldr	r3, [pc, #96]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001b32:	0018      	movs	r0, r3
 8001b34:	f7ff fa56 	bl	8000fe4 <LL_ADC_GetCommonPathInternalCh>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a15      	ldr	r2, [pc, #84]	@ (8001b98 <HAL_ADC_ConfigChannel+0x364>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d108      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4a18      	ldr	r2, [pc, #96]	@ (8001bac <HAL_ADC_ConfigChannel+0x378>)
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	4a11      	ldr	r2, [pc, #68]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001b4e:	0019      	movs	r1, r3
 8001b50:	0010      	movs	r0, r2
 8001b52:	f7ff fa33 	bl	8000fbc <LL_ADC_SetCommonPathInternalCh>
 8001b56:	e039      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a11      	ldr	r2, [pc, #68]	@ (8001ba4 <HAL_ADC_ConfigChannel+0x370>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d108      	bne.n	8001b74 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	4a12      	ldr	r2, [pc, #72]	@ (8001bb0 <HAL_ADC_ConfigChannel+0x37c>)
 8001b66:	4013      	ands	r3, r2
 8001b68:	4a0a      	ldr	r2, [pc, #40]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001b6a:	0019      	movs	r1, r3
 8001b6c:	0010      	movs	r0, r2
 8001b6e:	f7ff fa25 	bl	8000fbc <LL_ADC_SetCommonPathInternalCh>
 8001b72:	e02b      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba8 <HAL_ADC_ConfigChannel+0x374>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d126      	bne.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	4a0c      	ldr	r2, [pc, #48]	@ (8001bb4 <HAL_ADC_ConfigChannel+0x380>)
 8001b82:	4013      	ands	r3, r2
 8001b84:	4a03      	ldr	r2, [pc, #12]	@ (8001b94 <HAL_ADC_ConfigChannel+0x360>)
 8001b86:	0019      	movs	r1, r3
 8001b88:	0010      	movs	r0, r2
 8001b8a:	f7ff fa17 	bl	8000fbc <LL_ADC_SetCommonPathInternalCh>
 8001b8e:	e01d      	b.n	8001bcc <HAL_ADC_ConfigChannel+0x398>
 8001b90:	80000004 	.word	0x80000004
 8001b94:	40012708 	.word	0x40012708
 8001b98:	b0001000 	.word	0xb0001000
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	00030d40 	.word	0x00030d40
 8001ba4:	b8004000 	.word	0xb8004000
 8001ba8:	b4002000 	.word	0xb4002000
 8001bac:	ff7fffff 	.word	0xff7fffff
 8001bb0:	feffffff 	.word	0xfeffffff
 8001bb4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbc:	2220      	movs	r2, #32
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001bc4:	2317      	movs	r3, #23
 8001bc6:	18fb      	adds	r3, r7, r3
 8001bc8:	2201      	movs	r2, #1
 8001bca:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2254      	movs	r2, #84	@ 0x54
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001bd4:	2317      	movs	r3, #23
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	781b      	ldrb	r3, [r3, #0]
}
 8001bda:	0018      	movs	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	b006      	add	sp, #24
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	46c0      	nop			@ (mov r8, r8)

08001be4 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	f7ff fb3b 	bl	800126c <LL_ADC_REG_IsConversionOngoing>
 8001bf6:	1e03      	subs	r3, r0, #0
 8001bf8:	d031      	beq.n	8001c5e <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	0018      	movs	r0, r3
 8001c00:	f7ff faff 	bl	8001202 <LL_ADC_IsDisableOngoing>
 8001c04:	1e03      	subs	r3, r0, #0
 8001c06:	d104      	bne.n	8001c12 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f7ff fb1b 	bl	8001248 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c12:	f7ff f9a5 	bl	8000f60 <HAL_GetTick>
 8001c16:	0003      	movs	r3, r0
 8001c18:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001c1a:	e01a      	b.n	8001c52 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001c1c:	f7ff f9a0 	bl	8000f60 <HAL_GetTick>
 8001c20:	0002      	movs	r2, r0
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d913      	bls.n	8001c52 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2204      	movs	r2, #4
 8001c32:	4013      	ands	r3, r2
 8001c34:	d00d      	beq.n	8001c52 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3a:	2210      	movs	r2, #16
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c46:	2201      	movs	r2, #1
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e006      	b.n	8001c60 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2204      	movs	r2, #4
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d1de      	bne.n	8001c1c <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	0018      	movs	r0, r3
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b004      	add	sp, #16
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f7ff fab1 	bl	80011e0 <LL_ADC_IsEnabled>
 8001c7e:	1e03      	subs	r3, r0, #0
 8001c80:	d000      	beq.n	8001c84 <ADC_Enable+0x1c>
 8001c82:	e069      	b.n	8001d58 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	4a36      	ldr	r2, [pc, #216]	@ (8001d64 <ADC_Enable+0xfc>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d00d      	beq.n	8001cac <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c94:	2210      	movs	r2, #16
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	431a      	orrs	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e056      	b.n	8001d5a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f7ff fa71 	bl	8001198 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001cb6:	4b2c      	ldr	r3, [pc, #176]	@ (8001d68 <ADC_Enable+0x100>)
 8001cb8:	0018      	movs	r0, r3
 8001cba:	f7ff f993 	bl	8000fe4 <LL_ADC_GetCommonPathInternalCh>
 8001cbe:	0002      	movs	r2, r0
 8001cc0:	2380      	movs	r3, #128	@ 0x80
 8001cc2:	041b      	lsls	r3, r3, #16
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d00f      	beq.n	8001ce8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cc8:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <ADC_Enable+0x104>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4928      	ldr	r1, [pc, #160]	@ (8001d70 <ADC_Enable+0x108>)
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f7fe fa16 	bl	8000100 <__udivsi3>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001cd8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001cda:	e002      	b.n	8001ce2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d1f9      	bne.n	8001cdc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	7e5b      	ldrb	r3, [r3, #25]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d033      	beq.n	8001d58 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001cf0:	f7ff f936 	bl	8000f60 <HAL_GetTick>
 8001cf4:	0003      	movs	r3, r0
 8001cf6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cf8:	e027      	b.n	8001d4a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f7ff fa6e 	bl	80011e0 <LL_ADC_IsEnabled>
 8001d04:	1e03      	subs	r3, r0, #0
 8001d06:	d104      	bne.n	8001d12 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	f7ff fa43 	bl	8001198 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d12:	f7ff f925 	bl	8000f60 <HAL_GetTick>
 8001d16:	0002      	movs	r2, r0
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d914      	bls.n	8001d4a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2201      	movs	r2, #1
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d00d      	beq.n	8001d4a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d32:	2210      	movs	r2, #16
 8001d34:	431a      	orrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d3e:	2201      	movs	r2, #1
 8001d40:	431a      	orrs	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e007      	b.n	8001d5a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2201      	movs	r2, #1
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d1d0      	bne.n	8001cfa <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	0018      	movs	r0, r3
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	b004      	add	sp, #16
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	46c0      	nop			@ (mov r8, r8)
 8001d64:	80000017 	.word	0x80000017
 8001d68:	40012708 	.word	0x40012708
 8001d6c:	20000000 	.word	0x20000000
 8001d70:	00030d40 	.word	0x00030d40

08001d74 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	0018      	movs	r0, r3
 8001d82:	f7ff fa3e 	bl	8001202 <LL_ADC_IsDisableOngoing>
 8001d86:	0003      	movs	r3, r0
 8001d88:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	0018      	movs	r0, r3
 8001d90:	f7ff fa26 	bl	80011e0 <LL_ADC_IsEnabled>
 8001d94:	1e03      	subs	r3, r0, #0
 8001d96:	d046      	beq.n	8001e26 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d143      	bne.n	8001e26 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	2205      	movs	r2, #5
 8001da6:	4013      	ands	r3, r2
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d10d      	bne.n	8001dc8 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	0018      	movs	r0, r3
 8001db2:	f7ff fa03 	bl	80011bc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2203      	movs	r2, #3
 8001dbc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001dbe:	f7ff f8cf 	bl	8000f60 <HAL_GetTick>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001dc6:	e028      	b.n	8001e1a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dcc:	2210      	movs	r2, #16
 8001dce:	431a      	orrs	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd8:	2201      	movs	r2, #1
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e021      	b.n	8001e28 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001de4:	f7ff f8bc 	bl	8000f60 <HAL_GetTick>
 8001de8:	0002      	movs	r2, r0
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d913      	bls.n	8001e1a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d00d      	beq.n	8001e1a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e02:	2210      	movs	r2, #16
 8001e04:	431a      	orrs	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e0e:	2201      	movs	r2, #1
 8001e10:	431a      	orrs	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e006      	b.n	8001e28 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	2201      	movs	r2, #1
 8001e22:	4013      	ands	r3, r2
 8001e24:	d1de      	bne.n	8001de4 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	0018      	movs	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	b004      	add	sp, #16
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	0002      	movs	r2, r0
 8001e38:	1dfb      	adds	r3, r7, #7
 8001e3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e3c:	1dfb      	adds	r3, r7, #7
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e42:	d809      	bhi.n	8001e58 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e44:	1dfb      	adds	r3, r7, #7
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	001a      	movs	r2, r3
 8001e4a:	231f      	movs	r3, #31
 8001e4c:	401a      	ands	r2, r3
 8001e4e:	4b04      	ldr	r3, [pc, #16]	@ (8001e60 <__NVIC_EnableIRQ+0x30>)
 8001e50:	2101      	movs	r1, #1
 8001e52:	4091      	lsls	r1, r2
 8001e54:	000a      	movs	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001e58:	46c0      	nop			@ (mov r8, r8)
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	b002      	add	sp, #8
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	e000e100 	.word	0xe000e100

08001e64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e64:	b590      	push	{r4, r7, lr}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	6039      	str	r1, [r7, #0]
 8001e6e:	1dfb      	adds	r3, r7, #7
 8001e70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e72:	1dfb      	adds	r3, r7, #7
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e78:	d828      	bhi.n	8001ecc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e7a:	4a2f      	ldr	r2, [pc, #188]	@ (8001f38 <__NVIC_SetPriority+0xd4>)
 8001e7c:	1dfb      	adds	r3, r7, #7
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b25b      	sxtb	r3, r3
 8001e82:	089b      	lsrs	r3, r3, #2
 8001e84:	33c0      	adds	r3, #192	@ 0xc0
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	589b      	ldr	r3, [r3, r2]
 8001e8a:	1dfa      	adds	r2, r7, #7
 8001e8c:	7812      	ldrb	r2, [r2, #0]
 8001e8e:	0011      	movs	r1, r2
 8001e90:	2203      	movs	r2, #3
 8001e92:	400a      	ands	r2, r1
 8001e94:	00d2      	lsls	r2, r2, #3
 8001e96:	21ff      	movs	r1, #255	@ 0xff
 8001e98:	4091      	lsls	r1, r2
 8001e9a:	000a      	movs	r2, r1
 8001e9c:	43d2      	mvns	r2, r2
 8001e9e:	401a      	ands	r2, r3
 8001ea0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	019b      	lsls	r3, r3, #6
 8001ea6:	22ff      	movs	r2, #255	@ 0xff
 8001ea8:	401a      	ands	r2, r3
 8001eaa:	1dfb      	adds	r3, r7, #7
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	0018      	movs	r0, r3
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	4003      	ands	r3, r0
 8001eb4:	00db      	lsls	r3, r3, #3
 8001eb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eb8:	481f      	ldr	r0, [pc, #124]	@ (8001f38 <__NVIC_SetPriority+0xd4>)
 8001eba:	1dfb      	adds	r3, r7, #7
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b25b      	sxtb	r3, r3
 8001ec0:	089b      	lsrs	r3, r3, #2
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	33c0      	adds	r3, #192	@ 0xc0
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001eca:	e031      	b.n	8001f30 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f3c <__NVIC_SetPriority+0xd8>)
 8001ece:	1dfb      	adds	r3, r7, #7
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	0019      	movs	r1, r3
 8001ed4:	230f      	movs	r3, #15
 8001ed6:	400b      	ands	r3, r1
 8001ed8:	3b08      	subs	r3, #8
 8001eda:	089b      	lsrs	r3, r3, #2
 8001edc:	3306      	adds	r3, #6
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	18d3      	adds	r3, r2, r3
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	1dfa      	adds	r2, r7, #7
 8001ee8:	7812      	ldrb	r2, [r2, #0]
 8001eea:	0011      	movs	r1, r2
 8001eec:	2203      	movs	r2, #3
 8001eee:	400a      	ands	r2, r1
 8001ef0:	00d2      	lsls	r2, r2, #3
 8001ef2:	21ff      	movs	r1, #255	@ 0xff
 8001ef4:	4091      	lsls	r1, r2
 8001ef6:	000a      	movs	r2, r1
 8001ef8:	43d2      	mvns	r2, r2
 8001efa:	401a      	ands	r2, r3
 8001efc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	019b      	lsls	r3, r3, #6
 8001f02:	22ff      	movs	r2, #255	@ 0xff
 8001f04:	401a      	ands	r2, r3
 8001f06:	1dfb      	adds	r3, r7, #7
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	4003      	ands	r3, r0
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f14:	4809      	ldr	r0, [pc, #36]	@ (8001f3c <__NVIC_SetPriority+0xd8>)
 8001f16:	1dfb      	adds	r3, r7, #7
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	001c      	movs	r4, r3
 8001f1c:	230f      	movs	r3, #15
 8001f1e:	4023      	ands	r3, r4
 8001f20:	3b08      	subs	r3, #8
 8001f22:	089b      	lsrs	r3, r3, #2
 8001f24:	430a      	orrs	r2, r1
 8001f26:	3306      	adds	r3, #6
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	18c3      	adds	r3, r0, r3
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	601a      	str	r2, [r3, #0]
}
 8001f30:	46c0      	nop			@ (mov r8, r8)
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b003      	add	sp, #12
 8001f36:	bd90      	pop	{r4, r7, pc}
 8001f38:	e000e100 	.word	0xe000e100
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	1e5a      	subs	r2, r3, #1
 8001f4c:	2380      	movs	r3, #128	@ 0x80
 8001f4e:	045b      	lsls	r3, r3, #17
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d301      	bcc.n	8001f58 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f54:	2301      	movs	r3, #1
 8001f56:	e010      	b.n	8001f7a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f58:	4b0a      	ldr	r3, [pc, #40]	@ (8001f84 <SysTick_Config+0x44>)
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	3a01      	subs	r2, #1
 8001f5e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f60:	2301      	movs	r3, #1
 8001f62:	425b      	negs	r3, r3
 8001f64:	2103      	movs	r1, #3
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7ff ff7c 	bl	8001e64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <SysTick_Config+0x44>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f72:	4b04      	ldr	r3, [pc, #16]	@ (8001f84 <SysTick_Config+0x44>)
 8001f74:	2207      	movs	r2, #7
 8001f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	b002      	add	sp, #8
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	46c0      	nop			@ (mov r8, r8)
 8001f84:	e000e010 	.word	0xe000e010

08001f88 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	210f      	movs	r1, #15
 8001f94:	187b      	adds	r3, r7, r1
 8001f96:	1c02      	adds	r2, r0, #0
 8001f98:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001f9a:	68ba      	ldr	r2, [r7, #8]
 8001f9c:	187b      	adds	r3, r7, r1
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	b25b      	sxtb	r3, r3
 8001fa2:	0011      	movs	r1, r2
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	f7ff ff5d 	bl	8001e64 <__NVIC_SetPriority>
}
 8001faa:	46c0      	nop			@ (mov r8, r8)
 8001fac:	46bd      	mov	sp, r7
 8001fae:	b004      	add	sp, #16
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	0002      	movs	r2, r0
 8001fba:	1dfb      	adds	r3, r7, #7
 8001fbc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fbe:	1dfb      	adds	r3, r7, #7
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	b25b      	sxtb	r3, r3
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f7ff ff33 	bl	8001e30 <__NVIC_EnableIRQ>
}
 8001fca:	46c0      	nop			@ (mov r8, r8)
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b002      	add	sp, #8
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f7ff ffaf 	bl	8001f40 <SysTick_Config>
 8001fe2:	0003      	movs	r3, r0
}
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	b002      	add	sp, #8
 8001fea:	bd80      	pop	{r7, pc}

08001fec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ffa:	e147      	b.n	800228c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2101      	movs	r1, #1
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	4091      	lsls	r1, r2
 8002006:	000a      	movs	r2, r1
 8002008:	4013      	ands	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d100      	bne.n	8002014 <HAL_GPIO_Init+0x28>
 8002012:	e138      	b.n	8002286 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2203      	movs	r2, #3
 800201a:	4013      	ands	r3, r2
 800201c:	2b01      	cmp	r3, #1
 800201e:	d005      	beq.n	800202c <HAL_GPIO_Init+0x40>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2203      	movs	r2, #3
 8002026:	4013      	ands	r3, r2
 8002028:	2b02      	cmp	r3, #2
 800202a:	d130      	bne.n	800208e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	2203      	movs	r2, #3
 8002038:	409a      	lsls	r2, r3
 800203a:	0013      	movs	r3, r2
 800203c:	43da      	mvns	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	68da      	ldr	r2, [r3, #12]
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	409a      	lsls	r2, r3
 800204e:	0013      	movs	r3, r2
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	4313      	orrs	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002062:	2201      	movs	r2, #1
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	409a      	lsls	r2, r3
 8002068:	0013      	movs	r3, r2
 800206a:	43da      	mvns	r2, r3
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	4013      	ands	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	091b      	lsrs	r3, r3, #4
 8002078:	2201      	movs	r2, #1
 800207a:	401a      	ands	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	409a      	lsls	r2, r3
 8002080:	0013      	movs	r3, r2
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2203      	movs	r2, #3
 8002094:	4013      	ands	r3, r2
 8002096:	2b03      	cmp	r3, #3
 8002098:	d017      	beq.n	80020ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	2203      	movs	r2, #3
 80020a6:	409a      	lsls	r2, r3
 80020a8:	0013      	movs	r3, r2
 80020aa:	43da      	mvns	r2, r3
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4013      	ands	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	409a      	lsls	r2, r3
 80020bc:	0013      	movs	r3, r2
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2203      	movs	r2, #3
 80020d0:	4013      	ands	r3, r2
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d123      	bne.n	800211e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	08da      	lsrs	r2, r3, #3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3208      	adds	r2, #8
 80020de:	0092      	lsls	r2, r2, #2
 80020e0:	58d3      	ldr	r3, [r2, r3]
 80020e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	2207      	movs	r2, #7
 80020e8:	4013      	ands	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	220f      	movs	r2, #15
 80020ee:	409a      	lsls	r2, r3
 80020f0:	0013      	movs	r3, r2
 80020f2:	43da      	mvns	r2, r3
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4013      	ands	r3, r2
 80020f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	691a      	ldr	r2, [r3, #16]
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2107      	movs	r1, #7
 8002102:	400b      	ands	r3, r1
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	409a      	lsls	r2, r3
 8002108:	0013      	movs	r3, r2
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	08da      	lsrs	r2, r3, #3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3208      	adds	r2, #8
 8002118:	0092      	lsls	r2, r2, #2
 800211a:	6939      	ldr	r1, [r7, #16]
 800211c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	2203      	movs	r2, #3
 800212a:	409a      	lsls	r2, r3
 800212c:	0013      	movs	r3, r2
 800212e:	43da      	mvns	r2, r3
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	4013      	ands	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2203      	movs	r2, #3
 800213c:	401a      	ands	r2, r3
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	409a      	lsls	r2, r3
 8002144:	0013      	movs	r3, r2
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4313      	orrs	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	23c0      	movs	r3, #192	@ 0xc0
 8002158:	029b      	lsls	r3, r3, #10
 800215a:	4013      	ands	r3, r2
 800215c:	d100      	bne.n	8002160 <HAL_GPIO_Init+0x174>
 800215e:	e092      	b.n	8002286 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002160:	4a50      	ldr	r2, [pc, #320]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	089b      	lsrs	r3, r3, #2
 8002166:	3318      	adds	r3, #24
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	589b      	ldr	r3, [r3, r2]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	2203      	movs	r2, #3
 8002172:	4013      	ands	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	220f      	movs	r2, #15
 8002178:	409a      	lsls	r2, r3
 800217a:	0013      	movs	r3, r2
 800217c:	43da      	mvns	r2, r3
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	23a0      	movs	r3, #160	@ 0xa0
 8002188:	05db      	lsls	r3, r3, #23
 800218a:	429a      	cmp	r2, r3
 800218c:	d013      	beq.n	80021b6 <HAL_GPIO_Init+0x1ca>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a45      	ldr	r2, [pc, #276]	@ (80022a8 <HAL_GPIO_Init+0x2bc>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d00d      	beq.n	80021b2 <HAL_GPIO_Init+0x1c6>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a44      	ldr	r2, [pc, #272]	@ (80022ac <HAL_GPIO_Init+0x2c0>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d007      	beq.n	80021ae <HAL_GPIO_Init+0x1c2>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a43      	ldr	r2, [pc, #268]	@ (80022b0 <HAL_GPIO_Init+0x2c4>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d101      	bne.n	80021aa <HAL_GPIO_Init+0x1be>
 80021a6:	2303      	movs	r3, #3
 80021a8:	e006      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021aa:	2305      	movs	r3, #5
 80021ac:	e004      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021ae:	2302      	movs	r3, #2
 80021b0:	e002      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021b2:	2301      	movs	r3, #1
 80021b4:	e000      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021b6:	2300      	movs	r3, #0
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	2103      	movs	r1, #3
 80021bc:	400a      	ands	r2, r1
 80021be:	00d2      	lsls	r2, r2, #3
 80021c0:	4093      	lsls	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80021c8:	4936      	ldr	r1, [pc, #216]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	089b      	lsrs	r3, r3, #2
 80021ce:	3318      	adds	r3, #24
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021d6:	4b33      	ldr	r3, [pc, #204]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	43da      	mvns	r2, r3
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	4013      	ands	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	2380      	movs	r3, #128	@ 0x80
 80021ec:	035b      	lsls	r3, r3, #13
 80021ee:	4013      	ands	r3, r2
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021fa:	4b2a      	ldr	r3, [pc, #168]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002200:	4b28      	ldr	r3, [pc, #160]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	43da      	mvns	r2, r3
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	4013      	ands	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	039b      	lsls	r3, r3, #14
 8002218:	4013      	ands	r3, r2
 800221a:	d003      	beq.n	8002224 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	4313      	orrs	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002224:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800222a:	4a1e      	ldr	r2, [pc, #120]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 800222c:	2384      	movs	r3, #132	@ 0x84
 800222e:	58d3      	ldr	r3, [r2, r3]
 8002230:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	43da      	mvns	r2, r3
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	2380      	movs	r3, #128	@ 0x80
 8002242:	029b      	lsls	r3, r3, #10
 8002244:	4013      	ands	r3, r2
 8002246:	d003      	beq.n	8002250 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002250:	4914      	ldr	r1, [pc, #80]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002252:	2284      	movs	r2, #132	@ 0x84
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002258:	4a12      	ldr	r2, [pc, #72]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 800225a:	2380      	movs	r3, #128	@ 0x80
 800225c:	58d3      	ldr	r3, [r2, r3]
 800225e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	43da      	mvns	r2, r3
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4013      	ands	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	2380      	movs	r3, #128	@ 0x80
 8002270:	025b      	lsls	r3, r3, #9
 8002272:	4013      	ands	r3, r2
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800227e:	4909      	ldr	r1, [pc, #36]	@ (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002280:	2280      	movs	r2, #128	@ 0x80
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3301      	adds	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	40da      	lsrs	r2, r3
 8002294:	1e13      	subs	r3, r2, #0
 8002296:	d000      	beq.n	800229a <HAL_GPIO_Init+0x2ae>
 8002298:	e6b0      	b.n	8001ffc <HAL_GPIO_Init+0x10>
  }
}
 800229a:	46c0      	nop			@ (mov r8, r8)
 800229c:	46c0      	nop			@ (mov r8, r8)
 800229e:	46bd      	mov	sp, r7
 80022a0:	b006      	add	sp, #24
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021800 	.word	0x40021800
 80022a8:	50000400 	.word	0x50000400
 80022ac:	50000800 	.word	0x50000800
 80022b0:	50000c00 	.word	0x50000c00

080022b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	0008      	movs	r0, r1
 80022be:	0011      	movs	r1, r2
 80022c0:	1cbb      	adds	r3, r7, #2
 80022c2:	1c02      	adds	r2, r0, #0
 80022c4:	801a      	strh	r2, [r3, #0]
 80022c6:	1c7b      	adds	r3, r7, #1
 80022c8:	1c0a      	adds	r2, r1, #0
 80022ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022cc:	1c7b      	adds	r3, r7, #1
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d004      	beq.n	80022de <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022d4:	1cbb      	adds	r3, r7, #2
 80022d6:	881a      	ldrh	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022dc:	e003      	b.n	80022e6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022de:	1cbb      	adds	r3, r7, #2
 80022e0:	881a      	ldrh	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022e6:	46c0      	nop			@ (mov r8, r8)
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b002      	add	sp, #8
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80022f8:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a19      	ldr	r2, [pc, #100]	@ (8002364 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80022fe:	4013      	ands	r3, r2
 8002300:	0019      	movs	r1, r3
 8002302:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	430a      	orrs	r2, r1
 8002308:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	2380      	movs	r3, #128	@ 0x80
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	429a      	cmp	r2, r3
 8002312:	d11f      	bne.n	8002354 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002314:	4b14      	ldr	r3, [pc, #80]	@ (8002368 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	0013      	movs	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	189b      	adds	r3, r3, r2
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	4912      	ldr	r1, [pc, #72]	@ (800236c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002322:	0018      	movs	r0, r3
 8002324:	f7fd feec 	bl	8000100 <__udivsi3>
 8002328:	0003      	movs	r3, r0
 800232a:	3301      	adds	r3, #1
 800232c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800232e:	e008      	b.n	8002342 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	3b01      	subs	r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	e001      	b.n	8002342 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e009      	b.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002342:	4b07      	ldr	r3, [pc, #28]	@ (8002360 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002344:	695a      	ldr	r2, [r3, #20]
 8002346:	2380      	movs	r3, #128	@ 0x80
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	401a      	ands	r2, r3
 800234c:	2380      	movs	r3, #128	@ 0x80
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	429a      	cmp	r2, r3
 8002352:	d0ed      	beq.n	8002330 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	0018      	movs	r0, r3
 8002358:	46bd      	mov	sp, r7
 800235a:	b004      	add	sp, #16
 800235c:	bd80      	pop	{r7, pc}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	40007000 	.word	0x40007000
 8002364:	fffff9ff 	.word	0xfffff9ff
 8002368:	20000000 	.word	0x20000000
 800236c:	000f4240 	.word	0x000f4240

08002370 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e2f3      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2201      	movs	r2, #1
 8002388:	4013      	ands	r3, r2
 800238a:	d100      	bne.n	800238e <HAL_RCC_OscConfig+0x1e>
 800238c:	e07c      	b.n	8002488 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800238e:	4bc3      	ldr	r3, [pc, #780]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2238      	movs	r2, #56	@ 0x38
 8002394:	4013      	ands	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002398:	4bc0      	ldr	r3, [pc, #768]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	2203      	movs	r2, #3
 800239e:	4013      	ands	r3, r2
 80023a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	2b10      	cmp	r3, #16
 80023a6:	d102      	bne.n	80023ae <HAL_RCC_OscConfig+0x3e>
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d002      	beq.n	80023b4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d10b      	bne.n	80023cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b4:	4bb9      	ldr	r3, [pc, #740]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	2380      	movs	r3, #128	@ 0x80
 80023ba:	029b      	lsls	r3, r3, #10
 80023bc:	4013      	ands	r3, r2
 80023be:	d062      	beq.n	8002486 <HAL_RCC_OscConfig+0x116>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d15e      	bne.n	8002486 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e2ce      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	2380      	movs	r3, #128	@ 0x80
 80023d2:	025b      	lsls	r3, r3, #9
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d107      	bne.n	80023e8 <HAL_RCC_OscConfig+0x78>
 80023d8:	4bb0      	ldr	r3, [pc, #704]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4baf      	ldr	r3, [pc, #700]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80023de:	2180      	movs	r1, #128	@ 0x80
 80023e0:	0249      	lsls	r1, r1, #9
 80023e2:	430a      	orrs	r2, r1
 80023e4:	601a      	str	r2, [r3, #0]
 80023e6:	e020      	b.n	800242a <HAL_RCC_OscConfig+0xba>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	23a0      	movs	r3, #160	@ 0xa0
 80023ee:	02db      	lsls	r3, r3, #11
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d10e      	bne.n	8002412 <HAL_RCC_OscConfig+0xa2>
 80023f4:	4ba9      	ldr	r3, [pc, #676]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4ba8      	ldr	r3, [pc, #672]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80023fa:	2180      	movs	r1, #128	@ 0x80
 80023fc:	02c9      	lsls	r1, r1, #11
 80023fe:	430a      	orrs	r2, r1
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	4ba6      	ldr	r3, [pc, #664]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4ba5      	ldr	r3, [pc, #660]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002408:	2180      	movs	r1, #128	@ 0x80
 800240a:	0249      	lsls	r1, r1, #9
 800240c:	430a      	orrs	r2, r1
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	e00b      	b.n	800242a <HAL_RCC_OscConfig+0xba>
 8002412:	4ba2      	ldr	r3, [pc, #648]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	4ba1      	ldr	r3, [pc, #644]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002418:	49a1      	ldr	r1, [pc, #644]	@ (80026a0 <HAL_RCC_OscConfig+0x330>)
 800241a:	400a      	ands	r2, r1
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	4b9f      	ldr	r3, [pc, #636]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	4b9e      	ldr	r3, [pc, #632]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002424:	499f      	ldr	r1, [pc, #636]	@ (80026a4 <HAL_RCC_OscConfig+0x334>)
 8002426:	400a      	ands	r2, r1
 8002428:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d014      	beq.n	800245c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002432:	f7fe fd95 	bl	8000f60 <HAL_GetTick>
 8002436:	0003      	movs	r3, r0
 8002438:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800243c:	f7fe fd90 	bl	8000f60 <HAL_GetTick>
 8002440:	0002      	movs	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b64      	cmp	r3, #100	@ 0x64
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e28d      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800244e:	4b93      	ldr	r3, [pc, #588]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	2380      	movs	r3, #128	@ 0x80
 8002454:	029b      	lsls	r3, r3, #10
 8002456:	4013      	ands	r3, r2
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0xcc>
 800245a:	e015      	b.n	8002488 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245c:	f7fe fd80 	bl	8000f60 <HAL_GetTick>
 8002460:	0003      	movs	r3, r0
 8002462:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002466:	f7fe fd7b 	bl	8000f60 <HAL_GetTick>
 800246a:	0002      	movs	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b64      	cmp	r3, #100	@ 0x64
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e278      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002478:	4b88      	ldr	r3, [pc, #544]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2380      	movs	r3, #128	@ 0x80
 800247e:	029b      	lsls	r3, r3, #10
 8002480:	4013      	ands	r3, r2
 8002482:	d1f0      	bne.n	8002466 <HAL_RCC_OscConfig+0xf6>
 8002484:	e000      	b.n	8002488 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002486:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2202      	movs	r2, #2
 800248e:	4013      	ands	r3, r2
 8002490:	d100      	bne.n	8002494 <HAL_RCC_OscConfig+0x124>
 8002492:	e099      	b.n	80025c8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002494:	4b81      	ldr	r3, [pc, #516]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	2238      	movs	r2, #56	@ 0x38
 800249a:	4013      	ands	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800249e:	4b7f      	ldr	r3, [pc, #508]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	2203      	movs	r2, #3
 80024a4:	4013      	ands	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	2b10      	cmp	r3, #16
 80024ac:	d102      	bne.n	80024b4 <HAL_RCC_OscConfig+0x144>
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d002      	beq.n	80024ba <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d135      	bne.n	8002526 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024ba:	4b78      	ldr	r3, [pc, #480]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	2380      	movs	r3, #128	@ 0x80
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	4013      	ands	r3, r2
 80024c4:	d005      	beq.n	80024d2 <HAL_RCC_OscConfig+0x162>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e24b      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d2:	4b72      	ldr	r3, [pc, #456]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	4a74      	ldr	r2, [pc, #464]	@ (80026a8 <HAL_RCC_OscConfig+0x338>)
 80024d8:	4013      	ands	r3, r2
 80024da:	0019      	movs	r1, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	021a      	lsls	r2, r3, #8
 80024e2:	4b6e      	ldr	r3, [pc, #440]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80024e4:	430a      	orrs	r2, r1
 80024e6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d112      	bne.n	8002514 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80024ee:	4b6b      	ldr	r3, [pc, #428]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a6e      	ldr	r2, [pc, #440]	@ (80026ac <HAL_RCC_OscConfig+0x33c>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	0019      	movs	r1, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	691a      	ldr	r2, [r3, #16]
 80024fc:	4b67      	ldr	r3, [pc, #412]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002502:	4b66      	ldr	r3, [pc, #408]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	0adb      	lsrs	r3, r3, #11
 8002508:	2207      	movs	r2, #7
 800250a:	4013      	ands	r3, r2
 800250c:	4a68      	ldr	r2, [pc, #416]	@ (80026b0 <HAL_RCC_OscConfig+0x340>)
 800250e:	40da      	lsrs	r2, r3
 8002510:	4b68      	ldr	r3, [pc, #416]	@ (80026b4 <HAL_RCC_OscConfig+0x344>)
 8002512:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002514:	4b68      	ldr	r3, [pc, #416]	@ (80026b8 <HAL_RCC_OscConfig+0x348>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	0018      	movs	r0, r3
 800251a:	f7fe fcc5 	bl	8000ea8 <HAL_InitTick>
 800251e:	1e03      	subs	r3, r0, #0
 8002520:	d051      	beq.n	80025c6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e221      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d030      	beq.n	8002590 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800252e:	4b5b      	ldr	r3, [pc, #364]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a5e      	ldr	r2, [pc, #376]	@ (80026ac <HAL_RCC_OscConfig+0x33c>)
 8002534:	4013      	ands	r3, r2
 8002536:	0019      	movs	r1, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	4b57      	ldr	r3, [pc, #348]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 800253e:	430a      	orrs	r2, r1
 8002540:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002542:	4b56      	ldr	r3, [pc, #344]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	4b55      	ldr	r3, [pc, #340]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002548:	2180      	movs	r1, #128	@ 0x80
 800254a:	0049      	lsls	r1, r1, #1
 800254c:	430a      	orrs	r2, r1
 800254e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fd06 	bl	8000f60 <HAL_GetTick>
 8002554:	0003      	movs	r3, r0
 8002556:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002558:	e008      	b.n	800256c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800255a:	f7fe fd01 	bl	8000f60 <HAL_GetTick>
 800255e:	0002      	movs	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e1fe      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800256c:	4b4b      	ldr	r3, [pc, #300]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	2380      	movs	r3, #128	@ 0x80
 8002572:	00db      	lsls	r3, r3, #3
 8002574:	4013      	ands	r3, r2
 8002576:	d0f0      	beq.n	800255a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002578:	4b48      	ldr	r3, [pc, #288]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	4a4a      	ldr	r2, [pc, #296]	@ (80026a8 <HAL_RCC_OscConfig+0x338>)
 800257e:	4013      	ands	r3, r2
 8002580:	0019      	movs	r1, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	021a      	lsls	r2, r3, #8
 8002588:	4b44      	ldr	r3, [pc, #272]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 800258a:	430a      	orrs	r2, r1
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	e01b      	b.n	80025c8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002590:	4b42      	ldr	r3, [pc, #264]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	4b41      	ldr	r3, [pc, #260]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002596:	4949      	ldr	r1, [pc, #292]	@ (80026bc <HAL_RCC_OscConfig+0x34c>)
 8002598:	400a      	ands	r2, r1
 800259a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7fe fce0 	bl	8000f60 <HAL_GetTick>
 80025a0:	0003      	movs	r3, r0
 80025a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025a4:	e008      	b.n	80025b8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025a6:	f7fe fcdb 	bl	8000f60 <HAL_GetTick>
 80025aa:	0002      	movs	r2, r0
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d901      	bls.n	80025b8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e1d8      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025b8:	4b38      	ldr	r3, [pc, #224]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	2380      	movs	r3, #128	@ 0x80
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	4013      	ands	r3, r2
 80025c2:	d1f0      	bne.n	80025a6 <HAL_RCC_OscConfig+0x236>
 80025c4:	e000      	b.n	80025c8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025c6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	2208      	movs	r2, #8
 80025ce:	4013      	ands	r3, r2
 80025d0:	d047      	beq.n	8002662 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80025d2:	4b32      	ldr	r3, [pc, #200]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	2238      	movs	r2, #56	@ 0x38
 80025d8:	4013      	ands	r3, r2
 80025da:	2b18      	cmp	r3, #24
 80025dc:	d10a      	bne.n	80025f4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80025de:	4b2f      	ldr	r3, [pc, #188]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80025e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e2:	2202      	movs	r2, #2
 80025e4:	4013      	ands	r3, r2
 80025e6:	d03c      	beq.n	8002662 <HAL_RCC_OscConfig+0x2f2>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d138      	bne.n	8002662 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e1ba      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d019      	beq.n	8002630 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80025fc:	4b27      	ldr	r3, [pc, #156]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 80025fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002600:	4b26      	ldr	r3, [pc, #152]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002602:	2101      	movs	r1, #1
 8002604:	430a      	orrs	r2, r1
 8002606:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002608:	f7fe fcaa 	bl	8000f60 <HAL_GetTick>
 800260c:	0003      	movs	r3, r0
 800260e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002610:	e008      	b.n	8002624 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002612:	f7fe fca5 	bl	8000f60 <HAL_GetTick>
 8002616:	0002      	movs	r2, r0
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d901      	bls.n	8002624 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e1a2      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002624:	4b1d      	ldr	r3, [pc, #116]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002628:	2202      	movs	r2, #2
 800262a:	4013      	ands	r3, r2
 800262c:	d0f1      	beq.n	8002612 <HAL_RCC_OscConfig+0x2a2>
 800262e:	e018      	b.n	8002662 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002630:	4b1a      	ldr	r3, [pc, #104]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002632:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002634:	4b19      	ldr	r3, [pc, #100]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002636:	2101      	movs	r1, #1
 8002638:	438a      	bics	r2, r1
 800263a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263c:	f7fe fc90 	bl	8000f60 <HAL_GetTick>
 8002640:	0003      	movs	r3, r0
 8002642:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002646:	f7fe fc8b 	bl	8000f60 <HAL_GetTick>
 800264a:	0002      	movs	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e188      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002658:	4b10      	ldr	r3, [pc, #64]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 800265a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800265c:	2202      	movs	r2, #2
 800265e:	4013      	ands	r3, r2
 8002660:	d1f1      	bne.n	8002646 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2204      	movs	r2, #4
 8002668:	4013      	ands	r3, r2
 800266a:	d100      	bne.n	800266e <HAL_RCC_OscConfig+0x2fe>
 800266c:	e0c6      	b.n	80027fc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800266e:	231f      	movs	r3, #31
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002676:	4b09      	ldr	r3, [pc, #36]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	2238      	movs	r2, #56	@ 0x38
 800267c:	4013      	ands	r3, r2
 800267e:	2b20      	cmp	r3, #32
 8002680:	d11e      	bne.n	80026c0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002682:	4b06      	ldr	r3, [pc, #24]	@ (800269c <HAL_RCC_OscConfig+0x32c>)
 8002684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002686:	2202      	movs	r2, #2
 8002688:	4013      	ands	r3, r2
 800268a:	d100      	bne.n	800268e <HAL_RCC_OscConfig+0x31e>
 800268c:	e0b6      	b.n	80027fc <HAL_RCC_OscConfig+0x48c>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d000      	beq.n	8002698 <HAL_RCC_OscConfig+0x328>
 8002696:	e0b1      	b.n	80027fc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e166      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
 800269c:	40021000 	.word	0x40021000
 80026a0:	fffeffff 	.word	0xfffeffff
 80026a4:	fffbffff 	.word	0xfffbffff
 80026a8:	ffff80ff 	.word	0xffff80ff
 80026ac:	ffffc7ff 	.word	0xffffc7ff
 80026b0:	00f42400 	.word	0x00f42400
 80026b4:	20000000 	.word	0x20000000
 80026b8:	20000004 	.word	0x20000004
 80026bc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026c0:	4bac      	ldr	r3, [pc, #688]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80026c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	055b      	lsls	r3, r3, #21
 80026c8:	4013      	ands	r3, r2
 80026ca:	d101      	bne.n	80026d0 <HAL_RCC_OscConfig+0x360>
 80026cc:	2301      	movs	r3, #1
 80026ce:	e000      	b.n	80026d2 <HAL_RCC_OscConfig+0x362>
 80026d0:	2300      	movs	r3, #0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d011      	beq.n	80026fa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80026d6:	4ba7      	ldr	r3, [pc, #668]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80026d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026da:	4ba6      	ldr	r3, [pc, #664]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80026dc:	2180      	movs	r1, #128	@ 0x80
 80026de:	0549      	lsls	r1, r1, #21
 80026e0:	430a      	orrs	r2, r1
 80026e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80026e4:	4ba3      	ldr	r3, [pc, #652]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80026e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	055b      	lsls	r3, r3, #21
 80026ec:	4013      	ands	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80026f2:	231f      	movs	r3, #31
 80026f4:	18fb      	adds	r3, r7, r3
 80026f6:	2201      	movs	r2, #1
 80026f8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026fa:	4b9f      	ldr	r3, [pc, #636]	@ (8002978 <HAL_RCC_OscConfig+0x608>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	2380      	movs	r3, #128	@ 0x80
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	4013      	ands	r3, r2
 8002704:	d11a      	bne.n	800273c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002706:	4b9c      	ldr	r3, [pc, #624]	@ (8002978 <HAL_RCC_OscConfig+0x608>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	4b9b      	ldr	r3, [pc, #620]	@ (8002978 <HAL_RCC_OscConfig+0x608>)
 800270c:	2180      	movs	r1, #128	@ 0x80
 800270e:	0049      	lsls	r1, r1, #1
 8002710:	430a      	orrs	r2, r1
 8002712:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002714:	f7fe fc24 	bl	8000f60 <HAL_GetTick>
 8002718:	0003      	movs	r3, r0
 800271a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800271c:	e008      	b.n	8002730 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800271e:	f7fe fc1f 	bl	8000f60 <HAL_GetTick>
 8002722:	0002      	movs	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d901      	bls.n	8002730 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e11c      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002730:	4b91      	ldr	r3, [pc, #580]	@ (8002978 <HAL_RCC_OscConfig+0x608>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	2380      	movs	r3, #128	@ 0x80
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4013      	ands	r3, r2
 800273a:	d0f0      	beq.n	800271e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d106      	bne.n	8002752 <HAL_RCC_OscConfig+0x3e2>
 8002744:	4b8b      	ldr	r3, [pc, #556]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002746:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002748:	4b8a      	ldr	r3, [pc, #552]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 800274a:	2101      	movs	r1, #1
 800274c:	430a      	orrs	r2, r1
 800274e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002750:	e01c      	b.n	800278c <HAL_RCC_OscConfig+0x41c>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	2b05      	cmp	r3, #5
 8002758:	d10c      	bne.n	8002774 <HAL_RCC_OscConfig+0x404>
 800275a:	4b86      	ldr	r3, [pc, #536]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 800275c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800275e:	4b85      	ldr	r3, [pc, #532]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002760:	2104      	movs	r1, #4
 8002762:	430a      	orrs	r2, r1
 8002764:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002766:	4b83      	ldr	r3, [pc, #524]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002768:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800276a:	4b82      	ldr	r3, [pc, #520]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 800276c:	2101      	movs	r1, #1
 800276e:	430a      	orrs	r2, r1
 8002770:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002772:	e00b      	b.n	800278c <HAL_RCC_OscConfig+0x41c>
 8002774:	4b7f      	ldr	r3, [pc, #508]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002776:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002778:	4b7e      	ldr	r3, [pc, #504]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 800277a:	2101      	movs	r1, #1
 800277c:	438a      	bics	r2, r1
 800277e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002780:	4b7c      	ldr	r3, [pc, #496]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002782:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002784:	4b7b      	ldr	r3, [pc, #492]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002786:	2104      	movs	r1, #4
 8002788:	438a      	bics	r2, r1
 800278a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d014      	beq.n	80027be <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002794:	f7fe fbe4 	bl	8000f60 <HAL_GetTick>
 8002798:	0003      	movs	r3, r0
 800279a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800279c:	e009      	b.n	80027b2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800279e:	f7fe fbdf 	bl	8000f60 <HAL_GetTick>
 80027a2:	0002      	movs	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	4a74      	ldr	r2, [pc, #464]	@ (800297c <HAL_RCC_OscConfig+0x60c>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e0db      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027b2:	4b70      	ldr	r3, [pc, #448]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80027b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b6:	2202      	movs	r2, #2
 80027b8:	4013      	ands	r3, r2
 80027ba:	d0f0      	beq.n	800279e <HAL_RCC_OscConfig+0x42e>
 80027bc:	e013      	b.n	80027e6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027be:	f7fe fbcf 	bl	8000f60 <HAL_GetTick>
 80027c2:	0003      	movs	r3, r0
 80027c4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027c6:	e009      	b.n	80027dc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c8:	f7fe fbca 	bl	8000f60 <HAL_GetTick>
 80027cc:	0002      	movs	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	4a6a      	ldr	r2, [pc, #424]	@ (800297c <HAL_RCC_OscConfig+0x60c>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e0c6      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027dc:	4b65      	ldr	r3, [pc, #404]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80027de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e0:	2202      	movs	r2, #2
 80027e2:	4013      	ands	r3, r2
 80027e4:	d1f0      	bne.n	80027c8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80027e6:	231f      	movs	r3, #31
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d105      	bne.n	80027fc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80027f0:	4b60      	ldr	r3, [pc, #384]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80027f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027f4:	4b5f      	ldr	r3, [pc, #380]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80027f6:	4962      	ldr	r1, [pc, #392]	@ (8002980 <HAL_RCC_OscConfig+0x610>)
 80027f8:	400a      	ands	r2, r1
 80027fa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	69db      	ldr	r3, [r3, #28]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d100      	bne.n	8002806 <HAL_RCC_OscConfig+0x496>
 8002804:	e0b0      	b.n	8002968 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002806:	4b5b      	ldr	r3, [pc, #364]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	2238      	movs	r2, #56	@ 0x38
 800280c:	4013      	ands	r3, r2
 800280e:	2b10      	cmp	r3, #16
 8002810:	d100      	bne.n	8002814 <HAL_RCC_OscConfig+0x4a4>
 8002812:	e078      	b.n	8002906 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	2b02      	cmp	r3, #2
 800281a:	d153      	bne.n	80028c4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800281c:	4b55      	ldr	r3, [pc, #340]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b54      	ldr	r3, [pc, #336]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002822:	4958      	ldr	r1, [pc, #352]	@ (8002984 <HAL_RCC_OscConfig+0x614>)
 8002824:	400a      	ands	r2, r1
 8002826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002828:	f7fe fb9a 	bl	8000f60 <HAL_GetTick>
 800282c:	0003      	movs	r3, r0
 800282e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002832:	f7fe fb95 	bl	8000f60 <HAL_GetTick>
 8002836:	0002      	movs	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e092      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002844:	4b4b      	ldr	r3, [pc, #300]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	2380      	movs	r3, #128	@ 0x80
 800284a:	049b      	lsls	r3, r3, #18
 800284c:	4013      	ands	r3, r2
 800284e:	d1f0      	bne.n	8002832 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002850:	4b48      	ldr	r3, [pc, #288]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	4a4c      	ldr	r2, [pc, #304]	@ (8002988 <HAL_RCC_OscConfig+0x618>)
 8002856:	4013      	ands	r3, r2
 8002858:	0019      	movs	r1, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a1a      	ldr	r2, [r3, #32]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002868:	021b      	lsls	r3, r3, #8
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	431a      	orrs	r2, r3
 8002878:	4b3e      	ldr	r3, [pc, #248]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 800287a:	430a      	orrs	r2, r1
 800287c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800287e:	4b3d      	ldr	r3, [pc, #244]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	4b3c      	ldr	r3, [pc, #240]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002884:	2180      	movs	r1, #128	@ 0x80
 8002886:	0449      	lsls	r1, r1, #17
 8002888:	430a      	orrs	r2, r1
 800288a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800288c:	4b39      	ldr	r3, [pc, #228]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	4b38      	ldr	r3, [pc, #224]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002892:	2180      	movs	r1, #128	@ 0x80
 8002894:	0549      	lsls	r1, r1, #21
 8002896:	430a      	orrs	r2, r1
 8002898:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289a:	f7fe fb61 	bl	8000f60 <HAL_GetTick>
 800289e:	0003      	movs	r3, r0
 80028a0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a4:	f7fe fb5c 	bl	8000f60 <HAL_GetTick>
 80028a8:	0002      	movs	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e059      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	2380      	movs	r3, #128	@ 0x80
 80028bc:	049b      	lsls	r3, r3, #18
 80028be:	4013      	ands	r3, r2
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x534>
 80028c2:	e051      	b.n	8002968 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80028ca:	492e      	ldr	r1, [pc, #184]	@ (8002984 <HAL_RCC_OscConfig+0x614>)
 80028cc:	400a      	ands	r2, r1
 80028ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7fe fb46 	bl	8000f60 <HAL_GetTick>
 80028d4:	0003      	movs	r3, r0
 80028d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028da:	f7fe fb41 	bl	8000f60 <HAL_GetTick>
 80028de:	0002      	movs	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e03e      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ec:	4b21      	ldr	r3, [pc, #132]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	2380      	movs	r3, #128	@ 0x80
 80028f2:	049b      	lsls	r3, r3, #18
 80028f4:	4013      	ands	r3, r2
 80028f6:	d1f0      	bne.n	80028da <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80028f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 80028fe:	4923      	ldr	r1, [pc, #140]	@ (800298c <HAL_RCC_OscConfig+0x61c>)
 8002900:	400a      	ands	r2, r1
 8002902:	60da      	str	r2, [r3, #12]
 8002904:	e030      	b.n	8002968 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d101      	bne.n	8002912 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e02b      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002912:	4b18      	ldr	r3, [pc, #96]	@ (8002974 <HAL_RCC_OscConfig+0x604>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	2203      	movs	r2, #3
 800291c:	401a      	ands	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	429a      	cmp	r2, r3
 8002924:	d11e      	bne.n	8002964 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2270      	movs	r2, #112	@ 0x70
 800292a:	401a      	ands	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002930:	429a      	cmp	r2, r3
 8002932:	d117      	bne.n	8002964 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	23fe      	movs	r3, #254	@ 0xfe
 8002938:	01db      	lsls	r3, r3, #7
 800293a:	401a      	ands	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002940:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002942:	429a      	cmp	r2, r3
 8002944:	d10e      	bne.n	8002964 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	23f8      	movs	r3, #248	@ 0xf8
 800294a:	039b      	lsls	r3, r3, #14
 800294c:	401a      	ands	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002952:	429a      	cmp	r2, r3
 8002954:	d106      	bne.n	8002964 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	0f5b      	lsrs	r3, r3, #29
 800295a:	075a      	lsls	r2, r3, #29
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002960:	429a      	cmp	r2, r3
 8002962:	d001      	beq.n	8002968 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	0018      	movs	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	b008      	add	sp, #32
 8002970:	bd80      	pop	{r7, pc}
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	40021000 	.word	0x40021000
 8002978:	40007000 	.word	0x40007000
 800297c:	00001388 	.word	0x00001388
 8002980:	efffffff 	.word	0xefffffff
 8002984:	feffffff 	.word	0xfeffffff
 8002988:	1fc1808c 	.word	0x1fc1808c
 800298c:	effefffc 	.word	0xeffefffc

08002990 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d101      	bne.n	80029a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e0e9      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029a4:	4b76      	ldr	r3, [pc, #472]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2207      	movs	r2, #7
 80029aa:	4013      	ands	r3, r2
 80029ac:	683a      	ldr	r2, [r7, #0]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d91e      	bls.n	80029f0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b2:	4b73      	ldr	r3, [pc, #460]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2207      	movs	r2, #7
 80029b8:	4393      	bics	r3, r2
 80029ba:	0019      	movs	r1, r3
 80029bc:	4b70      	ldr	r3, [pc, #448]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80029c4:	f7fe facc 	bl	8000f60 <HAL_GetTick>
 80029c8:	0003      	movs	r3, r0
 80029ca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029cc:	e009      	b.n	80029e2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ce:	f7fe fac7 	bl	8000f60 <HAL_GetTick>
 80029d2:	0002      	movs	r2, r0
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	4a6a      	ldr	r2, [pc, #424]	@ (8002b84 <HAL_RCC_ClockConfig+0x1f4>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e0ca      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029e2:	4b67      	ldr	r3, [pc, #412]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2207      	movs	r2, #7
 80029e8:	4013      	ands	r3, r2
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d1ee      	bne.n	80029ce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2202      	movs	r2, #2
 80029f6:	4013      	ands	r3, r2
 80029f8:	d015      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2204      	movs	r2, #4
 8002a00:	4013      	ands	r3, r2
 8002a02:	d006      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a04:	4b60      	ldr	r3, [pc, #384]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	4b5f      	ldr	r3, [pc, #380]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a0a:	21e0      	movs	r1, #224	@ 0xe0
 8002a0c:	01c9      	lsls	r1, r1, #7
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a12:	4b5d      	ldr	r3, [pc, #372]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	4a5d      	ldr	r2, [pc, #372]	@ (8002b8c <HAL_RCC_ClockConfig+0x1fc>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	0019      	movs	r1, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	4b59      	ldr	r3, [pc, #356]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a22:	430a      	orrs	r2, r1
 8002a24:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d057      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d107      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a38:	4b53      	ldr	r3, [pc, #332]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	2380      	movs	r3, #128	@ 0x80
 8002a3e:	029b      	lsls	r3, r3, #10
 8002a40:	4013      	ands	r3, r2
 8002a42:	d12b      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e097      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d107      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a50:	4b4d      	ldr	r3, [pc, #308]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	049b      	lsls	r3, r3, #18
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d11f      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e08b      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d107      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a68:	4b47      	ldr	r3, [pc, #284]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	2380      	movs	r3, #128	@ 0x80
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4013      	ands	r3, r2
 8002a72:	d113      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e07f      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b03      	cmp	r3, #3
 8002a7e:	d106      	bne.n	8002a8e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a80:	4b41      	ldr	r3, [pc, #260]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a84:	2202      	movs	r2, #2
 8002a86:	4013      	ands	r3, r2
 8002a88:	d108      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e074      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a8e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a92:	2202      	movs	r2, #2
 8002a94:	4013      	ands	r3, r2
 8002a96:	d101      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e06d      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a9c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2207      	movs	r2, #7
 8002aa2:	4393      	bics	r3, r2
 8002aa4:	0019      	movs	r1, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685a      	ldr	r2, [r3, #4]
 8002aaa:	4b37      	ldr	r3, [pc, #220]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002aac:	430a      	orrs	r2, r1
 8002aae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ab0:	f7fe fa56 	bl	8000f60 <HAL_GetTick>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ab8:	e009      	b.n	8002ace <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aba:	f7fe fa51 	bl	8000f60 <HAL_GetTick>
 8002abe:	0002      	movs	r2, r0
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	4a2f      	ldr	r2, [pc, #188]	@ (8002b84 <HAL_RCC_ClockConfig+0x1f4>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e054      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ace:	4b2e      	ldr	r3, [pc, #184]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	2238      	movs	r2, #56	@ 0x38
 8002ad4:	401a      	ands	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d1ec      	bne.n	8002aba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ae0:	4b27      	ldr	r3, [pc, #156]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2207      	movs	r2, #7
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d21e      	bcs.n	8002b2c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aee:	4b24      	ldr	r3, [pc, #144]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2207      	movs	r2, #7
 8002af4:	4393      	bics	r3, r2
 8002af6:	0019      	movs	r1, r3
 8002af8:	4b21      	ldr	r3, [pc, #132]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b00:	f7fe fa2e 	bl	8000f60 <HAL_GetTick>
 8002b04:	0003      	movs	r3, r0
 8002b06:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b08:	e009      	b.n	8002b1e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b0a:	f7fe fa29 	bl	8000f60 <HAL_GetTick>
 8002b0e:	0002      	movs	r2, r0
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	4a1b      	ldr	r2, [pc, #108]	@ (8002b84 <HAL_RCC_ClockConfig+0x1f4>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e02c      	b.n	8002b78 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b1e:	4b18      	ldr	r3, [pc, #96]	@ (8002b80 <HAL_RCC_ClockConfig+0x1f0>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2207      	movs	r2, #7
 8002b24:	4013      	ands	r3, r2
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d1ee      	bne.n	8002b0a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2204      	movs	r2, #4
 8002b32:	4013      	ands	r3, r2
 8002b34:	d009      	beq.n	8002b4a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b36:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	4a15      	ldr	r2, [pc, #84]	@ (8002b90 <HAL_RCC_ClockConfig+0x200>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	0019      	movs	r1, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68da      	ldr	r2, [r3, #12]
 8002b44:	4b10      	ldr	r3, [pc, #64]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002b46:	430a      	orrs	r2, r1
 8002b48:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002b4a:	f000 f829 	bl	8002ba0 <HAL_RCC_GetSysClockFreq>
 8002b4e:	0001      	movs	r1, r0
 8002b50:	4b0d      	ldr	r3, [pc, #52]	@ (8002b88 <HAL_RCC_ClockConfig+0x1f8>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	0a1b      	lsrs	r3, r3, #8
 8002b56:	220f      	movs	r2, #15
 8002b58:	401a      	ands	r2, r3
 8002b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b94 <HAL_RCC_ClockConfig+0x204>)
 8002b5c:	0092      	lsls	r2, r2, #2
 8002b5e:	58d3      	ldr	r3, [r2, r3]
 8002b60:	221f      	movs	r2, #31
 8002b62:	4013      	ands	r3, r2
 8002b64:	000a      	movs	r2, r1
 8002b66:	40da      	lsrs	r2, r3
 8002b68:	4b0b      	ldr	r3, [pc, #44]	@ (8002b98 <HAL_RCC_ClockConfig+0x208>)
 8002b6a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b9c <HAL_RCC_ClockConfig+0x20c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	0018      	movs	r0, r3
 8002b72:	f7fe f999 	bl	8000ea8 <HAL_InitTick>
 8002b76:	0003      	movs	r3, r0
}
 8002b78:	0018      	movs	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	b004      	add	sp, #16
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	40022000 	.word	0x40022000
 8002b84:	00001388 	.word	0x00001388
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	fffff0ff 	.word	0xfffff0ff
 8002b90:	ffff8fff 	.word	0xffff8fff
 8002b94:	0800409c 	.word	0x0800409c
 8002b98:	20000000 	.word	0x20000000
 8002b9c:	20000004 	.word	0x20000004

08002ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	2238      	movs	r2, #56	@ 0x38
 8002bac:	4013      	ands	r3, r2
 8002bae:	d10f      	bne.n	8002bd0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bb0:	4b39      	ldr	r3, [pc, #228]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	0adb      	lsrs	r3, r3, #11
 8002bb6:	2207      	movs	r2, #7
 8002bb8:	4013      	ands	r3, r2
 8002bba:	2201      	movs	r2, #1
 8002bbc:	409a      	lsls	r2, r3
 8002bbe:	0013      	movs	r3, r2
 8002bc0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002bc2:	6839      	ldr	r1, [r7, #0]
 8002bc4:	4835      	ldr	r0, [pc, #212]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002bc6:	f7fd fa9b 	bl	8000100 <__udivsi3>
 8002bca:	0003      	movs	r3, r0
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	e05d      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bd0:	4b31      	ldr	r3, [pc, #196]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	2238      	movs	r2, #56	@ 0x38
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	2b08      	cmp	r3, #8
 8002bda:	d102      	bne.n	8002be2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bdc:	4b30      	ldr	r3, [pc, #192]	@ (8002ca0 <HAL_RCC_GetSysClockFreq+0x100>)
 8002bde:	613b      	str	r3, [r7, #16]
 8002be0:	e054      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002be2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2238      	movs	r2, #56	@ 0x38
 8002be8:	4013      	ands	r3, r2
 8002bea:	2b10      	cmp	r3, #16
 8002bec:	d138      	bne.n	8002c60 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002bee:	4b2a      	ldr	r3, [pc, #168]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	2203      	movs	r2, #3
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bf8:	4b27      	ldr	r3, [pc, #156]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	091b      	lsrs	r3, r3, #4
 8002bfe:	2207      	movs	r2, #7
 8002c00:	4013      	ands	r3, r2
 8002c02:	3301      	adds	r3, #1
 8002c04:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	d10d      	bne.n	8002c28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c0c:	68b9      	ldr	r1, [r7, #8]
 8002c0e:	4824      	ldr	r0, [pc, #144]	@ (8002ca0 <HAL_RCC_GetSysClockFreq+0x100>)
 8002c10:	f7fd fa76 	bl	8000100 <__udivsi3>
 8002c14:	0003      	movs	r3, r0
 8002c16:	0019      	movs	r1, r3
 8002c18:	4b1f      	ldr	r3, [pc, #124]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	0a1b      	lsrs	r3, r3, #8
 8002c1e:	227f      	movs	r2, #127	@ 0x7f
 8002c20:	4013      	ands	r3, r2
 8002c22:	434b      	muls	r3, r1
 8002c24:	617b      	str	r3, [r7, #20]
        break;
 8002c26:	e00d      	b.n	8002c44 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002c28:	68b9      	ldr	r1, [r7, #8]
 8002c2a:	481c      	ldr	r0, [pc, #112]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c2c:	f7fd fa68 	bl	8000100 <__udivsi3>
 8002c30:	0003      	movs	r3, r0
 8002c32:	0019      	movs	r1, r3
 8002c34:	4b18      	ldr	r3, [pc, #96]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	0a1b      	lsrs	r3, r3, #8
 8002c3a:	227f      	movs	r2, #127	@ 0x7f
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	434b      	muls	r3, r1
 8002c40:	617b      	str	r3, [r7, #20]
        break;
 8002c42:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002c44:	4b14      	ldr	r3, [pc, #80]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	0f5b      	lsrs	r3, r3, #29
 8002c4a:	2207      	movs	r2, #7
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	3301      	adds	r3, #1
 8002c50:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	6978      	ldr	r0, [r7, #20]
 8002c56:	f7fd fa53 	bl	8000100 <__udivsi3>
 8002c5a:	0003      	movs	r3, r0
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	e015      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002c60:	4b0d      	ldr	r3, [pc, #52]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2238      	movs	r2, #56	@ 0x38
 8002c66:	4013      	ands	r3, r2
 8002c68:	2b20      	cmp	r3, #32
 8002c6a:	d103      	bne.n	8002c74 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002c6c:	2380      	movs	r3, #128	@ 0x80
 8002c6e:	021b      	lsls	r3, r3, #8
 8002c70:	613b      	str	r3, [r7, #16]
 8002c72:	e00b      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002c74:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	2238      	movs	r2, #56	@ 0x38
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b18      	cmp	r3, #24
 8002c7e:	d103      	bne.n	8002c88 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002c80:	23fa      	movs	r3, #250	@ 0xfa
 8002c82:	01db      	lsls	r3, r3, #7
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	e001      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002c8c:	693b      	ldr	r3, [r7, #16]
}
 8002c8e:	0018      	movs	r0, r3
 8002c90:	46bd      	mov	sp, r7
 8002c92:	b006      	add	sp, #24
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	46c0      	nop			@ (mov r8, r8)
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	00f42400 	.word	0x00f42400
 8002ca0:	007a1200 	.word	0x007a1200

08002ca4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002cac:	2313      	movs	r3, #19
 8002cae:	18fb      	adds	r3, r7, r3
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cb4:	2312      	movs	r3, #18
 8002cb6:	18fb      	adds	r3, r7, r3
 8002cb8:	2200      	movs	r2, #0
 8002cba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	2380      	movs	r3, #128	@ 0x80
 8002cc2:	029b      	lsls	r3, r3, #10
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	d100      	bne.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002cc8:	e0a3      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cca:	2011      	movs	r0, #17
 8002ccc:	183b      	adds	r3, r7, r0
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cd2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cd6:	2380      	movs	r3, #128	@ 0x80
 8002cd8:	055b      	lsls	r3, r3, #21
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d110      	bne.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cde:	4b7c      	ldr	r3, [pc, #496]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ce0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ce2:	4b7b      	ldr	r3, [pc, #492]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ce4:	2180      	movs	r1, #128	@ 0x80
 8002ce6:	0549      	lsls	r1, r1, #21
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002cec:	4b78      	ldr	r3, [pc, #480]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002cf0:	2380      	movs	r3, #128	@ 0x80
 8002cf2:	055b      	lsls	r3, r3, #21
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60bb      	str	r3, [r7, #8]
 8002cf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cfa:	183b      	adds	r3, r7, r0
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d00:	4b74      	ldr	r3, [pc, #464]	@ (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	4b73      	ldr	r3, [pc, #460]	@ (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d06:	2180      	movs	r1, #128	@ 0x80
 8002d08:	0049      	lsls	r1, r1, #1
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d0e:	f7fe f927 	bl	8000f60 <HAL_GetTick>
 8002d12:	0003      	movs	r3, r0
 8002d14:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d16:	e00b      	b.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d18:	f7fe f922 	bl	8000f60 <HAL_GetTick>
 8002d1c:	0002      	movs	r2, r0
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d904      	bls.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002d26:	2313      	movs	r3, #19
 8002d28:	18fb      	adds	r3, r7, r3
 8002d2a:	2203      	movs	r2, #3
 8002d2c:	701a      	strb	r2, [r3, #0]
        break;
 8002d2e:	e005      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d30:	4b68      	ldr	r3, [pc, #416]	@ (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	2380      	movs	r3, #128	@ 0x80
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4013      	ands	r3, r2
 8002d3a:	d0ed      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002d3c:	2313      	movs	r3, #19
 8002d3e:	18fb      	adds	r3, r7, r3
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d154      	bne.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d46:	4b62      	ldr	r3, [pc, #392]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d4a:	23c0      	movs	r3, #192	@ 0xc0
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4013      	ands	r3, r2
 8002d50:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d019      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	697a      	ldr	r2, [r7, #20]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d014      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d62:	4b5b      	ldr	r3, [pc, #364]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d66:	4a5c      	ldr	r2, [pc, #368]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d6c:	4b58      	ldr	r3, [pc, #352]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d70:	4b57      	ldr	r3, [pc, #348]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d72:	2180      	movs	r1, #128	@ 0x80
 8002d74:	0249      	lsls	r1, r1, #9
 8002d76:	430a      	orrs	r2, r1
 8002d78:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d7a:	4b55      	ldr	r3, [pc, #340]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d7e:	4b54      	ldr	r3, [pc, #336]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d80:	4956      	ldr	r1, [pc, #344]	@ (8002edc <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002d82:	400a      	ands	r2, r1
 8002d84:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d86:	4b52      	ldr	r3, [pc, #328]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	d016      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe f8e4 	bl	8000f60 <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d9c:	e00c      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d9e:	f7fe f8df 	bl	8000f60 <HAL_GetTick>
 8002da2:	0002      	movs	r2, r0
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	4a4d      	ldr	r2, [pc, #308]	@ (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d904      	bls.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002dae:	2313      	movs	r3, #19
 8002db0:	18fb      	adds	r3, r7, r3
 8002db2:	2203      	movs	r2, #3
 8002db4:	701a      	strb	r2, [r3, #0]
            break;
 8002db6:	e004      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002db8:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	d0ed      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002dc2:	2313      	movs	r3, #19
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10a      	bne.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dcc:	4b40      	ldr	r3, [pc, #256]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	4a41      	ldr	r2, [pc, #260]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	0019      	movs	r1, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	695a      	ldr	r2, [r3, #20]
 8002dda:	4b3d      	ldr	r3, [pc, #244]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002de0:	e00c      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002de2:	2312      	movs	r3, #18
 8002de4:	18fb      	adds	r3, r7, r3
 8002de6:	2213      	movs	r2, #19
 8002de8:	18ba      	adds	r2, r7, r2
 8002dea:	7812      	ldrb	r2, [r2, #0]
 8002dec:	701a      	strb	r2, [r3, #0]
 8002dee:	e005      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df0:	2312      	movs	r3, #18
 8002df2:	18fb      	adds	r3, r7, r3
 8002df4:	2213      	movs	r2, #19
 8002df6:	18ba      	adds	r2, r7, r2
 8002df8:	7812      	ldrb	r2, [r2, #0]
 8002dfa:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dfc:	2311      	movs	r3, #17
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d105      	bne.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e06:	4b32      	ldr	r3, [pc, #200]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e0a:	4b31      	ldr	r3, [pc, #196]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e0c:	4935      	ldr	r1, [pc, #212]	@ (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002e0e:	400a      	ands	r2, r1
 8002e10:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2201      	movs	r2, #1
 8002e18:	4013      	ands	r3, r2
 8002e1a:	d009      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e20:	2203      	movs	r2, #3
 8002e22:	4393      	bics	r3, r2
 8002e24:	0019      	movs	r1, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	4b29      	ldr	r3, [pc, #164]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2220      	movs	r2, #32
 8002e36:	4013      	ands	r3, r2
 8002e38:	d009      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e3a:	4b25      	ldr	r3, [pc, #148]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	0019      	movs	r1, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	4b21      	ldr	r3, [pc, #132]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	2380      	movs	r3, #128	@ 0x80
 8002e54:	01db      	lsls	r3, r3, #7
 8002e56:	4013      	ands	r3, r2
 8002e58:	d015      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	0899      	lsrs	r1, r3, #2
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	691a      	ldr	r2, [r3, #16]
 8002e66:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691a      	ldr	r2, [r3, #16]
 8002e70:	2380      	movs	r3, #128	@ 0x80
 8002e72:	05db      	lsls	r3, r3, #23
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d106      	bne.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002e78:	4b15      	ldr	r3, [pc, #84]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	4b14      	ldr	r3, [pc, #80]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e7e:	2180      	movs	r1, #128	@ 0x80
 8002e80:	0249      	lsls	r1, r1, #9
 8002e82:	430a      	orrs	r2, r1
 8002e84:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	2380      	movs	r3, #128	@ 0x80
 8002e8c:	011b      	lsls	r3, r3, #4
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d016      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002e92:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e96:	4a15      	ldr	r2, [pc, #84]	@ (8002eec <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	0019      	movs	r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68da      	ldr	r2, [r3, #12]
 8002ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	68da      	ldr	r2, [r3, #12]
 8002eaa:	2380      	movs	r3, #128	@ 0x80
 8002eac:	01db      	lsls	r3, r3, #7
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d106      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002eb2:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002eb4:	68da      	ldr	r2, [r3, #12]
 8002eb6:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002eb8:	2180      	movs	r1, #128	@ 0x80
 8002eba:	0249      	lsls	r1, r1, #9
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002ec0:	2312      	movs	r3, #18
 8002ec2:	18fb      	adds	r3, r7, r3
 8002ec4:	781b      	ldrb	r3, [r3, #0]
}
 8002ec6:	0018      	movs	r0, r3
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	b006      	add	sp, #24
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	46c0      	nop			@ (mov r8, r8)
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	40007000 	.word	0x40007000
 8002ed8:	fffffcff 	.word	0xfffffcff
 8002edc:	fffeffff 	.word	0xfffeffff
 8002ee0:	00001388 	.word	0x00001388
 8002ee4:	efffffff 	.word	0xefffffff
 8002ee8:	ffffcfff 	.word	0xffffcfff
 8002eec:	ffff3fff 	.word	0xffff3fff

08002ef0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e04a      	b.n	8002f98 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	223d      	movs	r2, #61	@ 0x3d
 8002f06:	5c9b      	ldrb	r3, [r3, r2]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d107      	bne.n	8002f1e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	223c      	movs	r2, #60	@ 0x3c
 8002f12:	2100      	movs	r1, #0
 8002f14:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f7fd fe33 	bl	8000b84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	223d      	movs	r2, #61	@ 0x3d
 8002f22:	2102      	movs	r1, #2
 8002f24:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	0019      	movs	r1, r3
 8002f30:	0010      	movs	r0, r2
 8002f32:	f000 fc19 	bl	8003768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2248      	movs	r2, #72	@ 0x48
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	223e      	movs	r2, #62	@ 0x3e
 8002f42:	2101      	movs	r1, #1
 8002f44:	5499      	strb	r1, [r3, r2]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	223f      	movs	r2, #63	@ 0x3f
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	5499      	strb	r1, [r3, r2]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2240      	movs	r2, #64	@ 0x40
 8002f52:	2101      	movs	r1, #1
 8002f54:	5499      	strb	r1, [r3, r2]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2241      	movs	r2, #65	@ 0x41
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	5499      	strb	r1, [r3, r2]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2242      	movs	r2, #66	@ 0x42
 8002f62:	2101      	movs	r1, #1
 8002f64:	5499      	strb	r1, [r3, r2]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2243      	movs	r2, #67	@ 0x43
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2244      	movs	r2, #68	@ 0x44
 8002f72:	2101      	movs	r1, #1
 8002f74:	5499      	strb	r1, [r3, r2]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2245      	movs	r2, #69	@ 0x45
 8002f7a:	2101      	movs	r1, #1
 8002f7c:	5499      	strb	r1, [r3, r2]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2246      	movs	r2, #70	@ 0x46
 8002f82:	2101      	movs	r1, #1
 8002f84:	5499      	strb	r1, [r3, r2]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2247      	movs	r2, #71	@ 0x47
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	223d      	movs	r2, #61	@ 0x3d
 8002f92:	2101      	movs	r1, #1
 8002f94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	0018      	movs	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	b002      	add	sp, #8
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e04a      	b.n	8003048 <HAL_TIM_OC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	223d      	movs	r2, #61	@ 0x3d
 8002fb6:	5c9b      	ldrb	r3, [r3, r2]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d107      	bne.n	8002fce <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	223c      	movs	r2, #60	@ 0x3c
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f000 f841 	bl	8003050 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	223d      	movs	r2, #61	@ 0x3d
 8002fd2:	2102      	movs	r1, #2
 8002fd4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	3304      	adds	r3, #4
 8002fde:	0019      	movs	r1, r3
 8002fe0:	0010      	movs	r0, r2
 8002fe2:	f000 fbc1 	bl	8003768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2248      	movs	r2, #72	@ 0x48
 8002fea:	2101      	movs	r1, #1
 8002fec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	223e      	movs	r2, #62	@ 0x3e
 8002ff2:	2101      	movs	r1, #1
 8002ff4:	5499      	strb	r1, [r3, r2]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	223f      	movs	r2, #63	@ 0x3f
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	5499      	strb	r1, [r3, r2]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2240      	movs	r2, #64	@ 0x40
 8003002:	2101      	movs	r1, #1
 8003004:	5499      	strb	r1, [r3, r2]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2241      	movs	r2, #65	@ 0x41
 800300a:	2101      	movs	r1, #1
 800300c:	5499      	strb	r1, [r3, r2]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2242      	movs	r2, #66	@ 0x42
 8003012:	2101      	movs	r1, #1
 8003014:	5499      	strb	r1, [r3, r2]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2243      	movs	r2, #67	@ 0x43
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2244      	movs	r2, #68	@ 0x44
 8003022:	2101      	movs	r1, #1
 8003024:	5499      	strb	r1, [r3, r2]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2245      	movs	r2, #69	@ 0x45
 800302a:	2101      	movs	r1, #1
 800302c:	5499      	strb	r1, [r3, r2]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2246      	movs	r2, #70	@ 0x46
 8003032:	2101      	movs	r1, #1
 8003034:	5499      	strb	r1, [r3, r2]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2247      	movs	r2, #71	@ 0x47
 800303a:	2101      	movs	r1, #1
 800303c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	223d      	movs	r2, #61	@ 0x3d
 8003042:	2101      	movs	r1, #1
 8003044:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	0018      	movs	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	b002      	add	sp, #8
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003058:	46c0      	nop			@ (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	b002      	add	sp, #8
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800306a:	230f      	movs	r3, #15
 800306c:	18fb      	adds	r3, r7, r3
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d108      	bne.n	800308a <HAL_TIM_OC_Start_IT+0x2a>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	223e      	movs	r2, #62	@ 0x3e
 800307c:	5c9b      	ldrb	r3, [r3, r2]
 800307e:	b2db      	uxtb	r3, r3
 8003080:	3b01      	subs	r3, #1
 8003082:	1e5a      	subs	r2, r3, #1
 8003084:	4193      	sbcs	r3, r2
 8003086:	b2db      	uxtb	r3, r3
 8003088:	e037      	b.n	80030fa <HAL_TIM_OC_Start_IT+0x9a>
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	2b04      	cmp	r3, #4
 800308e:	d108      	bne.n	80030a2 <HAL_TIM_OC_Start_IT+0x42>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	223f      	movs	r2, #63	@ 0x3f
 8003094:	5c9b      	ldrb	r3, [r3, r2]
 8003096:	b2db      	uxtb	r3, r3
 8003098:	3b01      	subs	r3, #1
 800309a:	1e5a      	subs	r2, r3, #1
 800309c:	4193      	sbcs	r3, r2
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	e02b      	b.n	80030fa <HAL_TIM_OC_Start_IT+0x9a>
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b08      	cmp	r3, #8
 80030a6:	d108      	bne.n	80030ba <HAL_TIM_OC_Start_IT+0x5a>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2240      	movs	r2, #64	@ 0x40
 80030ac:	5c9b      	ldrb	r3, [r3, r2]
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	3b01      	subs	r3, #1
 80030b2:	1e5a      	subs	r2, r3, #1
 80030b4:	4193      	sbcs	r3, r2
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	e01f      	b.n	80030fa <HAL_TIM_OC_Start_IT+0x9a>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b0c      	cmp	r3, #12
 80030be:	d108      	bne.n	80030d2 <HAL_TIM_OC_Start_IT+0x72>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2241      	movs	r2, #65	@ 0x41
 80030c4:	5c9b      	ldrb	r3, [r3, r2]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	3b01      	subs	r3, #1
 80030ca:	1e5a      	subs	r2, r3, #1
 80030cc:	4193      	sbcs	r3, r2
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	e013      	b.n	80030fa <HAL_TIM_OC_Start_IT+0x9a>
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	2b10      	cmp	r3, #16
 80030d6:	d108      	bne.n	80030ea <HAL_TIM_OC_Start_IT+0x8a>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2242      	movs	r2, #66	@ 0x42
 80030dc:	5c9b      	ldrb	r3, [r3, r2]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	1e5a      	subs	r2, r3, #1
 80030e4:	4193      	sbcs	r3, r2
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	e007      	b.n	80030fa <HAL_TIM_OC_Start_IT+0x9a>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2243      	movs	r2, #67	@ 0x43
 80030ee:	5c9b      	ldrb	r3, [r3, r2]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	3b01      	subs	r3, #1
 80030f4:	1e5a      	subs	r2, r3, #1
 80030f6:	4193      	sbcs	r3, r2
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_TIM_OC_Start_IT+0xa2>
  {
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e0be      	b.n	8003280 <HAL_TIM_OC_Start_IT+0x220>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d104      	bne.n	8003112 <HAL_TIM_OC_Start_IT+0xb2>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	223e      	movs	r2, #62	@ 0x3e
 800310c:	2102      	movs	r1, #2
 800310e:	5499      	strb	r1, [r3, r2]
 8003110:	e023      	b.n	800315a <HAL_TIM_OC_Start_IT+0xfa>
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	2b04      	cmp	r3, #4
 8003116:	d104      	bne.n	8003122 <HAL_TIM_OC_Start_IT+0xc2>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	223f      	movs	r2, #63	@ 0x3f
 800311c:	2102      	movs	r1, #2
 800311e:	5499      	strb	r1, [r3, r2]
 8003120:	e01b      	b.n	800315a <HAL_TIM_OC_Start_IT+0xfa>
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	2b08      	cmp	r3, #8
 8003126:	d104      	bne.n	8003132 <HAL_TIM_OC_Start_IT+0xd2>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2240      	movs	r2, #64	@ 0x40
 800312c:	2102      	movs	r1, #2
 800312e:	5499      	strb	r1, [r3, r2]
 8003130:	e013      	b.n	800315a <HAL_TIM_OC_Start_IT+0xfa>
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	2b0c      	cmp	r3, #12
 8003136:	d104      	bne.n	8003142 <HAL_TIM_OC_Start_IT+0xe2>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2241      	movs	r2, #65	@ 0x41
 800313c:	2102      	movs	r1, #2
 800313e:	5499      	strb	r1, [r3, r2]
 8003140:	e00b      	b.n	800315a <HAL_TIM_OC_Start_IT+0xfa>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2b10      	cmp	r3, #16
 8003146:	d104      	bne.n	8003152 <HAL_TIM_OC_Start_IT+0xf2>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2242      	movs	r2, #66	@ 0x42
 800314c:	2102      	movs	r1, #2
 800314e:	5499      	strb	r1, [r3, r2]
 8003150:	e003      	b.n	800315a <HAL_TIM_OC_Start_IT+0xfa>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2243      	movs	r2, #67	@ 0x43
 8003156:	2102      	movs	r1, #2
 8003158:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b0c      	cmp	r3, #12
 800315e:	d02a      	beq.n	80031b6 <HAL_TIM_OC_Start_IT+0x156>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2b0c      	cmp	r3, #12
 8003164:	d830      	bhi.n	80031c8 <HAL_TIM_OC_Start_IT+0x168>
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	2b08      	cmp	r3, #8
 800316a:	d01b      	beq.n	80031a4 <HAL_TIM_OC_Start_IT+0x144>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	2b08      	cmp	r3, #8
 8003170:	d82a      	bhi.n	80031c8 <HAL_TIM_OC_Start_IT+0x168>
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <HAL_TIM_OC_Start_IT+0x120>
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	2b04      	cmp	r3, #4
 800317c:	d009      	beq.n	8003192 <HAL_TIM_OC_Start_IT+0x132>
 800317e:	e023      	b.n	80031c8 <HAL_TIM_OC_Start_IT+0x168>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2102      	movs	r1, #2
 800318c:	430a      	orrs	r2, r1
 800318e:	60da      	str	r2, [r3, #12]
      break;
 8003190:	e01f      	b.n	80031d2 <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68da      	ldr	r2, [r3, #12]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2104      	movs	r1, #4
 800319e:	430a      	orrs	r2, r1
 80031a0:	60da      	str	r2, [r3, #12]
      break;
 80031a2:	e016      	b.n	80031d2 <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68da      	ldr	r2, [r3, #12]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2108      	movs	r1, #8
 80031b0:	430a      	orrs	r2, r1
 80031b2:	60da      	str	r2, [r3, #12]
      break;
 80031b4:	e00d      	b.n	80031d2 <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68da      	ldr	r2, [r3, #12]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2110      	movs	r1, #16
 80031c2:	430a      	orrs	r2, r1
 80031c4:	60da      	str	r2, [r3, #12]
      break;
 80031c6:	e004      	b.n	80031d2 <HAL_TIM_OC_Start_IT+0x172>
    }

    default:
      status = HAL_ERROR;
 80031c8:	230f      	movs	r3, #15
 80031ca:	18fb      	adds	r3, r7, r3
 80031cc:	2201      	movs	r2, #1
 80031ce:	701a      	strb	r2, [r3, #0]
      break;
 80031d0:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80031d2:	230f      	movs	r3, #15
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d14e      	bne.n	800327a <HAL_TIM_OC_Start_IT+0x21a>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6839      	ldr	r1, [r7, #0]
 80031e2:	2201      	movs	r2, #1
 80031e4:	0018      	movs	r0, r3
 80031e6:	f000 fe71 	bl	8003ecc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a26      	ldr	r2, [pc, #152]	@ (8003288 <HAL_TIM_OC_Start_IT+0x228>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d009      	beq.n	8003208 <HAL_TIM_OC_Start_IT+0x1a8>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a24      	ldr	r2, [pc, #144]	@ (800328c <HAL_TIM_OC_Start_IT+0x22c>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d004      	beq.n	8003208 <HAL_TIM_OC_Start_IT+0x1a8>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a23      	ldr	r2, [pc, #140]	@ (8003290 <HAL_TIM_OC_Start_IT+0x230>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d101      	bne.n	800320c <HAL_TIM_OC_Start_IT+0x1ac>
 8003208:	2301      	movs	r3, #1
 800320a:	e000      	b.n	800320e <HAL_TIM_OC_Start_IT+0x1ae>
 800320c:	2300      	movs	r3, #0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d008      	beq.n	8003224 <HAL_TIM_OC_Start_IT+0x1c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2180      	movs	r1, #128	@ 0x80
 800321e:	0209      	lsls	r1, r1, #8
 8003220:	430a      	orrs	r2, r1
 8003222:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a17      	ldr	r2, [pc, #92]	@ (8003288 <HAL_TIM_OC_Start_IT+0x228>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d004      	beq.n	8003238 <HAL_TIM_OC_Start_IT+0x1d8>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a18      	ldr	r2, [pc, #96]	@ (8003294 <HAL_TIM_OC_Start_IT+0x234>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d116      	bne.n	8003266 <HAL_TIM_OC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	4a16      	ldr	r2, [pc, #88]	@ (8003298 <HAL_TIM_OC_Start_IT+0x238>)
 8003240:	4013      	ands	r3, r2
 8003242:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	2b06      	cmp	r3, #6
 8003248:	d016      	beq.n	8003278 <HAL_TIM_OC_Start_IT+0x218>
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	2380      	movs	r3, #128	@ 0x80
 800324e:	025b      	lsls	r3, r3, #9
 8003250:	429a      	cmp	r2, r3
 8003252:	d011      	beq.n	8003278 <HAL_TIM_OC_Start_IT+0x218>
      {
        __HAL_TIM_ENABLE(htim);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2101      	movs	r1, #1
 8003260:	430a      	orrs	r2, r1
 8003262:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003264:	e008      	b.n	8003278 <HAL_TIM_OC_Start_IT+0x218>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2101      	movs	r1, #1
 8003272:	430a      	orrs	r2, r1
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	e000      	b.n	800327a <HAL_TIM_OC_Start_IT+0x21a>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003278:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 800327a:	230f      	movs	r3, #15
 800327c:	18fb      	adds	r3, r7, r3
 800327e:	781b      	ldrb	r3, [r3, #0]
}
 8003280:	0018      	movs	r0, r3
 8003282:	46bd      	mov	sp, r7
 8003284:	b004      	add	sp, #16
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40012c00 	.word	0x40012c00
 800328c:	40014400 	.word	0x40014400
 8003290:	40014800 	.word	0x40014800
 8003294:	40000400 	.word	0x40000400
 8003298:	00010007 	.word	0x00010007

0800329c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2202      	movs	r2, #2
 80032b8:	4013      	ands	r3, r2
 80032ba:	d021      	beq.n	8003300 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2202      	movs	r2, #2
 80032c0:	4013      	ands	r3, r2
 80032c2:	d01d      	beq.n	8003300 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2203      	movs	r2, #3
 80032ca:	4252      	negs	r2, r2
 80032cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	2203      	movs	r2, #3
 80032dc:	4013      	ands	r3, r2
 80032de:	d004      	beq.n	80032ea <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	0018      	movs	r0, r3
 80032e4:	f000 fa28 	bl	8003738 <HAL_TIM_IC_CaptureCallback>
 80032e8:	e007      	b.n	80032fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	0018      	movs	r0, r3
 80032ee:	f000 fa1b 	bl	8003728 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	0018      	movs	r0, r3
 80032f6:	f000 fa27 	bl	8003748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2204      	movs	r2, #4
 8003304:	4013      	ands	r3, r2
 8003306:	d022      	beq.n	800334e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2204      	movs	r2, #4
 800330c:	4013      	ands	r3, r2
 800330e:	d01e      	beq.n	800334e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2205      	movs	r2, #5
 8003316:	4252      	negs	r2, r2
 8003318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2202      	movs	r2, #2
 800331e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	699a      	ldr	r2, [r3, #24]
 8003326:	23c0      	movs	r3, #192	@ 0xc0
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	4013      	ands	r3, r2
 800332c:	d004      	beq.n	8003338 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	0018      	movs	r0, r3
 8003332:	f000 fa01 	bl	8003738 <HAL_TIM_IC_CaptureCallback>
 8003336:	e007      	b.n	8003348 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	0018      	movs	r0, r3
 800333c:	f000 f9f4 	bl	8003728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	0018      	movs	r0, r3
 8003344:	f000 fa00 	bl	8003748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	2208      	movs	r2, #8
 8003352:	4013      	ands	r3, r2
 8003354:	d021      	beq.n	800339a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2208      	movs	r2, #8
 800335a:	4013      	ands	r3, r2
 800335c:	d01d      	beq.n	800339a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2209      	movs	r2, #9
 8003364:	4252      	negs	r2, r2
 8003366:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2204      	movs	r2, #4
 800336c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	2203      	movs	r2, #3
 8003376:	4013      	ands	r3, r2
 8003378:	d004      	beq.n	8003384 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	0018      	movs	r0, r3
 800337e:	f000 f9db 	bl	8003738 <HAL_TIM_IC_CaptureCallback>
 8003382:	e007      	b.n	8003394 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	0018      	movs	r0, r3
 8003388:	f000 f9ce 	bl	8003728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	0018      	movs	r0, r3
 8003390:	f000 f9da 	bl	8003748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2210      	movs	r2, #16
 800339e:	4013      	ands	r3, r2
 80033a0:	d022      	beq.n	80033e8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2210      	movs	r2, #16
 80033a6:	4013      	ands	r3, r2
 80033a8:	d01e      	beq.n	80033e8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2211      	movs	r2, #17
 80033b0:	4252      	negs	r2, r2
 80033b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2208      	movs	r2, #8
 80033b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	69da      	ldr	r2, [r3, #28]
 80033c0:	23c0      	movs	r3, #192	@ 0xc0
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4013      	ands	r3, r2
 80033c6:	d004      	beq.n	80033d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	0018      	movs	r0, r3
 80033cc:	f000 f9b4 	bl	8003738 <HAL_TIM_IC_CaptureCallback>
 80033d0:	e007      	b.n	80033e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	0018      	movs	r0, r3
 80033d6:	f000 f9a7 	bl	8003728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	0018      	movs	r0, r3
 80033de:	f000 f9b3 	bl	8003748 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	2201      	movs	r2, #1
 80033ec:	4013      	ands	r3, r2
 80033ee:	d00c      	beq.n	800340a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2201      	movs	r2, #1
 80033f4:	4013      	ands	r3, r2
 80033f6:	d008      	beq.n	800340a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2202      	movs	r2, #2
 80033fe:	4252      	negs	r2, r2
 8003400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	0018      	movs	r0, r3
 8003406:	f000 f987 	bl	8003718 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	2280      	movs	r2, #128	@ 0x80
 800340e:	4013      	ands	r3, r2
 8003410:	d104      	bne.n	800341c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	2380      	movs	r3, #128	@ 0x80
 8003416:	019b      	lsls	r3, r3, #6
 8003418:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800341a:	d00b      	beq.n	8003434 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2280      	movs	r2, #128	@ 0x80
 8003420:	4013      	ands	r3, r2
 8003422:	d007      	beq.n	8003434 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a1e      	ldr	r2, [pc, #120]	@ (80034a4 <HAL_TIM_IRQHandler+0x208>)
 800342a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	0018      	movs	r0, r3
 8003430:	f000 fdda 	bl	8003fe8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003434:	68ba      	ldr	r2, [r7, #8]
 8003436:	2380      	movs	r3, #128	@ 0x80
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	4013      	ands	r3, r2
 800343c:	d00b      	beq.n	8003456 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2280      	movs	r2, #128	@ 0x80
 8003442:	4013      	ands	r3, r2
 8003444:	d007      	beq.n	8003456 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a17      	ldr	r2, [pc, #92]	@ (80034a8 <HAL_TIM_IRQHandler+0x20c>)
 800344c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	0018      	movs	r0, r3
 8003452:	f000 fdd1 	bl	8003ff8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2240      	movs	r2, #64	@ 0x40
 800345a:	4013      	ands	r3, r2
 800345c:	d00c      	beq.n	8003478 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2240      	movs	r2, #64	@ 0x40
 8003462:	4013      	ands	r3, r2
 8003464:	d008      	beq.n	8003478 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2241      	movs	r2, #65	@ 0x41
 800346c:	4252      	negs	r2, r2
 800346e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	0018      	movs	r0, r3
 8003474:	f000 f970 	bl	8003758 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	2220      	movs	r2, #32
 800347c:	4013      	ands	r3, r2
 800347e:	d00c      	beq.n	800349a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2220      	movs	r2, #32
 8003484:	4013      	ands	r3, r2
 8003486:	d008      	beq.n	800349a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2221      	movs	r2, #33	@ 0x21
 800348e:	4252      	negs	r2, r2
 8003490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	0018      	movs	r0, r3
 8003496:	f000 fd9f 	bl	8003fd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800349a:	46c0      	nop			@ (mov r8, r8)
 800349c:	46bd      	mov	sp, r7
 800349e:	b004      	add	sp, #16
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	46c0      	nop			@ (mov r8, r8)
 80034a4:	ffffdf7f 	.word	0xffffdf7f
 80034a8:	fffffeff 	.word	0xfffffeff

080034ac <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b8:	2317      	movs	r3, #23
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	223c      	movs	r2, #60	@ 0x3c
 80034c4:	5c9b      	ldrb	r3, [r3, r2]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_TIM_OC_ConfigChannel+0x22>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e048      	b.n	8003560 <HAL_TIM_OC_ConfigChannel+0xb4>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	223c      	movs	r2, #60	@ 0x3c
 80034d2:	2101      	movs	r1, #1
 80034d4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b14      	cmp	r3, #20
 80034da:	d835      	bhi.n	8003548 <HAL_TIM_OC_ConfigChannel+0x9c>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	009a      	lsls	r2, r3, #2
 80034e0:	4b21      	ldr	r3, [pc, #132]	@ (8003568 <HAL_TIM_OC_ConfigChannel+0xbc>)
 80034e2:	18d3      	adds	r3, r2, r3
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68ba      	ldr	r2, [r7, #8]
 80034ee:	0011      	movs	r1, r2
 80034f0:	0018      	movs	r0, r3
 80034f2:	f000 f9b3 	bl	800385c <TIM_OC1_SetConfig>
      break;
 80034f6:	e02c      	b.n	8003552 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	0011      	movs	r1, r2
 8003500:	0018      	movs	r0, r3
 8003502:	f000 fa2b 	bl	800395c <TIM_OC2_SetConfig>
      break;
 8003506:	e024      	b.n	8003552 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	0011      	movs	r1, r2
 8003510:	0018      	movs	r0, r3
 8003512:	f000 faa1 	bl	8003a58 <TIM_OC3_SetConfig>
      break;
 8003516:	e01c      	b.n	8003552 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	0011      	movs	r1, r2
 8003520:	0018      	movs	r0, r3
 8003522:	f000 fb1b 	bl	8003b5c <TIM_OC4_SetConfig>
      break;
 8003526:	e014      	b.n	8003552 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	0011      	movs	r1, r2
 8003530:	0018      	movs	r0, r3
 8003532:	f000 fb77 	bl	8003c24 <TIM_OC5_SetConfig>
      break;
 8003536:	e00c      	b.n	8003552 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	0011      	movs	r1, r2
 8003540:	0018      	movs	r0, r3
 8003542:	f000 fbc9 	bl	8003cd8 <TIM_OC6_SetConfig>
      break;
 8003546:	e004      	b.n	8003552 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003548:	2317      	movs	r3, #23
 800354a:	18fb      	adds	r3, r7, r3
 800354c:	2201      	movs	r2, #1
 800354e:	701a      	strb	r2, [r3, #0]
      break;
 8003550:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	223c      	movs	r2, #60	@ 0x3c
 8003556:	2100      	movs	r1, #0
 8003558:	5499      	strb	r1, [r3, r2]

  return status;
 800355a:	2317      	movs	r3, #23
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	781b      	ldrb	r3, [r3, #0]
}
 8003560:	0018      	movs	r0, r3
 8003562:	46bd      	mov	sp, r7
 8003564:	b006      	add	sp, #24
 8003566:	bd80      	pop	{r7, pc}
 8003568:	080040dc 	.word	0x080040dc

0800356c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003576:	230f      	movs	r3, #15
 8003578:	18fb      	adds	r3, r7, r3
 800357a:	2200      	movs	r2, #0
 800357c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	223c      	movs	r2, #60	@ 0x3c
 8003582:	5c9b      	ldrb	r3, [r3, r2]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_TIM_ConfigClockSource+0x20>
 8003588:	2302      	movs	r3, #2
 800358a:	e0bc      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x19a>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	223c      	movs	r2, #60	@ 0x3c
 8003590:	2101      	movs	r1, #1
 8003592:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	223d      	movs	r2, #61	@ 0x3d
 8003598:	2102      	movs	r1, #2
 800359a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	4a5a      	ldr	r2, [pc, #360]	@ (8003710 <HAL_TIM_ConfigClockSource+0x1a4>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	4a59      	ldr	r2, [pc, #356]	@ (8003714 <HAL_TIM_ConfigClockSource+0x1a8>)
 80035b0:	4013      	ands	r3, r2
 80035b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68ba      	ldr	r2, [r7, #8]
 80035ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2280      	movs	r2, #128	@ 0x80
 80035c2:	0192      	lsls	r2, r2, #6
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d040      	beq.n	800364a <HAL_TIM_ConfigClockSource+0xde>
 80035c8:	2280      	movs	r2, #128	@ 0x80
 80035ca:	0192      	lsls	r2, r2, #6
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d900      	bls.n	80035d2 <HAL_TIM_ConfigClockSource+0x66>
 80035d0:	e088      	b.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 80035d2:	2280      	movs	r2, #128	@ 0x80
 80035d4:	0152      	lsls	r2, r2, #5
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d100      	bne.n	80035dc <HAL_TIM_ConfigClockSource+0x70>
 80035da:	e088      	b.n	80036ee <HAL_TIM_ConfigClockSource+0x182>
 80035dc:	2280      	movs	r2, #128	@ 0x80
 80035de:	0152      	lsls	r2, r2, #5
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d900      	bls.n	80035e6 <HAL_TIM_ConfigClockSource+0x7a>
 80035e4:	e07e      	b.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 80035e6:	2b70      	cmp	r3, #112	@ 0x70
 80035e8:	d018      	beq.n	800361c <HAL_TIM_ConfigClockSource+0xb0>
 80035ea:	d900      	bls.n	80035ee <HAL_TIM_ConfigClockSource+0x82>
 80035ec:	e07a      	b.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 80035ee:	2b60      	cmp	r3, #96	@ 0x60
 80035f0:	d04f      	beq.n	8003692 <HAL_TIM_ConfigClockSource+0x126>
 80035f2:	d900      	bls.n	80035f6 <HAL_TIM_ConfigClockSource+0x8a>
 80035f4:	e076      	b.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 80035f6:	2b50      	cmp	r3, #80	@ 0x50
 80035f8:	d03b      	beq.n	8003672 <HAL_TIM_ConfigClockSource+0x106>
 80035fa:	d900      	bls.n	80035fe <HAL_TIM_ConfigClockSource+0x92>
 80035fc:	e072      	b.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 80035fe:	2b40      	cmp	r3, #64	@ 0x40
 8003600:	d057      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0x146>
 8003602:	d900      	bls.n	8003606 <HAL_TIM_ConfigClockSource+0x9a>
 8003604:	e06e      	b.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 8003606:	2b30      	cmp	r3, #48	@ 0x30
 8003608:	d063      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x166>
 800360a:	d86b      	bhi.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 800360c:	2b20      	cmp	r3, #32
 800360e:	d060      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x166>
 8003610:	d868      	bhi.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
 8003612:	2b00      	cmp	r3, #0
 8003614:	d05d      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x166>
 8003616:	2b10      	cmp	r3, #16
 8003618:	d05b      	beq.n	80036d2 <HAL_TIM_ConfigClockSource+0x166>
 800361a:	e063      	b.n	80036e4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800362c:	f000 fc2e 	bl	8003e8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2277      	movs	r2, #119	@ 0x77
 800363c:	4313      	orrs	r3, r2
 800363e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	609a      	str	r2, [r3, #8]
      break;
 8003648:	e052      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800365a:	f000 fc17 	bl	8003e8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2180      	movs	r1, #128	@ 0x80
 800366a:	01c9      	lsls	r1, r1, #7
 800366c:	430a      	orrs	r2, r1
 800366e:	609a      	str	r2, [r3, #8]
      break;
 8003670:	e03e      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800367e:	001a      	movs	r2, r3
 8003680:	f000 fb88 	bl	8003d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2150      	movs	r1, #80	@ 0x50
 800368a:	0018      	movs	r0, r3
 800368c:	f000 fbe2 	bl	8003e54 <TIM_ITRx_SetConfig>
      break;
 8003690:	e02e      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800369e:	001a      	movs	r2, r3
 80036a0:	f000 fba6 	bl	8003df0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2160      	movs	r1, #96	@ 0x60
 80036aa:	0018      	movs	r0, r3
 80036ac:	f000 fbd2 	bl	8003e54 <TIM_ITRx_SetConfig>
      break;
 80036b0:	e01e      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036be:	001a      	movs	r2, r3
 80036c0:	f000 fb68 	bl	8003d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2140      	movs	r1, #64	@ 0x40
 80036ca:	0018      	movs	r0, r3
 80036cc:	f000 fbc2 	bl	8003e54 <TIM_ITRx_SetConfig>
      break;
 80036d0:	e00e      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	0019      	movs	r1, r3
 80036dc:	0010      	movs	r0, r2
 80036de:	f000 fbb9 	bl	8003e54 <TIM_ITRx_SetConfig>
      break;
 80036e2:	e005      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80036e4:	230f      	movs	r3, #15
 80036e6:	18fb      	adds	r3, r7, r3
 80036e8:	2201      	movs	r2, #1
 80036ea:	701a      	strb	r2, [r3, #0]
      break;
 80036ec:	e000      	b.n	80036f0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80036ee:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	223d      	movs	r2, #61	@ 0x3d
 80036f4:	2101      	movs	r1, #1
 80036f6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	223c      	movs	r2, #60	@ 0x3c
 80036fc:	2100      	movs	r1, #0
 80036fe:	5499      	strb	r1, [r3, r2]

  return status;
 8003700:	230f      	movs	r3, #15
 8003702:	18fb      	adds	r3, r7, r3
 8003704:	781b      	ldrb	r3, [r3, #0]
}
 8003706:	0018      	movs	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	b004      	add	sp, #16
 800370c:	bd80      	pop	{r7, pc}
 800370e:	46c0      	nop			@ (mov r8, r8)
 8003710:	ffceff88 	.word	0xffceff88
 8003714:	ffff00ff 	.word	0xffff00ff

08003718 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003720:	46c0      	nop			@ (mov r8, r8)
 8003722:	46bd      	mov	sp, r7
 8003724:	b002      	add	sp, #8
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003730:	46c0      	nop			@ (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b002      	add	sp, #8
 8003736:	bd80      	pop	{r7, pc}

08003738 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003740:	46c0      	nop			@ (mov r8, r8)
 8003742:	46bd      	mov	sp, r7
 8003744:	b002      	add	sp, #8
 8003746:	bd80      	pop	{r7, pc}

08003748 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003750:	46c0      	nop			@ (mov r8, r8)
 8003752:	46bd      	mov	sp, r7
 8003754:	b002      	add	sp, #8
 8003756:	bd80      	pop	{r7, pc}

08003758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003760:	46c0      	nop			@ (mov r8, r8)
 8003762:	46bd      	mov	sp, r7
 8003764:	b002      	add	sp, #8
 8003766:	bd80      	pop	{r7, pc}

08003768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a32      	ldr	r2, [pc, #200]	@ (8003844 <TIM_Base_SetConfig+0xdc>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d003      	beq.n	8003788 <TIM_Base_SetConfig+0x20>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a31      	ldr	r2, [pc, #196]	@ (8003848 <TIM_Base_SetConfig+0xe0>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d108      	bne.n	800379a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2270      	movs	r2, #112	@ 0x70
 800378c:	4393      	bics	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a29      	ldr	r2, [pc, #164]	@ (8003844 <TIM_Base_SetConfig+0xdc>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d00f      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a28      	ldr	r2, [pc, #160]	@ (8003848 <TIM_Base_SetConfig+0xe0>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00b      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a27      	ldr	r2, [pc, #156]	@ (800384c <TIM_Base_SetConfig+0xe4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d007      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a26      	ldr	r2, [pc, #152]	@ (8003850 <TIM_Base_SetConfig+0xe8>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d003      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a25      	ldr	r2, [pc, #148]	@ (8003854 <TIM_Base_SetConfig+0xec>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d108      	bne.n	80037d4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4a24      	ldr	r2, [pc, #144]	@ (8003858 <TIM_Base_SetConfig+0xf0>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2280      	movs	r2, #128	@ 0x80
 80037d8:	4393      	bics	r3, r2
 80037da:	001a      	movs	r2, r3
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a11      	ldr	r2, [pc, #68]	@ (8003844 <TIM_Base_SetConfig+0xdc>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d007      	beq.n	8003812 <TIM_Base_SetConfig+0xaa>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a12      	ldr	r2, [pc, #72]	@ (8003850 <TIM_Base_SetConfig+0xe8>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d003      	beq.n	8003812 <TIM_Base_SetConfig+0xaa>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a11      	ldr	r2, [pc, #68]	@ (8003854 <TIM_Base_SetConfig+0xec>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d103      	bne.n	800381a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	691a      	ldr	r2, [r3, #16]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	2201      	movs	r2, #1
 8003826:	4013      	ands	r3, r2
 8003828:	2b01      	cmp	r3, #1
 800382a:	d106      	bne.n	800383a <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	2201      	movs	r2, #1
 8003832:	4393      	bics	r3, r2
 8003834:	001a      	movs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	611a      	str	r2, [r3, #16]
  }
}
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	46bd      	mov	sp, r7
 800383e:	b004      	add	sp, #16
 8003840:	bd80      	pop	{r7, pc}
 8003842:	46c0      	nop			@ (mov r8, r8)
 8003844:	40012c00 	.word	0x40012c00
 8003848:	40000400 	.word	0x40000400
 800384c:	40002000 	.word	0x40002000
 8003850:	40014400 	.word	0x40014400
 8003854:	40014800 	.word	0x40014800
 8003858:	fffffcff 	.word	0xfffffcff

0800385c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	2201      	movs	r2, #1
 8003872:	4393      	bics	r3, r2
 8003874:	001a      	movs	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4a2e      	ldr	r2, [pc, #184]	@ (8003944 <TIM_OC1_SetConfig+0xe8>)
 800388a:	4013      	ands	r3, r2
 800388c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2203      	movs	r2, #3
 8003892:	4393      	bics	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2202      	movs	r2, #2
 80038a4:	4393      	bics	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a24      	ldr	r2, [pc, #144]	@ (8003948 <TIM_OC1_SetConfig+0xec>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d007      	beq.n	80038ca <TIM_OC1_SetConfig+0x6e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a23      	ldr	r2, [pc, #140]	@ (800394c <TIM_OC1_SetConfig+0xf0>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d003      	beq.n	80038ca <TIM_OC1_SetConfig+0x6e>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a22      	ldr	r2, [pc, #136]	@ (8003950 <TIM_OC1_SetConfig+0xf4>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d10c      	bne.n	80038e4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2208      	movs	r2, #8
 80038ce:	4393      	bics	r3, r2
 80038d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	4313      	orrs	r3, r2
 80038da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	2204      	movs	r2, #4
 80038e0:	4393      	bics	r3, r2
 80038e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a18      	ldr	r2, [pc, #96]	@ (8003948 <TIM_OC1_SetConfig+0xec>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d007      	beq.n	80038fc <TIM_OC1_SetConfig+0xa0>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a17      	ldr	r2, [pc, #92]	@ (800394c <TIM_OC1_SetConfig+0xf0>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d003      	beq.n	80038fc <TIM_OC1_SetConfig+0xa0>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a16      	ldr	r2, [pc, #88]	@ (8003950 <TIM_OC1_SetConfig+0xf4>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d111      	bne.n	8003920 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	4a15      	ldr	r2, [pc, #84]	@ (8003954 <TIM_OC1_SetConfig+0xf8>)
 8003900:	4013      	ands	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	4a14      	ldr	r2, [pc, #80]	@ (8003958 <TIM_OC1_SetConfig+0xfc>)
 8003908:	4013      	ands	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4313      	orrs	r3, r2
 800391e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	621a      	str	r2, [r3, #32]
}
 800393a:	46c0      	nop			@ (mov r8, r8)
 800393c:	46bd      	mov	sp, r7
 800393e:	b006      	add	sp, #24
 8003940:	bd80      	pop	{r7, pc}
 8003942:	46c0      	nop			@ (mov r8, r8)
 8003944:	fffeff8f 	.word	0xfffeff8f
 8003948:	40012c00 	.word	0x40012c00
 800394c:	40014400 	.word	0x40014400
 8003950:	40014800 	.word	0x40014800
 8003954:	fffffeff 	.word	0xfffffeff
 8003958:	fffffdff 	.word	0xfffffdff

0800395c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	2210      	movs	r2, #16
 8003972:	4393      	bics	r3, r2
 8003974:	001a      	movs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	4a2c      	ldr	r2, [pc, #176]	@ (8003a3c <TIM_OC2_SetConfig+0xe0>)
 800398a:	4013      	ands	r3, r2
 800398c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	4a2b      	ldr	r2, [pc, #172]	@ (8003a40 <TIM_OC2_SetConfig+0xe4>)
 8003992:	4013      	ands	r3, r2
 8003994:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	021b      	lsls	r3, r3, #8
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	4313      	orrs	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	2220      	movs	r2, #32
 80039a6:	4393      	bics	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a22      	ldr	r2, [pc, #136]	@ (8003a44 <TIM_OC2_SetConfig+0xe8>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d10d      	bne.n	80039da <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2280      	movs	r2, #128	@ 0x80
 80039c2:	4393      	bics	r3, r2
 80039c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	2240      	movs	r2, #64	@ 0x40
 80039d6:	4393      	bics	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a19      	ldr	r2, [pc, #100]	@ (8003a44 <TIM_OC2_SetConfig+0xe8>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <TIM_OC2_SetConfig+0x96>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a18      	ldr	r2, [pc, #96]	@ (8003a48 <TIM_OC2_SetConfig+0xec>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d003      	beq.n	80039f2 <TIM_OC2_SetConfig+0x96>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a17      	ldr	r2, [pc, #92]	@ (8003a4c <TIM_OC2_SetConfig+0xf0>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d113      	bne.n	8003a1a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4a16      	ldr	r2, [pc, #88]	@ (8003a50 <TIM_OC2_SetConfig+0xf4>)
 80039f6:	4013      	ands	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4a15      	ldr	r2, [pc, #84]	@ (8003a54 <TIM_OC2_SetConfig+0xf8>)
 80039fe:	4013      	ands	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	621a      	str	r2, [r3, #32]
}
 8003a34:	46c0      	nop			@ (mov r8, r8)
 8003a36:	46bd      	mov	sp, r7
 8003a38:	b006      	add	sp, #24
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	feff8fff 	.word	0xfeff8fff
 8003a40:	fffffcff 	.word	0xfffffcff
 8003a44:	40012c00 	.word	0x40012c00
 8003a48:	40014400 	.word	0x40014400
 8003a4c:	40014800 	.word	0x40014800
 8003a50:	fffffbff 	.word	0xfffffbff
 8003a54:	fffff7ff 	.word	0xfffff7ff

08003a58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	4a31      	ldr	r2, [pc, #196]	@ (8003b34 <TIM_OC3_SetConfig+0xdc>)
 8003a6e:	401a      	ands	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4a2d      	ldr	r2, [pc, #180]	@ (8003b38 <TIM_OC3_SetConfig+0xe0>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	4393      	bics	r3, r2
 8003a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	4a27      	ldr	r2, [pc, #156]	@ (8003b3c <TIM_OC3_SetConfig+0xe4>)
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	021b      	lsls	r3, r3, #8
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a23      	ldr	r2, [pc, #140]	@ (8003b40 <TIM_OC3_SetConfig+0xe8>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d10d      	bne.n	8003ad2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	4a22      	ldr	r2, [pc, #136]	@ (8003b44 <TIM_OC3_SetConfig+0xec>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	021b      	lsls	r3, r3, #8
 8003ac4:	697a      	ldr	r2, [r7, #20]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	4a1e      	ldr	r2, [pc, #120]	@ (8003b48 <TIM_OC3_SetConfig+0xf0>)
 8003ace:	4013      	ands	r3, r2
 8003ad0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8003b40 <TIM_OC3_SetConfig+0xe8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d007      	beq.n	8003aea <TIM_OC3_SetConfig+0x92>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a1b      	ldr	r2, [pc, #108]	@ (8003b4c <TIM_OC3_SetConfig+0xf4>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d003      	beq.n	8003aea <TIM_OC3_SetConfig+0x92>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8003b50 <TIM_OC3_SetConfig+0xf8>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d113      	bne.n	8003b12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	4a19      	ldr	r2, [pc, #100]	@ (8003b54 <TIM_OC3_SetConfig+0xfc>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	4a18      	ldr	r2, [pc, #96]	@ (8003b58 <TIM_OC3_SetConfig+0x100>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	011b      	lsls	r3, r3, #4
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	621a      	str	r2, [r3, #32]
}
 8003b2c:	46c0      	nop			@ (mov r8, r8)
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	b006      	add	sp, #24
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	fffffeff 	.word	0xfffffeff
 8003b38:	fffeff8f 	.word	0xfffeff8f
 8003b3c:	fffffdff 	.word	0xfffffdff
 8003b40:	40012c00 	.word	0x40012c00
 8003b44:	fffff7ff 	.word	0xfffff7ff
 8003b48:	fffffbff 	.word	0xfffffbff
 8003b4c:	40014400 	.word	0x40014400
 8003b50:	40014800 	.word	0x40014800
 8003b54:	ffffefff 	.word	0xffffefff
 8003b58:	ffffdfff 	.word	0xffffdfff

08003b5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	4a24      	ldr	r2, [pc, #144]	@ (8003c04 <TIM_OC4_SetConfig+0xa8>)
 8003b72:	401a      	ands	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	4a20      	ldr	r2, [pc, #128]	@ (8003c08 <TIM_OC4_SetConfig+0xac>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	4a1f      	ldr	r2, [pc, #124]	@ (8003c0c <TIM_OC4_SetConfig+0xb0>)
 8003b90:	4013      	ands	r3, r2
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4a1b      	ldr	r2, [pc, #108]	@ (8003c10 <TIM_OC4_SetConfig+0xb4>)
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	031b      	lsls	r3, r3, #12
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a17      	ldr	r2, [pc, #92]	@ (8003c14 <TIM_OC4_SetConfig+0xb8>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d007      	beq.n	8003bcc <TIM_OC4_SetConfig+0x70>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a16      	ldr	r2, [pc, #88]	@ (8003c18 <TIM_OC4_SetConfig+0xbc>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d003      	beq.n	8003bcc <TIM_OC4_SetConfig+0x70>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a15      	ldr	r2, [pc, #84]	@ (8003c1c <TIM_OC4_SetConfig+0xc0>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d109      	bne.n	8003be0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	4a14      	ldr	r2, [pc, #80]	@ (8003c20 <TIM_OC4_SetConfig+0xc4>)
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	019b      	lsls	r3, r3, #6
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	621a      	str	r2, [r3, #32]
}
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	b006      	add	sp, #24
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	46c0      	nop			@ (mov r8, r8)
 8003c04:	ffffefff 	.word	0xffffefff
 8003c08:	feff8fff 	.word	0xfeff8fff
 8003c0c:	fffffcff 	.word	0xfffffcff
 8003c10:	ffffdfff 	.word	0xffffdfff
 8003c14:	40012c00 	.word	0x40012c00
 8003c18:	40014400 	.word	0x40014400
 8003c1c:	40014800 	.word	0x40014800
 8003c20:	ffffbfff 	.word	0xffffbfff

08003c24 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	4a21      	ldr	r2, [pc, #132]	@ (8003cc0 <TIM_OC5_SetConfig+0x9c>)
 8003c3a:	401a      	ands	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	4a1d      	ldr	r2, [pc, #116]	@ (8003cc4 <TIM_OC5_SetConfig+0xa0>)
 8003c50:	4013      	ands	r3, r2
 8003c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68fa      	ldr	r2, [r7, #12]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	4a19      	ldr	r2, [pc, #100]	@ (8003cc8 <TIM_OC5_SetConfig+0xa4>)
 8003c62:	4013      	ands	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	041b      	lsls	r3, r3, #16
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a15      	ldr	r2, [pc, #84]	@ (8003ccc <TIM_OC5_SetConfig+0xa8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d007      	beq.n	8003c8a <TIM_OC5_SetConfig+0x66>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a14      	ldr	r2, [pc, #80]	@ (8003cd0 <TIM_OC5_SetConfig+0xac>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d003      	beq.n	8003c8a <TIM_OC5_SetConfig+0x66>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a13      	ldr	r2, [pc, #76]	@ (8003cd4 <TIM_OC5_SetConfig+0xb0>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d109      	bne.n	8003c9e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8003cc0 <TIM_OC5_SetConfig+0x9c>)
 8003c8e:	4013      	ands	r3, r2
 8003c90:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	021b      	lsls	r3, r3, #8
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	697a      	ldr	r2, [r7, #20]
 8003ca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	621a      	str	r2, [r3, #32]
}
 8003cb8:	46c0      	nop			@ (mov r8, r8)
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b006      	add	sp, #24
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	fffeffff 	.word	0xfffeffff
 8003cc4:	fffeff8f 	.word	0xfffeff8f
 8003cc8:	fffdffff 	.word	0xfffdffff
 8003ccc:	40012c00 	.word	0x40012c00
 8003cd0:	40014400 	.word	0x40014400
 8003cd4:	40014800 	.word	0x40014800

08003cd8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	4a22      	ldr	r2, [pc, #136]	@ (8003d78 <TIM_OC6_SetConfig+0xa0>)
 8003cee:	401a      	ands	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4a1e      	ldr	r2, [pc, #120]	@ (8003d7c <TIM_OC6_SetConfig+0xa4>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	021b      	lsls	r3, r3, #8
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	4a1a      	ldr	r2, [pc, #104]	@ (8003d80 <TIM_OC6_SetConfig+0xa8>)
 8003d18:	4013      	ands	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	051b      	lsls	r3, r3, #20
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a16      	ldr	r2, [pc, #88]	@ (8003d84 <TIM_OC6_SetConfig+0xac>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d007      	beq.n	8003d40 <TIM_OC6_SetConfig+0x68>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a15      	ldr	r2, [pc, #84]	@ (8003d88 <TIM_OC6_SetConfig+0xb0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d003      	beq.n	8003d40 <TIM_OC6_SetConfig+0x68>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a14      	ldr	r2, [pc, #80]	@ (8003d8c <TIM_OC6_SetConfig+0xb4>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d109      	bne.n	8003d54 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	4a13      	ldr	r2, [pc, #76]	@ (8003d90 <TIM_OC6_SetConfig+0xb8>)
 8003d44:	4013      	ands	r3, r2
 8003d46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	029b      	lsls	r3, r3, #10
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	621a      	str	r2, [r3, #32]
}
 8003d6e:	46c0      	nop			@ (mov r8, r8)
 8003d70:	46bd      	mov	sp, r7
 8003d72:	b006      	add	sp, #24
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	46c0      	nop			@ (mov r8, r8)
 8003d78:	ffefffff 	.word	0xffefffff
 8003d7c:	feff8fff 	.word	0xfeff8fff
 8003d80:	ffdfffff 	.word	0xffdfffff
 8003d84:	40012c00 	.word	0x40012c00
 8003d88:	40014400 	.word	0x40014400
 8003d8c:	40014800 	.word	0x40014800
 8003d90:	fffbffff 	.word	0xfffbffff

08003d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	2201      	movs	r2, #1
 8003dac:	4393      	bics	r3, r2
 8003dae:	001a      	movs	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	22f0      	movs	r2, #240	@ 0xf0
 8003dbe:	4393      	bics	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	693a      	ldr	r2, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	220a      	movs	r2, #10
 8003dd0:	4393      	bics	r3, r2
 8003dd2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	621a      	str	r2, [r3, #32]
}
 8003de8:	46c0      	nop			@ (mov r8, r8)
 8003dea:	46bd      	mov	sp, r7
 8003dec:	b006      	add	sp, #24
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	2210      	movs	r2, #16
 8003e08:	4393      	bics	r3, r2
 8003e0a:	001a      	movs	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	4a0d      	ldr	r2, [pc, #52]	@ (8003e50 <TIM_TI2_ConfigInputStage+0x60>)
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	031b      	lsls	r3, r3, #12
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	22a0      	movs	r2, #160	@ 0xa0
 8003e2c:	4393      	bics	r3, r2
 8003e2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	011b      	lsls	r3, r3, #4
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	621a      	str	r2, [r3, #32]
}
 8003e46:	46c0      	nop			@ (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	b006      	add	sp, #24
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	ffff0fff 	.word	0xffff0fff

08003e54 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4a08      	ldr	r2, [pc, #32]	@ (8003e88 <TIM_ITRx_SetConfig+0x34>)
 8003e68:	4013      	ands	r3, r2
 8003e6a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	2207      	movs	r2, #7
 8003e74:	4313      	orrs	r3, r2
 8003e76:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	609a      	str	r2, [r3, #8]
}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	46bd      	mov	sp, r7
 8003e82:	b004      	add	sp, #16
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	ffcfff8f 	.word	0xffcfff8f

08003e8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	607a      	str	r2, [r7, #4]
 8003e98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	4a09      	ldr	r2, [pc, #36]	@ (8003ec8 <TIM_ETR_SetConfig+0x3c>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	021a      	lsls	r2, r3, #8
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	697a      	ldr	r2, [r7, #20]
 8003ebe:	609a      	str	r2, [r3, #8]
}
 8003ec0:	46c0      	nop			@ (mov r8, r8)
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	b006      	add	sp, #24
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	ffff00ff 	.word	0xffff00ff

08003ecc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	221f      	movs	r2, #31
 8003edc:	4013      	ands	r3, r2
 8003ede:	2201      	movs	r2, #1
 8003ee0:	409a      	lsls	r2, r3
 8003ee2:	0013      	movs	r3, r2
 8003ee4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	43d2      	mvns	r2, r2
 8003eee:	401a      	ands	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6a1a      	ldr	r2, [r3, #32]
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	211f      	movs	r1, #31
 8003efc:	400b      	ands	r3, r1
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	4099      	lsls	r1, r3
 8003f02:	000b      	movs	r3, r1
 8003f04:	431a      	orrs	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	621a      	str	r2, [r3, #32]
}
 8003f0a:	46c0      	nop			@ (mov r8, r8)
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	b006      	add	sp, #24
 8003f10:	bd80      	pop	{r7, pc}
	...

08003f14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	223c      	movs	r2, #60	@ 0x3c
 8003f22:	5c9b      	ldrb	r3, [r3, r2]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d101      	bne.n	8003f2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	e04a      	b.n	8003fc2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	223c      	movs	r2, #60	@ 0x3c
 8003f30:	2101      	movs	r1, #1
 8003f32:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	223d      	movs	r2, #61	@ 0x3d
 8003f38:	2102      	movs	r1, #2
 8003f3a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a1e      	ldr	r2, [pc, #120]	@ (8003fcc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d108      	bne.n	8003f68 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2270      	movs	r2, #112	@ 0x70
 8003f6c:	4393      	bics	r3, r2
 8003f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a11      	ldr	r2, [pc, #68]	@ (8003fcc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d004      	beq.n	8003f96 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a10      	ldr	r2, [pc, #64]	@ (8003fd4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d10c      	bne.n	8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2280      	movs	r2, #128	@ 0x80
 8003f9a:	4393      	bics	r3, r2
 8003f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	223d      	movs	r2, #61	@ 0x3d
 8003fb4:	2101      	movs	r1, #1
 8003fb6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	223c      	movs	r2, #60	@ 0x3c
 8003fbc:	2100      	movs	r1, #0
 8003fbe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	b004      	add	sp, #16
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	46c0      	nop			@ (mov r8, r8)
 8003fcc:	40012c00 	.word	0x40012c00
 8003fd0:	ff0fffff 	.word	0xff0fffff
 8003fd4:	40000400 	.word	0x40000400

08003fd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fe0:	46c0      	nop			@ (mov r8, r8)
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	b002      	add	sp, #8
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ff0:	46c0      	nop			@ (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	b002      	add	sp, #8
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004000:	46c0      	nop			@ (mov r8, r8)
 8004002:	46bd      	mov	sp, r7
 8004004:	b002      	add	sp, #8
 8004006:	bd80      	pop	{r7, pc}

08004008 <memset>:
 8004008:	0003      	movs	r3, r0
 800400a:	1882      	adds	r2, r0, r2
 800400c:	4293      	cmp	r3, r2
 800400e:	d100      	bne.n	8004012 <memset+0xa>
 8004010:	4770      	bx	lr
 8004012:	7019      	strb	r1, [r3, #0]
 8004014:	3301      	adds	r3, #1
 8004016:	e7f9      	b.n	800400c <memset+0x4>

08004018 <__libc_init_array>:
 8004018:	b570      	push	{r4, r5, r6, lr}
 800401a:	2600      	movs	r6, #0
 800401c:	4c0c      	ldr	r4, [pc, #48]	@ (8004050 <__libc_init_array+0x38>)
 800401e:	4d0d      	ldr	r5, [pc, #52]	@ (8004054 <__libc_init_array+0x3c>)
 8004020:	1b64      	subs	r4, r4, r5
 8004022:	10a4      	asrs	r4, r4, #2
 8004024:	42a6      	cmp	r6, r4
 8004026:	d109      	bne.n	800403c <__libc_init_array+0x24>
 8004028:	2600      	movs	r6, #0
 800402a:	f000 f819 	bl	8004060 <_init>
 800402e:	4c0a      	ldr	r4, [pc, #40]	@ (8004058 <__libc_init_array+0x40>)
 8004030:	4d0a      	ldr	r5, [pc, #40]	@ (800405c <__libc_init_array+0x44>)
 8004032:	1b64      	subs	r4, r4, r5
 8004034:	10a4      	asrs	r4, r4, #2
 8004036:	42a6      	cmp	r6, r4
 8004038:	d105      	bne.n	8004046 <__libc_init_array+0x2e>
 800403a:	bd70      	pop	{r4, r5, r6, pc}
 800403c:	00b3      	lsls	r3, r6, #2
 800403e:	58eb      	ldr	r3, [r5, r3]
 8004040:	4798      	blx	r3
 8004042:	3601      	adds	r6, #1
 8004044:	e7ee      	b.n	8004024 <__libc_init_array+0xc>
 8004046:	00b3      	lsls	r3, r6, #2
 8004048:	58eb      	ldr	r3, [r5, r3]
 800404a:	4798      	blx	r3
 800404c:	3601      	adds	r6, #1
 800404e:	e7f2      	b.n	8004036 <__libc_init_array+0x1e>
 8004050:	08004130 	.word	0x08004130
 8004054:	08004130 	.word	0x08004130
 8004058:	08004134 	.word	0x08004134
 800405c:	08004130 	.word	0x08004130

08004060 <_init>:
 8004060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004062:	46c0      	nop			@ (mov r8, r8)
 8004064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004066:	bc08      	pop	{r3}
 8004068:	469e      	mov	lr, r3
 800406a:	4770      	bx	lr

0800406c <_fini>:
 800406c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800406e:	46c0      	nop			@ (mov r8, r8)
 8004070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004072:	bc08      	pop	{r3}
 8004074:	469e      	mov	lr, r3
 8004076:	4770      	bx	lr
