/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [30:0] _01_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [30:0] celloutsig_0_2z;
  wire [20:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = !(celloutsig_0_2z[11] ? celloutsig_0_3z[9] : celloutsig_0_4z[8]);
  assign celloutsig_0_10z = celloutsig_0_6z[2] ^ _00_;
  assign celloutsig_0_8z = in_data[39:33] + in_data[73:67];
  assign celloutsig_0_15z = celloutsig_0_4z + celloutsig_0_14z[9:1];
  assign celloutsig_0_16z = { in_data[70:67], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_9z } + { celloutsig_0_15z[5:0], celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[89:64], _01_[4], _00_, _01_[2:0] } + { in_data[69:55], _01_[4], _00_, _01_[2:0], _01_[4], _00_, _01_[2:0], _01_[4], _00_, _01_[2:0], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_7z } + { celloutsig_1_10z[1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z };
  reg [4:0] _09_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _09_ <= 5'h00;
    else _09_ <= in_data[14:10];
  assign { _01_[4], _00_, _01_[2:0] } = _09_;
  assign celloutsig_0_13z = { celloutsig_0_3z[18:0], celloutsig_0_9z } === celloutsig_0_2z[22:3];
  assign celloutsig_1_11z = celloutsig_1_10z[3:0] === celloutsig_1_10z[6:3];
  assign celloutsig_1_18z = { in_data[132:123], celloutsig_1_11z } >= { celloutsig_1_4z, celloutsig_1_6z[4:3], 3'h7, celloutsig_1_6z[4:3], 3'h7 };
  assign celloutsig_0_5z = { celloutsig_0_2z[30:25], celloutsig_0_4z } >= celloutsig_0_2z[22:8];
  assign celloutsig_0_1z = { _01_[4], _00_, _01_[2:0] } >= { _01_[4], _00_, _01_[2:0] };
  assign celloutsig_0_9z = celloutsig_0_6z[10:3] > { celloutsig_0_6z[9], celloutsig_0_8z };
  assign celloutsig_0_11z = celloutsig_0_8z[6:2] > { celloutsig_0_6z[3:0], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[188:186], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } > { in_data[110:103], celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_8z[2:0] && celloutsig_1_14z[4:2];
  assign celloutsig_1_1z = { in_data[174:172], celloutsig_1_0z, celloutsig_1_0z } && in_data[112:100];
  assign celloutsig_1_7z = { celloutsig_1_5z[24:20], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } && { in_data[172:167], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[177:173] != in_data[105:101];
  assign celloutsig_0_4z = { in_data[88:85], _01_[4], _00_, _01_[2:0] } <<< celloutsig_0_2z[27:19];
  assign celloutsig_0_6z = celloutsig_0_2z[14:4] <<< in_data[66:56];
  assign celloutsig_0_14z = { celloutsig_0_3z[9:8], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z } <<< { celloutsig_0_2z[27:18], celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[63:50], celloutsig_0_1z, _01_[4], _00_, _01_[2:0], celloutsig_0_1z } >>> { in_data[63:48], _01_[4], _00_, _01_[2:0] };
  assign celloutsig_1_8z = { celloutsig_1_0z[1:0], celloutsig_1_2z, celloutsig_1_6z[4:3], 3'h7 } >>> in_data[134:127];
  assign celloutsig_1_10z = { in_data[174:172], celloutsig_1_4z, celloutsig_1_3z } >>> celloutsig_1_9z[6:0];
  assign celloutsig_1_0z = in_data[170:166] ~^ in_data[128:124];
  assign celloutsig_1_3z = in_data[186:184] ~^ { in_data[122], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[150:125] ~^ { in_data[167:143], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_8z[6:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z } ~^ celloutsig_1_5z[18:2];
  assign celloutsig_1_6z[4:3] = { celloutsig_1_3z[1], celloutsig_1_2z } ~^ in_data[111:110];
  assign { _01_[30:5], _01_[3] } = { in_data[89:64], _00_ };
  assign celloutsig_1_6z[2:0] = 3'h7;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
