Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_rgb2gray_top_top glbl -Oenable_linking_all_libraries -prj rgb2gray_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s rgb2gray_top -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_axi_s_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_mul_8ns_9ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_mul_8ns_9ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_axi_s_dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_rgb2gray_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top_regslice_both
INFO: [VRFC 10-311] analyzing module rgb2gray_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/rgb2gray_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.rgb2gray_top_mul_8ns_9ns_16_1_1(...
Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_7ns_...
Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_7ns_...
Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_5ns_...
Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_5ns_...
Compiling module xil_defaultlib.rgb2gray_top_flow_control_loop_p...
Compiling module xil_defaultlib.rgb2gray_top_rgb2gray_top_Pipeli...
Compiling module xil_defaultlib.rgb2gray_top_CTRL_s_axi
Compiling module xil_defaultlib.rgb2gray_top_mul_32ns_32ns_64_1_...
Compiling module xil_defaultlib.rgb2gray_top_regslice_both(DataW...
Compiling module xil_defaultlib.rgb2gray_top_regslice_both(DataW...
Compiling module xil_defaultlib.rgb2gray_top
Compiling module xil_defaultlib.fifo(DEPTH=196608)
Compiling module xil_defaultlib.fifo(DEPTH=196608,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_src
Compiling module xil_defaultlib.fifo(DEPTH=65536)
Compiling module xil_defaultlib.fifo(DEPTH=65536,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_dst
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_rgb2gray_top_top
Compiling module work.glbl
Built simulation snapshot rgb2gray_top
