$comment
	File created using the following command:
		vcd file byteAdder.msim.vcd -direction
$end
$date
	Tue Feb 25 20:41:50 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module byteAdder_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) B0 $end
$var reg 1 * B1 $end
$var reg 1 + B2 $end
$var reg 1 , B3 $end
$var reg 1 - B4 $end
$var reg 1 . B5 $end
$var reg 1 / B6 $end
$var reg 1 0 B7 $end
$var wire 1 1 Cout $end
$var wire 1 2 S0 $end
$var wire 1 3 S1 $end
$var wire 1 4 S2 $end
$var wire 1 5 S3 $end
$var wire 1 6 S4 $end
$var wire 1 7 S5 $end
$var wire 1 8 S6 $end
$var wire 1 9 S7 $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var tri1 1 = devclrn $end
$var tri1 1 > devpor $end
$var tri1 1 ? devoe $end
$var wire 1 @ ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 A ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 B ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 C ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 D S3~output_o $end
$var wire 1 E S2~output_o $end
$var wire 1 F S1~output_o $end
$var wire 1 G S0~output_o $end
$var wire 1 H Cout~output_o $end
$var wire 1 I S7~output_o $end
$var wire 1 J S6~output_o $end
$var wire 1 K S5~output_o $end
$var wire 1 L S4~output_o $end
$var wire 1 M B3~input_o $end
$var wire 1 N A3~input_o $end
$var wire 1 O B2~input_o $end
$var wire 1 P A2~input_o $end
$var wire 1 Q B0~input_o $end
$var wire 1 R B1~input_o $end
$var wire 1 S A1~input_o $end
$var wire 1 T A0~input_o $end
$var wire 1 U inst1|inst2|inst4~0_combout $end
$var wire 1 V inst1|inst1|inst4~1_combout $end
$var wire 1 W inst1|inst1|inst4~0_combout $end
$var wire 1 X inst1|inst|inst1~combout $end
$var wire 1 Y inst1|inst1|inst1~0_combout $end
$var wire 1 Z inst1|inst2|inst1~0_combout $end
$var wire 1 [ inst1|inst3|inst~combout $end
$var wire 1 \ A7~input_o $end
$var wire 1 ] A5~input_o $end
$var wire 1 ^ inst1|inst|inst4~0_combout $end
$var wire 1 _ B4~input_o $end
$var wire 1 ` A4~input_o $end
$var wire 1 a inst|inst3|inst4~1_combout $end
$var wire 1 b B5~input_o $end
$var wire 1 c inst|inst3|inst4~0_combout $end
$var wire 1 d inst|inst2|inst4~0_combout $end
$var wire 1 e B6~input_o $end
$var wire 1 f A6~input_o $end
$var wire 1 g inst|inst1|inst4~1_combout $end
$var wire 1 h B7~input_o $end
$var wire 1 i inst|inst1|inst4~0_combout $end
$var wire 1 j inst|inst|inst4~0_combout $end
$var wire 1 k inst|inst|inst1~combout $end
$var wire 1 l inst|inst1|inst1~0_combout $end
$var wire 1 m inst|inst2|inst1~combout $end
$var wire 1 n inst|inst3|inst1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
01
12
03
14
05
06
07
08
09
0:
1;
x<
1=
1>
1?
0@
zA
zB
zC
0D
1E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
1S
1T
1U
0V
0W
0X
1Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
$end
#1000000
