FPGA PRACTICE
=
> Subject: Digital system
>
> Semester: 2024 fall
>
> Env: Vivado 2024.1 ML Edition (Verilog)
>

 * Chapter 1.
build NOT, AND, OR gates

 * Lab 1.
build XOR, NAND, NOR gates

 * Chapter 2.
build half adder, full adder, decoder

* Lab 2.
build 4x16 decoder, 4bit ripple carry adder(RCA), 4bit BCD-based RCA

* Chapter 3.
build 4x1 MUX

* Lab 3.
build 8x1 MUX, 4bit ripple carry add/subtracter, full adder by two 4x1 MUXs

* Chapter 4.
build 1x4 DEMUX

* Lab 4.
build 1x8 DEMUX, full adder (only use DEMUX and OR gates), use adjustable DEMUX using 'parameter' keyword

* Chapter 5.
build D F/F, JK F/F

* Lab 5.
build T F/F, frequency divider using T F/F, async/sync reset logic

* Chapter 6.
build 4bit binary counter

* Lab 6.
build 8bit binary counter, 3bit gray code counter, 4bit binary counter using built-in clock generator







