

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_loop_orow_loop_ocol'
================================================================
* Date:           Thu Apr 11 18:18:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       default (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.571 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |        8|        8|         6|          1|          1|     4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   5|      -|      -|    -|
|Expression       |        -|   -|      0|    102|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    443|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|    264|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   5|    264|    681|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_8s_8s_8_1_1_U33       |mul_8s_8s_8_1_1       |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U35       |mul_8s_8s_8_1_1       |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U38       |mul_8s_8s_8_1_1       |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U40       |mul_8s_8s_8_1_1       |        0|   0|  0|  41|    0|
    |sparsemux_13_3_8_1_1_U28  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U29  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U30  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U31  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U32  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U34  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U36  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U37  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    |sparsemux_13_3_8_1_1_U39  |sparsemux_13_3_8_1_1  |        0|   0|  0|  31|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0| 443|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U41  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U42  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U43  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U44  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U45  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_360_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln17_fu_334_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln23_fu_386_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln24_2_fu_696_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln24_6_fu_692_p2     |         +|   0|  0|  15|           8|           8|
    |img_outT_1_fu_700_p2     |         +|   0|  0|   8|           8|           8|
    |sub_ln27_fu_526_p2       |         -|   0|  0|  10|           2|           2|
    |icmp_ln17_fu_328_p2      |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln18_fu_346_p2      |      icmp|   0|  0|  11|           2|           3|
    |select_ln17_1_fu_366_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln17_fu_352_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 102|          41|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_ocol_load            |   9|          2|    2|          4|
    |ap_sig_allocacmp_orow_load            |   9|          2|    2|          4|
    |indvar_flatten_fu_112                 |   9|          2|    3|          6|
    |ocol_fu_104                           |   9|          2|    2|          4|
    |orow_fu_108                           |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_reg_990                        |   8|   0|    8|          0|
    |add_ln24_1_reg_1020                |   8|   0|    8|          0|
    |add_ln24_1_reg_1020_pp0_iter4_reg  |   8|   0|    8|          0|
    |add_ln24_3_reg_1025                |   8|   0|    8|          0|
    |add_ln24_6_reg_1035                |   8|   0|    8|          0|
    |add_ln24_reg_1015                  |   8|   0|    8|          0|
    |add_ln24_reg_1015_pp0_iter4_reg    |   8|   0|    8|          0|
    |add_ln_reg_957                     |   3|   0|    3|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |icmp_ln17_reg_953                  |   1|   0|    1|          0|
    |img_outT_0_1_fu_116                |   8|   0|    8|          0|
    |img_outT_1_1_fu_120                |   8|   0|    8|          0|
    |img_outT_2_1_fu_124                |   8|   0|    8|          0|
    |img_outT_3_1_fu_128                |   8|   0|    8|          0|
    |indvar_flatten_fu_112              |   3|   0|    3|          0|
    |mul_ln24_1_reg_995                 |   8|   0|    8|          0|
    |mul_ln24_4_reg_1005                |   8|   0|    8|          0|
    |mul_ln24_5_reg_1010                |   8|   0|    8|          0|
    |ocol_fu_104                        |   2|   0|    2|          0|
    |orow_fu_108                        |   2|   0|    2|          0|
    |sub_ln27_reg_986                   |   2|   0|    2|          0|
    |icmp_ln17_reg_953                  |  64|  32|    1|          0|
    |sub_ln27_reg_986                   |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 264|  64|  139|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_loop_orow_loop_ocol|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_loop_orow_loop_ocol|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_loop_orow_loop_ocol|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_loop_orow_loop_ocol|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_loop_orow_loop_ocol|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_loop_orow_loop_ocol|  return value|
|img_inT_reload           |   in|    8|     ap_none|                        img_inT_reload|        scalar|
|img_inT_1_reload         |   in|    8|     ap_none|                      img_inT_1_reload|        scalar|
|img_inT_2_reload         |   in|    8|     ap_none|                      img_inT_2_reload|        scalar|
|img_inT_3_reload         |   in|    8|     ap_none|                      img_inT_3_reload|        scalar|
|img_inT_4_reload         |   in|    8|     ap_none|                      img_inT_4_reload|        scalar|
|img_inT_5_reload         |   in|    8|     ap_none|                      img_inT_5_reload|        scalar|
|weightsT_reload          |   in|    8|     ap_none|                       weightsT_reload|        scalar|
|img_inT_6_reload         |   in|    8|     ap_none|                      img_inT_6_reload|        scalar|
|weightsT_1_reload        |   in|    8|     ap_none|                     weightsT_1_reload|        scalar|
|img_inT_7_reload         |   in|    8|     ap_none|                      img_inT_7_reload|        scalar|
|weightsT_2_reload        |   in|    8|     ap_none|                     weightsT_2_reload|        scalar|
|img_inT_8_reload         |   in|    8|     ap_none|                      img_inT_8_reload|        scalar|
|img_inT_9_reload         |   in|    8|     ap_none|                      img_inT_9_reload|        scalar|
|weightsT_3_reload        |   in|    8|     ap_none|                     weightsT_3_reload|        scalar|
|img_inT_10_reload        |   in|    8|     ap_none|                     img_inT_10_reload|        scalar|
|weightsT_4_reload        |   in|    8|     ap_none|                     weightsT_4_reload|        scalar|
|img_inT_11_reload        |   in|    8|     ap_none|                     img_inT_11_reload|        scalar|
|weightsT_5_reload        |   in|    8|     ap_none|                     weightsT_5_reload|        scalar|
|img_inT_12_reload        |   in|    8|     ap_none|                     img_inT_12_reload|        scalar|
|img_inT_13_reload        |   in|    8|     ap_none|                     img_inT_13_reload|        scalar|
|weightsT_6_reload        |   in|    8|     ap_none|                     weightsT_6_reload|        scalar|
|img_inT_14_reload        |   in|    8|     ap_none|                     img_inT_14_reload|        scalar|
|weightsT_7_reload        |   in|    8|     ap_none|                     weightsT_7_reload|        scalar|
|img_inT_15_reload        |   in|    8|     ap_none|                     img_inT_15_reload|        scalar|
|weightsT_8_reload        |   in|    8|     ap_none|                     weightsT_8_reload|        scalar|
|img_outT_3_1_out         |  out|    8|      ap_vld|                      img_outT_3_1_out|       pointer|
|img_outT_3_1_out_ap_vld  |  out|    1|      ap_vld|                      img_outT_3_1_out|       pointer|
|img_outT_2_1_out         |  out|    8|      ap_vld|                      img_outT_2_1_out|       pointer|
|img_outT_2_1_out_ap_vld  |  out|    1|      ap_vld|                      img_outT_2_1_out|       pointer|
|img_outT_1_1_out         |  out|    8|      ap_vld|                      img_outT_1_1_out|       pointer|
|img_outT_1_1_out_ap_vld  |  out|    1|      ap_vld|                      img_outT_1_1_out|       pointer|
|img_outT_0_1_out         |  out|    8|      ap_vld|                      img_outT_0_1_out|       pointer|
|img_outT_0_1_out_ap_vld  |  out|    1|      ap_vld|                      img_outT_0_1_out|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------+--------------+

