Analysis & Synthesis report for top
Tue Mar 20 15:09:29 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|sdram_core:sdram_core_m0|state
 10. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
 11. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
 12. State Machine - |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|state
 13. State Machine - |top|i2c_config:i2c_config_m0|state
 14. State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state
 15. State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated
 23. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_q57:rdptr_g1p
 24. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_njc:wrptr_g1p
 25. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|altsyncram_tj31:fifo_ram
 26. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_gd9:rs_brp
 27. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:rs_bwp
 28. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp
 29. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14
 30. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:ws_brp
 31. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:ws_bwp
 32. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 33. Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17
 34. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated
 35. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_r57:rdptr_g1p
 36. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_mjc:wrptr_g1p
 37. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|altsyncram_uj31:fifo_ram
 38. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:rs_brp
 39. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:rs_bwp
 40. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 41. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12
 42. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:ws_brp
 43. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_gd9:ws_bwp
 44. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 45. Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15
 46. Parameter Settings for User Entity Instance: Top-level Entity: |top
 47. Parameter Settings for User Entity Instance: sdram_pll:sdram_pll_m0|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
 49. Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 50. Parameter Settings for User Entity Instance: audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0
 51. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0
 52. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 53. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
 54. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 55. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
 56. Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0
 57. altpll Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "sdram_core:sdram_core_m0"
 59. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf"
 60. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf"
 61. Port Connectivity Checks: "frame_read_write:frame_read_write_m0"
 62. Port Connectivity Checks: "audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0"
 63. Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller"
 64. Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"
 65. Port Connectivity Checks: "i2c_config:i2c_config_m0"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 20 15:09:29 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,248                                       ;
;     Total combinational functions  ; 1,028                                       ;
;     Dedicated logic registers      ; 820                                         ;
; Total registers                    ; 820                                         ;
; Total pins                         ; 49                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+---------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+---------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; src/lut_wm8731.v                      ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/lut_wm8731.v                      ;         ;
; src/frame_read_write.v                ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v                ;         ;
; src/audio_record_play_ctrl.v          ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/audio_record_play_ctrl.v          ;         ;
; src/audio_key.v                       ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/audio_key.v                       ;         ;
; src/ip_core/sdram_pll.v               ; yes             ; User Wizard-Generated File   ; D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/sdram_pll.v               ;         ;
; src/top.v                             ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/top.v                             ;         ;
; src/frame_fifo_write.v                ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/frame_fifo_write.v                ;         ;
; src/frame_fifo_read.v                 ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/frame_fifo_read.v                 ;         ;
; src/ax_debounce.v                     ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/ax_debounce.v                     ;         ;
; src/audio_tx.v                        ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/audio_tx.v                        ;         ;
; src/audio_rx.v                        ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/audio_rx.v                        ;         ;
; src/sdram/sdram_core.v                ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/sdram/sdram_core.v                ;         ;
; src/ip_core/afifo_64i_16o_64.v        ; yes             ; User Wizard-Generated File   ; D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_64i_16o_64.v        ;         ;
; src/ip_core/afifo_16i_64o_256.v       ; yes             ; User Wizard-Generated File   ; D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_16i_64o_256.v       ;         ;
; src/i2c_master/i2c_master_top.v       ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_top.v       ;         ;
; src/i2c_master/i2c_master_defines.v   ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_defines.v   ;         ;
; src/i2c_master/i2c_master_byte_ctrl.v ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_byte_ctrl.v ;         ;
; src/i2c_master/i2c_master_bit_ctrl.v  ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v  ;         ;
; src/i2c_master/i2c_config.v           ; yes             ; User Verilog HDL File        ; D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_config.v           ;         ;
; altpll.tdf                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal171.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                  ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/sdram_pll_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/sdram_pll_altpll.v                 ;         ;
; dcfifo_mixed_widths.tdf               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf         ;         ;
; db/dcfifo_ool1.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf                    ;         ;
; db/a_gray2bin_sgb.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/a_gray2bin_sgb.tdf                 ;         ;
; db/a_graycounter_q57.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_q57.tdf              ;         ;
; db/a_graycounter_njc.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_njc.tdf              ;         ;
; db/altsyncram_tj31.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/altsyncram_tj31.tdf                ;         ;
; db/dffpipe_gd9.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_gd9.tdf                    ;         ;
; db/dffpipe_ed9.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_ed9.tdf                    ;         ;
; db/alt_synch_pipe_unl.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_unl.tdf             ;         ;
; db/dffpipe_fd9.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_fd9.tdf                    ;         ;
; db/alt_synch_pipe_vnl.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_vnl.tdf             ;         ;
; db/dffpipe_hd9.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_hd9.tdf                    ;         ;
; db/cmpr_d66.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/cmpr_d66.tdf                       ;         ;
; db/cntr_64e.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/cntr_64e.tdf                       ;         ;
; db/dcfifo_bql1.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_bql1.tdf                    ;         ;
; db/a_graycounter_r57.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_r57.tdf              ;         ;
; db/a_graycounter_mjc.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_mjc.tdf              ;         ;
; db/altsyncram_uj31.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/altsyncram_uj31.tdf                ;         ;
; db/alt_synch_pipe_0ol.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_0ol.tdf             ;         ;
; db/dffpipe_id9.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_id9.tdf                    ;         ;
; db/alt_synch_pipe_1ol.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_1ol.tdf             ;         ;
; db/dffpipe_jd9.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_jd9.tdf                    ;         ;
+---------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,248       ;
;                                             ;             ;
; Total combinational functions               ; 1028        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 443         ;
;     -- 3 input functions                    ; 232         ;
;     -- <=2 input functions                  ; 353         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 788         ;
;     -- arithmetic mode                      ; 240         ;
;                                             ;             ;
; Total registers                             ; 820         ;
;     -- Dedicated logic registers            ; 820         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 49          ;
; Total memory bits                           ; 8192        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 602         ;
; Total fan-out                               ; 6932        ;
; Average fan-out                             ; 3.47        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                ; Entity Name            ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top                                                         ; 1028 (1)            ; 820 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 49   ; 0            ; |top                                                                                                                                                                                               ; top                    ; work         ;
;    |audio_record_play_ctrl:audio_record_play_ctrl_m0|        ; 343 (0)             ; 307 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0                                                                                                                                              ; audio_record_play_ctrl ; work         ;
;       |audio_key:audio_key_m0|                               ; 210 (132)           ; 109 (71)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0                                                                                                                       ; audio_key              ; work         ;
;          |ax_debounce:ax_debounce_m0|                        ; 78 (78)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0                                                                                            ; ax_debounce            ; work         ;
;       |audio_rx:audio_rx_m0|                                 ; 65 (65)             ; 133 (133)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0                                                                                                                         ; audio_rx               ; work         ;
;       |audio_tx:audio_tx_m0|                                 ; 68 (68)             ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0                                                                                                                         ; audio_tx               ; work         ;
;    |frame_read_write:frame_read_write_m0|                    ; 271 (0)             ; 270 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0                                                                                                                                                          ; frame_read_write       ; work         ;
;       |afifo_16i_64o_256:read_buf|                           ; 65 (0)              ; 85 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf                                                                                                                               ; afifo_16i_64o_256      ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 65 (0)              ; 85 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths    ; work         ;
;             |dcfifo_bql1:auto_generated|                     ; 65 (11)             ; 85 (23)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated                                                  ; dcfifo_bql1            ; work         ;
;                |a_gray2bin_sgb:wrptr_g_gray2bin|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin                  ; a_gray2bin_sgb         ; work         ;
;                |a_gray2bin_sgb:ws_dgrp_gray2bin|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin                  ; a_gray2bin_sgb         ; work         ;
;                |a_graycounter_mjc:wrptr_g1p|                 ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_mjc:wrptr_g1p                      ; a_graycounter_mjc      ; work         ;
;                |a_graycounter_r57:rdptr_g1p|                 ; 15 (15)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_r57:rdptr_g1p                      ; a_graycounter_r57      ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                  ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol     ; work         ;
;                   |dffpipe_id9:dffpipe12|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12 ; dffpipe_id9            ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                  ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol     ; work         ;
;                   |dffpipe_jd9:dffpipe15|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15 ; dffpipe_jd9            ; work         ;
;                |altsyncram_uj31:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|altsyncram_uj31:fifo_ram                         ; altsyncram_uj31        ; work         ;
;                |cmpr_d66:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|cmpr_d66:rdempty_eq_comp                         ; cmpr_d66               ; work         ;
;                |cmpr_d66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|cmpr_d66:wrfull_eq_comp                          ; cmpr_d66               ; work         ;
;                |cntr_64e:cntr_b|                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|cntr_64e:cntr_b                                  ; cntr_64e               ; work         ;
;                |dffpipe_ed9:ws_brp|                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:ws_brp                               ; dffpipe_ed9            ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_gd9:ws_bwp                               ; dffpipe_gd9            ; work         ;
;       |afifo_64i_16o_64:write_buf|                           ; 66 (0)              ; 87 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf                                                                                                                               ; afifo_64i_16o_64       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 66 (0)              ; 87 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths    ; work         ;
;             |dcfifo_ool1:auto_generated|                     ; 66 (16)             ; 87 (23)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated                                                  ; dcfifo_ool1            ; work         ;
;                |a_gray2bin_sgb:rdptr_g_gray2bin|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin                  ; a_gray2bin_sgb         ; work         ;
;                |a_gray2bin_sgb:rs_dgwp_gray2bin|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_gray2bin_sgb:rs_dgwp_gray2bin                  ; a_gray2bin_sgb         ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                 ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_njc:wrptr_g1p                      ; a_graycounter_njc      ; work         ;
;                |a_graycounter_q57:rdptr_g1p|                 ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_q57:rdptr_g1p                      ; a_graycounter_q57      ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|                  ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp                       ; alt_synch_pipe_unl     ; work         ;
;                   |dffpipe_fd9:dffpipe14|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14 ; dffpipe_fd9            ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|                  ; 0 (0)               ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                       ; alt_synch_pipe_vnl     ; work         ;
;                   |dffpipe_hd9:dffpipe17|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17 ; dffpipe_hd9            ; work         ;
;                |altsyncram_tj31:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|altsyncram_tj31:fifo_ram                         ; altsyncram_tj31        ; work         ;
;                |cmpr_d66:rdempty_eq_comp|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cmpr_d66:rdempty_eq_comp                         ; cmpr_d66               ; work         ;
;                |cmpr_d66:wrfull_eq_comp|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cmpr_d66:wrfull_eq_comp                          ; cmpr_d66               ; work         ;
;                |cntr_64e:cntr_b|                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cntr_64e:cntr_b                                  ; cntr_64e               ; work         ;
;                |dffpipe_ed9:rs_bwp|                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:rs_bwp                               ; dffpipe_ed9            ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9            ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|                   ; 70 (70)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                                                       ; frame_fifo_read        ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|                 ; 70 (70)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                                                     ; frame_fifo_write       ; work         ;
;    |i2c_config:i2c_config_m0|                                ; 245 (26)            ; 130 (14)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0                                                                                                                                                                      ; i2c_config             ; work         ;
;       |i2c_master_top:i2c_master_top_m0|                     ; 219 (29)            ; 116 (20)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0                                                                                                                                     ; i2c_master_top         ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|              ; 190 (50)            ; 96 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller                                                                                                ; i2c_master_byte_ctrl   ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|             ; 140 (140)           ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                             ; i2c_master_bit_ctrl    ; work         ;
;    |lut_wm8731:lut_wm8731_m0|                                ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lut_wm8731:lut_wm8731_m0                                                                                                                                                                      ; lut_wm8731             ; work         ;
;    |sdram_core:sdram_core_m0|                                ; 156 (156)           ; 113 (113)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_core:sdram_core_m0                                                                                                                                                                      ; sdram_core             ; work         ;
;    |sdram_pll:sdram_pll_m0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_pll:sdram_pll_m0                                                                                                                                                                        ; sdram_pll              ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_pll:sdram_pll_m0|altpll:altpll_component                                                                                                                                                ; altpll                 ; work         ;
;          |sdram_pll_altpll:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_pll:sdram_pll_m0|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                ; sdram_pll_altpll       ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|altsyncram_uj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 64           ; 64           ; 4096 ; None ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|altsyncram_tj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 64           ; 256          ; 16           ; 4096 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_core:sdram_core_m0|state                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+--------------+------------+--------------+------------+---------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; state.S_TRFC ; state.S_AR ; state.S_TDAL ; state.S_WD ; state.S_WRITE ; state.S_RWAIT ; state.S_RD ; state.S_CL ; state.S_READ ; state.S_TRCD ; state.S_ACTIVE ; state.S_IDLE ; state.S_INIT_DONE ; state.S_INIT_TMRD ; state.S_INIT_MRS ; state.S_INIT_TRF2 ; state.S_INIT_AR2 ; state.S_INIT_TRF1 ; state.S_INIT_AR1 ; state.S_INIT_TRP ; state.S_INIT_PRE ; state.S_INIT_NOP ;
+-------------------+--------------+------------+--------------+------------+---------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; state.S_INIT_NOP  ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; state.S_INIT_PRE  ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 1                ; 1                ;
; state.S_INIT_TRP  ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                ; 0                ; 1                ;
; state.S_INIT_AR1  ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF1 ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_AR2  ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF2 ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_MRS  ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TMRD ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_DONE ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 1                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_IDLE      ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 1            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_ACTIVE    ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 1              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRCD      ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 1            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_READ      ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 1            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_CL        ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 1          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_RD        ; 0            ; 0          ; 0            ; 0          ; 0             ; 0             ; 1          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_RWAIT     ; 0            ; 0          ; 0            ; 0          ; 0             ; 1             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WRITE     ; 0            ; 0          ; 0            ; 0          ; 1             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WD        ; 0            ; 0          ; 0            ; 1          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TDAL      ; 0            ; 0          ; 1            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_AR        ; 0            ; 1          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRFC      ; 1            ; 0          ; 0            ; 0          ; 0             ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
+-------------------+--------------+------------+--------------+------------+---------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state                                   ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; Name                   ; state.S_END ; state.S_READ_BURST_END ; state.S_READ_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; state.S_IDLE           ; 0           ; 0                      ; 0                  ; 0                  ; 0           ; 0            ;
; state.S_ACK            ; 0           ; 0                      ; 0                  ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO     ; 0           ; 0                      ; 0                  ; 1                  ; 0           ; 1            ;
; state.S_READ_BURST     ; 0           ; 0                      ; 1                  ; 0                  ; 0           ; 1            ;
; state.S_READ_BURST_END ; 0           ; 1                      ; 0                  ; 0                  ; 0           ; 1            ;
; state.S_END            ; 1           ; 0                      ; 0                  ; 0                  ; 0           ; 1            ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state                                    ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; Name                    ; state.S_END ; state.S_WRITE_BURST_END ; state.S_WRITE_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; state.S_IDLE            ; 0           ; 0                       ; 0                   ; 0                  ; 0           ; 0            ;
; state.S_ACK             ; 0           ; 0                       ; 0                   ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO      ; 0           ; 0                       ; 0                   ; 1                  ; 0           ; 1            ;
; state.S_WRITE_BURST     ; 0           ; 0                       ; 1                   ; 0                  ; 0           ; 1            ;
; state.S_WRITE_BURST_END ; 0           ; 1                       ; 0                   ; 0                  ; 0           ; 1            ;
; state.S_END             ; 1           ; 0                       ; 0                   ; 0                  ; 0           ; 1            ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|state ;
+----------------+--------------+--------------+-----------------------------------------------------+
; Name           ; state.S_IDLE ; state.S_PLAY ; state.S_RECORD                                      ;
+----------------+--------------+--------------+-----------------------------------------------------+
; state.S_IDLE   ; 0            ; 0            ; 0                                                   ;
; state.S_RECORD ; 1            ; 0            ; 1                                                   ;
; state.S_PLAY   ; 1            ; 1            ; 0                                                   ;
+----------------+--------------+--------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_config:i2c_config_m0|state                                               ;
+----------------------+---------------------+----------------+----------------------+--------------+
; Name                 ; state.S_WR_I2C_DONE ; state.S_WR_I2C ; state.S_WR_I2C_CHECK ; state.S_IDLE ;
+----------------------+---------------------+----------------+----------------------+--------------+
; state.S_IDLE         ; 0                   ; 0              ; 0                    ; 0            ;
; state.S_WR_I2C_CHECK ; 0                   ; 0              ; 1                    ; 1            ;
; state.S_WR_I2C       ; 0                   ; 1              ; 0                    ; 1            ;
; state.S_WR_I2C_DONE  ; 1                   ; 0              ; 0                    ; 1            ;
+----------------------+---------------------+----------------+----------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state                                                                                                                                                                                                                                                             ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+
; Name                 ; state.S_RD_ACK ; state.S_RD_REG_ADDR1 ; state.S_WR_REG_ADDR1 ; state.S_WAIT ; state.S_WR_STOP ; state.S_RD_STOP ; state.S_RD_DATA ; state.S_RD_DEV_ADDR1 ; state.S_RD_REG_ADDR ; state.S_RD_DEV_ADDR0 ; state.S_WR_ERR_NACK ; state.S_WR_ACK ; state.S_WR_DATA ; state.S_WR_REG_ADDR ; state.S_WR_DEV_ADDR ; state.S_IDLE ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+
; state.S_IDLE         ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 0            ;
; state.S_WR_DEV_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 1                   ; 1            ;
; state.S_WR_REG_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 1                   ; 0                   ; 1            ;
; state.S_WR_DATA      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 1               ; 0                   ; 0                   ; 1            ;
; state.S_WR_ACK       ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 1              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_ERR_NACK  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 1                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR0 ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 1                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_REG_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 1                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR1 ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 1                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DATA      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 1               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_STOP      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 1               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_STOP      ; 0              ; 0                    ; 0                    ; 0            ; 1               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WAIT         ; 0              ; 0                    ; 0                    ; 1            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_REG_ADDR1 ; 0              ; 0                    ; 1                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_REG_ADDR1 ; 0              ; 1                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_ACK       ; 1              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state   ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 56                                                                                                                                                                ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                ; Reason for Removal                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0..17,20..23]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0..17,20..23]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d0[0,1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d1[0,1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[0..6]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0..17,20..23]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0..17,20..23]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d0[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d1[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0..17,20..23]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0..6,8]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0..17,20..23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1..6,8]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]   ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:ws_brp|dffe13a[6]   ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:rs_bwp|dffe13a[6]   ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]   ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[19]                                                                                   ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[18]                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[19]                                                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[18]                                                 ;
; audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0|ws_lrc_d1                                                                                              ; Merged with audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0|ws_lrc_d1                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[19]                                                                                      ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[18]                                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[18,19]                                                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[18]                                                       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                    ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0|sck_bclk_d0                                                                                            ; Merged with audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0|sck_bclk_d0                                                             ;
; audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0|sck_bclk_d1                                                                                            ; Merged with audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0|sck_bclk_d1                                                             ;
; audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0|ws_lrc_d0                                                                                              ; Merged with audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0|ws_lrc_d0                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[19]                                                                                      ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[18]                                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[18,19]                                                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[18]                                                       ;
; audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0|read_data_en                                                                                           ; Merged with audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0|data_valid                                                              ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0,1] ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~5                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~6                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~7                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~8                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; sdram_core:sdram_core_m0|state~9                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~9                                                                                              ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~10                                                                                             ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~11                                                                                             ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~12                                                                                             ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~9                                                                                            ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~10                                                                                           ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~11                                                                                           ; Lost fanout                                                                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~12                                                                                           ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state~7                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state~8                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state~9                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~4                                                                                                            ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~5                                                                                                            ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~6                                                                                                            ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~7                                                                                                            ; Lost fanout                                                                                                                                               ;
; i2c_config:i2c_config_m0|state.S_IDLE                                                                                                                                        ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|ack_in                                                                              ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR1                                                                                               ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR1                                                                                               ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|read                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; sdram_core:sdram_core_m0|state.S_RWAIT                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Total Number of Removed Registers = 237                                                                                                                                      ;                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                         ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[6]              ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[8],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[6],                       ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[5],                       ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[4],                       ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[3],                       ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[2],                       ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[1],                       ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0]                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d0[1]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d1[1],                 ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[6],                      ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[5],                      ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[4],                      ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[3],                      ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[2],                      ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[1],                      ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d0[1] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d1[1],              ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[6],                    ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[5],                    ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[4],                    ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[3],                    ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[2],                    ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[1],                    ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[6]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[8],                     ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[6],                     ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[5],                     ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[4],                     ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[3],                     ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[2],                     ;
;                                                                                                  ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1]                      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                   ; Stuck at GND              ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA,                                     ;
;                                                                                                  ; due to stuck port data_in ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|read,                                                ;
;                                                                                                  ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP,                                     ;
;                                                                                                  ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_ACK,                                      ;
;                                                                                                  ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[21]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[21],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[21]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[20]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[20],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[20]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[17]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[17],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[17]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[16]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[16],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[16]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[15]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[15],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[15]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[14]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[14],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[14]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[13]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[13],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[13]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[12]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[12],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[12]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[11]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[11],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[11]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[9]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[9],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[9]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[8]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[8],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[8]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[7]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[7],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[7]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[6]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[6],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[6]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[5]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[5],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[5]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[4]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[4],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[4]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[3]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[3],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[3]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[2]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[2],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[2]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[1]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[1],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[1]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0]           ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0],                        ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0]                      ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[23]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[23],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[23]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[22]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[22],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[22]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[21]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[21],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[21]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[20]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[20],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[20]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[17]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[17],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[17]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[16]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[16],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[16]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[15]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[15],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[15]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[14]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[14],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[14]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[13]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[13],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[13]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[12]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[12],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[12]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[11]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[11],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[11]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[10]       ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[10],                    ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10]                  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[9]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[9],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[9]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[7]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[7],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[7]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[6]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[6],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[6]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[5]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[5],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[5]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[4]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[4],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[4]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[3]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[3],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[3]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[8]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[8],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[8]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[1]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[1],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[1]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[23]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[23],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[23]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[22]          ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[22],                       ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[22]                     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[2]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[2],                     ;
;                                                                                                  ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[2]                   ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d0[0]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d1[0]                  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d0[0] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d1[0]               ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                                ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 820   ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 52    ;
; Number of registers using Asynchronous Clear ; 722   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 410   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_core:sdram_core_m0|we_n_r                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|cas_n_r                                                                                                                                                       ; 1       ;
; sdram_core:sdram_core_m0|ras_n_r                                                                                                                                                       ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                                                                 ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                                                                 ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[2]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[3]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[5]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[9]                                                                                                                                               ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[10]                                                                                                                                              ; 3       ;
; sdram_core:sdram_core_m0|sdram_addr_r[11]                                                                                                                                              ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                                                              ; 1       ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0    ; 7       ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6       ; 4       ;
; audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0|button_out_d0                                                                       ; 2       ;
; audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0|button_out                                                                          ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0    ; 6       ;
; frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity9a0 ; 1       ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity6a0 ; 1       ;
; frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9       ; 4       ;
; Total number of inverted registers = 26                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0|right_data_shift[22]                                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0|left_data_shift[17]                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0|right_data_shift[24]                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0|left_data_shift[16]                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[11]                                                       ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[16]                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|record_cnt[0]                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[2]                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[6]                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[3]                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|sdram_core:sdram_core_m0|state                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|Selector4                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector4                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector4                                                             ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector5                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector5                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|altsyncram_tj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|altsyncram_uj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                             ;
; ADDR_BITS      ; 24    ; Signed Integer                             ;
; BUSRT_BITS     ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:sdram_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                    ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                    ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                    ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                    ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                    ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                    ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                     ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                          ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                          ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                          ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                          ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                          ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                          ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                          ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                          ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                          ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                          ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                          ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                          ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                          ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                          ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                         ;
; FREQ           ; 50    ; Signed Integer                                                                                                         ;
; MAX_TIME       ; 20    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0 ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; MEM_DATA_BITS   ; 16    ; Signed Integer                                          ;
; READ_DATA_BITS  ; 64    ; Signed Integer                                          ;
; WRITE_DATA_BITS ; 64    ; Signed Integer                                          ;
; ADDR_BITS       ; 24    ; Signed Integer                                          ;
; BUSRT_BITS      ; 10    ; Signed Integer                                          ;
; BURST_SIZE      ; 128   ; Signed Integer                                          ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                 ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                              ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                              ;
; LPM_NUMWORDS                              ; 64          ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                                 ; 64          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                                ; 6           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                              ; 8           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                              ;
; USE_EAB                                   ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                            ; dcfifo_ool1 ; Untyped                                                                                              ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                                ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                                ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                                ;
; BURST_SIZE     ; 128   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                 ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                              ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                              ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                              ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTH_R                               ; 64          ; Signed Integer                                                                                       ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R                              ; 6           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                              ;
; USE_EAB                                   ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER                            ; dcfifo_bql1 ; Untyped                                                                                              ;
+-------------------------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                              ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                              ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                              ;
; FIFO_DEPTH     ; 256   ; Signed Integer                                                                              ;
; BURST_SIZE     ; 128   ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0 ;
+-----------------+-------+---------------------------------------------+
; Parameter Name  ; Value ; Type                                        ;
+-----------------+-------+---------------------------------------------+
; T_RP            ; 4     ; Signed Integer                              ;
; T_RC            ; 6     ; Signed Integer                              ;
; T_MRD           ; 6     ; Signed Integer                              ;
; T_RCD           ; 2     ; Signed Integer                              ;
; T_WR            ; 3     ; Signed Integer                              ;
; CASn            ; 3     ; Signed Integer                              ;
; SDR_BA_WIDTH    ; 2     ; Signed Integer                              ;
; SDR_ROW_WIDTH   ; 13    ; Signed Integer                              ;
; SDR_COL_WIDTH   ; 9     ; Signed Integer                              ;
; SDR_DQ_WIDTH    ; 16    ; Signed Integer                              ;
; SDR_DQM_WIDTH   ; 2     ; Signed Integer                              ;
; APP_ADDR_WIDTH  ; 24    ; Signed Integer                              ;
; APP_BURST_WIDTH ; 9     ; Signed Integer                              ;
+-----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; sdram_pll:sdram_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_core:sdram_core_m0"                                                                                                                                                                ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rd_burst_len ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wr_burst_len ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf"                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf"                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0"                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_burst_len[9]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_finish       ; Output ; Info     ; Explicitly unconnected                                                              ;
; read_addr_0       ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_addr_1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_addr_2       ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_addr_3       ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_addr_index   ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_len[19..18]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_len[23..20]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_len[17..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_burst_len[9]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_finish      ; Output ; Info     ; Explicitly unconnected                                                              ;
; write_addr_0      ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_addr_1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_addr_2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_addr_3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_addr_index  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_len[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_len[23..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_len[17..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; button_out ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; nReset   ; Input  ; Info     ; Stuck at VCC                                                                                ;
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                ;
; i2c_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; i2c_al   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_read_req_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_read_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0"            ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; clk_div_cnt[8..4]  ; Input  ; Info     ; Stuck at VCC           ;
; clk_div_cnt[15..9] ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[1..0]  ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[3]     ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[2]     ; Input  ; Info     ; Stuck at VCC           ;
; i2c_addr_2byte     ; Input  ; Info     ; Stuck at GND           ;
; error              ; Output ; Info     ; Explicitly unconnected ;
; done               ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 49                          ;
; cycloneiii_ff         ; 820                         ;
;     CLR               ; 291                         ;
;     CLR SCLR          ; 23                          ;
;     CLR SLD           ; 36                          ;
;     ENA               ; 30                          ;
;     ENA CLR           ; 306                         ;
;     ENA CLR SCLR      ; 66                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 3                           ;
;     SLD               ; 16                          ;
;     plain             ; 41                          ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 1047                        ;
;     arith             ; 240                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 222                         ;
;         3 data inputs ; 16                          ;
;     normal            ; 807                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 216                         ;
;         4 data inputs ; 443                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 2.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 20 15:09:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_record_play -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/lut_wm8731.v
    Info (12023): Found entity 1: lut_wm8731 File: D:/intel_project/AX301/demo/14_audio_record_play/src/lut_wm8731.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_read_write.v
    Info (12023): Found entity 1: frame_read_write File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/audio_record_play_ctrl.v
    Info (12023): Found entity 1: audio_record_play_ctrl File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_record_play_ctrl.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/audio_key.v
    Info (12023): Found entity 1: audio_key File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_key.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/sdram_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_write.v
    Info (12023): Found entity 1: frame_fifo_write File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_fifo_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_read.v
    Info (12023): Found entity 1: frame_fifo_read File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_fifo_read.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/ax_debounce.v
    Info (12023): Found entity 1: ax_debounce File: D:/intel_project/AX301/demo/14_audio_record_play/src/ax_debounce.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file src/audio_tx.v
    Info (12023): Found entity 1: audio_tx File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_tx.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/audio_rx.v
    Info (12023): Found entity 1: audio_rx File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_rx.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v
    Info (12023): Found entity 1: sdram_core File: D:/intel_project/AX301/demo/14_audio_record_play/src/sdram/sdram_core.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_64i_16o_64.v
    Info (12023): Found entity 1: afifo_64i_16o_64 File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_64i_16o_64.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16i_64o_256.v
    Info (12023): Found entity 1: afifo_16i_64o_256 File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_16i_64o_256.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_top.v Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_byte_ctrl.v(199) File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_byte_ctrl.v Line: 75
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_bit_ctrl.v(185) File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v
    Info (12023): Found entity 1: i2c_config File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_config.v Line: 30
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:sdram_pll_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 82
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:sdram_pll_m0|altpll:altpll_component" File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/sdram_pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "sdram_pll:sdram_pll_m0|altpll:altpll_component" File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/sdram_pll.v Line: 90
Info (12133): Instantiated megafunction "sdram_pll:sdram_pll_m0|altpll:altpll_component" with the following parameter: File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/sdram_pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: D:/intel_project/AX301/demo/14_audio_record_play/db/sdram_pll_altpll.v Line: 29
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:sdram_pll_m0|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "i2c_config" for hierarchy "i2c_config:i2c_config_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 98
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_config.v Line: 157
Info (10264): Verilog HDL Case Statement information at i2c_master_top.v(246): all case item expressions in this case statement are onehot File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_top.v Line: 246
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller" File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_top.v Line: 284
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_byte_ctrl.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14) File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14) File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: D:/intel_project/AX301/demo/14_audio_record_play/src/i2c_master/i2c_master_bit_ctrl.v Line: 406
Info (12128): Elaborating entity "lut_wm8731" for hierarchy "lut_wm8731:lut_wm8731_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 103
Info (12128): Elaborating entity "audio_record_play_ctrl" for hierarchy "audio_record_play_ctrl:audio_record_play_ctrl_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 123
Info (12128): Elaborating entity "audio_key" for hierarchy "audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_record_play_ctrl.v Line: 75
Info (12128): Elaborating entity "ax_debounce" for hierarchy "audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_key:audio_key_m0|ax_debounce:ax_debounce_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_key.v Line: 128
Info (12128): Elaborating entity "audio_tx" for hierarchy "audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_tx:audio_tx_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_record_play_ctrl.v Line: 87
Info (12128): Elaborating entity "audio_rx" for hierarchy "audio_record_play_ctrl:audio_record_play_ctrl_m0|audio_rx:audio_rx_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/audio_record_play_ctrl.v Line: 100
Info (12128): Elaborating entity "frame_read_write" for hierarchy "frame_read_write:frame_read_write_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 167
Info (12128): Elaborating entity "afifo_64i_16o_64" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf" File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 99
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_64i_16o_64.v Line: 97
Info (12130): Elaborated megafunction instantiation "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_64i_16o_64.v Line: 97
Info (12133): Instantiated megafunction "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_64i_16o_64.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ool1.tdf
    Info (12023): Found entity 1: dcfifo_ool1 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_ool1" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb File: D:/intel_project/AX301/demo/14_audio_record_play/db/a_gray2bin_sgb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_gray2bin_sgb:rdptr_g_gray2bin" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf
    Info (12023): Found entity 1: a_graycounter_q57 File: D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_q57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_q57" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_q57:rdptr_g1p" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_njc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|a_graycounter_njc:wrptr_g1p" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tj31.tdf
    Info (12023): Found entity 1: altsyncram_tj31 File: D:/intel_project/AX301/demo/14_audio_record_play/db/altsyncram_tj31.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tj31" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|altsyncram_tj31:fifo_ram" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_gd9:rs_brp" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_ed9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|dffpipe_ed9:rs_bwp" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_unl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_fd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14" File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_unl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_vnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_hd9:dffpipe17" File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_vnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: D:/intel_project/AX301/demo/14_audio_record_play/db/cmpr_d66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cmpr_d66:rdempty_eq_comp" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf
    Info (12023): Found entity 1: cntr_64e File: D:/intel_project/AX301/demo/14_audio_record_play/db/cntr_64e.tdf Line: 25
Info (12128): Elaborating entity "cntr_64e" for hierarchy "frame_read_write:frame_read_write_m0|afifo_64i_16o_64:write_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ool1:auto_generated|cntr_64e:cntr_b" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_ool1.tdf Line: 84
Info (12128): Elaborating entity "frame_fifo_write" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 130
Info (12128): Elaborating entity "afifo_16i_64o_256" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf" File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 146
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_16i_64o_256.v Line: 97
Info (12130): Elaborated megafunction instantiation "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_16i_64o_256.v Line: 97
Info (12133): Instantiated megafunction "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/intel_project/AX301/demo/14_audio_record_play/src/ip_core/afifo_16i_64o_256.v Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "6"
    Info (12134): Parameter "lpm_width_r" = "64"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bql1.tdf
    Info (12023): Found entity 1: dcfifo_bql1 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_bql1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_bql1" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57 File: D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_r57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_r57:rdptr_g1p" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_bql1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info (12023): Found entity 1: a_graycounter_mjc File: D:/intel_project/AX301/demo/14_audio_record_play/db/a_graycounter_mjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_mjc" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|a_graycounter_mjc:wrptr_g1p" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_bql1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uj31.tdf
    Info (12023): Found entity 1: altsyncram_uj31 File: D:/intel_project/AX301/demo/14_audio_record_play/db/altsyncram_uj31.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uj31" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|altsyncram_uj31:fifo_ram" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_bql1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_bql1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_id9:dffpipe12" File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: D:/intel_project/AX301/demo/14_audio_record_play/db/dcfifo_bql1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: D:/intel_project/AX301/demo/14_audio_record_play/db/dffpipe_jd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16i_64o_256:read_buf|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe15" File: D:/intel_project/AX301/demo/14_audio_record_play/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12128): Elaborating entity "frame_fifo_read" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 176
Info (12128): Elaborating entity "sdram_core" for hierarchy "sdram_core:sdram_core_m0" File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 194
Info (10264): Verilog HDL Case Statement information at sdram_core.v(285): all case item expressions in this case statement are onehot File: D:/intel_project/AX301/demo/14_audio_record_play/src/sdram/sdram_core.v Line: 285
Info (10264): Verilog HDL Case Statement information at sdram_core.v(342): all case item expressions in this case statement are onehot File: D:/intel_project/AX301/demo/14_audio_record_play/src/sdram/sdram_core.v Line: 342
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[15]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[14]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[13]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[12]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[11]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[10]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[9]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[8]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[15]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[14]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[13]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[12]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[11]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[10]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[9]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[8]" is missing source, defaulting to GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/frame_read_write.v Line: 82
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/intel_project/AX301/demo/14_audio_record_play/src/sdram/sdram_core.v Line: 342
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 43
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 44
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 48
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "wm8731_daclrc" File: D:/intel_project/AX301/demo/14_audio_record_play/src/top.v Line: 36
Info (21057): Implemented 1341 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 1259 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 681 megabytes
    Info: Processing ended: Tue Mar 20 15:09:29 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:32


