vhdl-clock-name is a variable defined in `vhdl-mode.el'.<br/>Its value is ""<br/><br/>Documentation:<br/>Name of clock signal to use in templates.<br/><br/>You can customize this variable.