// Seed: 1799946491
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  assign id_0 = id_1;
  logic id_4;
  logic id_5;
  assign id_0 = 1'b0;
  type_12(
      ""
  ); defparam id_6.id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  output id_8;
  inout id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
endmodule
