// Seed: 4112798440
module module_0 #(
    parameter id_3 = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1 : id_3] = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd90,
    parameter id_6 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_6,
      id_2
  );
  always @* begin : LABEL_0
    id_4[id_5] = -1'b0;
  end
  logic id_7;
  wire  id_8;
  ;
  logic [id_6 : id_6] id_9;
  wire [1 'h0 : -1] id_10 = id_9;
  wire [-1 : -1] id_11 = id_9;
endmodule
