{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647366301269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 18:45:00 2022 " "Processing started: Tue Mar 15 18:45:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647366301271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366301271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366301272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647366302129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647366302129 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(147) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(147)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316290 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(148) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(148)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316290 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(475) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(475)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316291 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(476) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(476)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 476 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316292 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(477) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(477)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 477 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316292 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(478) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(478)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 478 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316292 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(479) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(479)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 479 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316292 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(1697) " "Verilog HDL Attribute warning at VexRiscv.v(1697): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366316633 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(2214) " "Unrecognized synthesis attribute \"ram_style\" at ../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(2214)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionCache " "Found entity 1: InstructionCache" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366316697 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataCache " "Found entity 2: DataCache" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366316697 ""} { "Info" "ISGN_ENTITY_NAME" "3 VexRiscv " "Found entity 3: VexRiscv" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366316697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366316712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366316712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647366322450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___scratch_re top.v(65) " "Verilog HDL or VHDL warning at top.v(65): object \"__main___scratch_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322463 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bus_errors_we top.v(67) " "Verilog HDL or VHDL warning at top.v(67): object \"__main___bus_errors_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322463 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bus_errors_re top.v(68) " "Verilog HDL or VHDL warning at top.v(68): object \"__main___bus_errors_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322463 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___ram_bus_dat_w top.v(97) " "Verilog HDL or VHDL warning at top.v(97): object \"__main___ram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322464 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___ram_bus_sel top.v(99) " "Verilog HDL or VHDL warning at top.v(99): object \"__main___ram_bus_sel\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322464 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___ram_bus_we top.v(103) " "Verilog HDL or VHDL warning at top.v(103): object \"__main___ram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322464 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___ram_bus_cti top.v(104) " "Verilog HDL or VHDL warning at top.v(104): object \"__main___ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322464 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___ram_bus_bte top.v(105) " "Verilog HDL or VHDL warning at top.v(105): object \"__main___ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322464 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___interface0_ram_bus_cti top.v(117) " "Verilog HDL or VHDL warning at top.v(117): object \"__main___interface0_ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322464 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___interface0_ram_bus_bte top.v(118) " "Verilog HDL or VHDL warning at top.v(118): object \"__main___interface0_ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322464 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___interface1_ram_bus_cti top.v(132) " "Verilog HDL or VHDL warning at top.v(132): object \"__main___interface1_ram_bus_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322465 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___interface1_ram_bus_bte top.v(133) " "Verilog HDL or VHDL warning at top.v(133): object \"__main___interface1_ram_bus_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322465 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___tx_sink_first top.v(141) " "Verilog HDL or VHDL warning at top.v(141): object \"__main___tx_sink_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322465 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___tx_sink_last top.v(142) " "Verilog HDL or VHDL warning at top.v(142): object \"__main___tx_sink_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322465 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___rx_source_ready top.v(150) " "Verilog HDL or VHDL warning at top.v(150): object \"__main___rx_source_ready\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322465 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txfull_we top.v(166) " "Verilog HDL or VHDL warning at top.v(166): object \"__main___uart_txfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txfull_re top.v(167) " "Verilog HDL or VHDL warning at top.v(167): object \"__main___uart_txfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxempty_we top.v(169) " "Verilog HDL or VHDL warning at top.v(169): object \"__main___uart_rxempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxempty_re top.v(170) " "Verilog HDL or VHDL warning at top.v(170): object \"__main___uart_rxempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_status_we top.v(185) " "Verilog HDL or VHDL warning at top.v(185): object \"__main___uart_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_status_re top.v(186) " "Verilog HDL or VHDL warning at top.v(186): object \"__main___uart_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_pending_we top.v(190) " "Verilog HDL or VHDL warning at top.v(190): object \"__main___uart_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_tx2 top.v(193) " "Verilog HDL or VHDL warning at top.v(193): object \"__main___uart_tx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx2 top.v(194) " "Verilog HDL or VHDL warning at top.v(194): object \"__main___uart_rx2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322466 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_enable_re top.v(196) " "Verilog HDL or VHDL warning at top.v(196): object \"__main___uart_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322467 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txempty_we top.v(198) " "Verilog HDL or VHDL warning at top.v(198): object \"__main___uart_txempty_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322467 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_txempty_re top.v(199) " "Verilog HDL or VHDL warning at top.v(199): object \"__main___uart_txempty_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322467 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxfull_we top.v(201) " "Verilog HDL or VHDL warning at top.v(201): object \"__main___uart_rxfull_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322467 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rxfull_re top.v(202) " "Verilog HDL or VHDL warning at top.v(202): object \"__main___uart_rxfull_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322467 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_tx_fifo_wrport_dat_r top.v(236) " "Verilog HDL or VHDL warning at top.v(236): object \"__main___uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322467 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_tx_fifo_level1 top.v(243) " "Verilog HDL or VHDL warning at top.v(243): object \"__main___uart_tx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322467 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_source_first top.v(257) " "Verilog HDL or VHDL warning at top.v(257): object \"__main___uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322468 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_source_last top.v(258) " "Verilog HDL or VHDL warning at top.v(258): object \"__main___uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322468 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_wrport_dat_r top.v(273) " "Verilog HDL or VHDL warning at top.v(273): object \"__main___uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322468 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___uart_rx_fifo_level1 top.v(280) " "Verilog HDL or VHDL warning at top.v(280): object \"__main___uart_rx_fifo_level1\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322468 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_load_re top.v(288) " "Verilog HDL or VHDL warning at top.v(288): object \"__main___timer_load_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322468 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_reload_re top.v(290) " "Verilog HDL or VHDL warning at top.v(290): object \"__main___timer_reload_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322468 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_en_re top.v(292) " "Verilog HDL or VHDL warning at top.v(292): object \"__main___timer_en_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322468 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_value_we top.v(296) " "Verilog HDL or VHDL warning at top.v(296): object \"__main___timer_value_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_value_re top.v(297) " "Verilog HDL or VHDL warning at top.v(297): object \"__main___timer_value_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_status_we top.v(306) " "Verilog HDL or VHDL warning at top.v(306): object \"__main___timer_status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_status_re top.v(307) " "Verilog HDL or VHDL warning at top.v(307): object \"__main___timer_status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_pending_we top.v(310) " "Verilog HDL or VHDL warning at top.v(310): object \"__main___timer_pending_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_zero2 top.v(313) " "Verilog HDL or VHDL warning at top.v(313): object \"__main___timer_zero2\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___timer_enable_re top.v(315) " "Verilog HDL or VHDL warning at top.v(315): object \"__main___timer_enable_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___leds_re top.v(318) " "Verilog HDL or VHDL warning at top.v(318): object \"__main___leds_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322469 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___switches_we top.v(320) " "Verilog HDL or VHDL warning at top.v(320): object \"__main___switches_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___switches_re top.v(321) " "Verilog HDL or VHDL warning at top.v(321): object \"__main___switches_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___buttons_we top.v(323) " "Verilog HDL or VHDL warning at top.v(323): object \"__main___buttons_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___buttons_re top.v(324) " "Verilog HDL or VHDL warning at top.v(324): object \"__main___buttons_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___irq top.v(328) " "Verilog HDL or VHDL warning at top.v(328): object \"__main___irq\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___status_we top.v(341) " "Verilog HDL or VHDL warning at top.v(341): object \"__main___status_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___status_re top.v(342) " "Verilog HDL or VHDL warning at top.v(342): object \"__main___status_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___mosi_re top.v(344) " "Verilog HDL or VHDL warning at top.v(344): object \"__main___mosi_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322470 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___miso_we top.v(346) " "Verilog HDL or VHDL warning at top.v(346): object \"__main___miso_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___miso_re top.v(347) " "Verilog HDL or VHDL warning at top.v(347): object \"__main___miso_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___cs_re top.v(351) " "Verilog HDL or VHDL warning at top.v(351): object \"__main___cs_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___loopback_re top.v(354) " "Verilog HDL or VHDL warning at top.v(354): object \"__main___loopback_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_re top.v(367) " "Verilog HDL or VHDL warning at top.v(367): object \"__main___display1_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_write_r top.v(369) " "Verilog HDL or VHDL warning at top.v(369): object \"__main___display1_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display1_write_we top.v(370) " "Verilog HDL or VHDL warning at top.v(370): object \"__main___display1_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_re top.v(376) " "Verilog HDL or VHDL warning at top.v(376): object \"__main___display2_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322471 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_write_r top.v(378) " "Verilog HDL or VHDL warning at top.v(378): object \"__main___display2_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display2_write_we top.v(379) " "Verilog HDL or VHDL warning at top.v(379): object \"__main___display2_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_re top.v(385) " "Verilog HDL or VHDL warning at top.v(385): object \"__main___display3_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_write_r top.v(387) " "Verilog HDL or VHDL warning at top.v(387): object \"__main___display3_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display3_write_we top.v(388) " "Verilog HDL or VHDL warning at top.v(388): object \"__main___display3_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_re top.v(394) " "Verilog HDL or VHDL warning at top.v(394): object \"__main___display4_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_write_r top.v(396) " "Verilog HDL or VHDL warning at top.v(396): object \"__main___display4_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display4_write_we top.v(397) " "Verilog HDL or VHDL warning at top.v(397): object \"__main___display4_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 397 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_re top.v(403) " "Verilog HDL or VHDL warning at top.v(403): object \"__main___display5_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_write_r top.v(405) " "Verilog HDL or VHDL warning at top.v(405): object \"__main___display5_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 405 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322472 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display5_write_we top.v(406) " "Verilog HDL or VHDL warning at top.v(406): object \"__main___display5_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322473 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_re top.v(412) " "Verilog HDL or VHDL warning at top.v(412): object \"__main___display6_re\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322473 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_write_r top.v(414) " "Verilog HDL or VHDL warning at top.v(414): object \"__main___display6_write_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322473 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___display6_write_we top.v(415) " "Verilog HDL or VHDL warning at top.v(415): object \"__main___display6_write_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322473 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_basesoc_wishbone_cti top.v(450) " "Verilog HDL or VHDL warning at top.v(450): object \"builder_basesoc_basesoc_wishbone_cti\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322473 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_basesoc_wishbone_bte top.v(451) " "Verilog HDL or VHDL warning at top.v(451): object \"builder_basesoc_basesoc_wishbone_bte\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322474 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank0_control0_we top.v(478) " "Verilog HDL or VHDL warning at top.v(478): object \"builder_basesoc_csr_bankarray_csrbank0_control0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322474 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank0_status_r top.v(481) " "Verilog HDL or VHDL warning at top.v(481): object \"builder_basesoc_csr_bankarray_csrbank0_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322474 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank0_mosi0_we top.v(486) " "Verilog HDL or VHDL warning at top.v(486): object \"builder_basesoc_csr_bankarray_csrbank0_mosi0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322474 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank0_miso_r top.v(489) " "Verilog HDL or VHDL warning at top.v(489): object \"builder_basesoc_csr_bankarray_csrbank0_miso_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322474 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank0_cs0_we top.v(494) " "Verilog HDL or VHDL warning at top.v(494): object \"builder_basesoc_csr_bankarray_csrbank0_cs0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322474 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank0_loopback0_we top.v(498) " "Verilog HDL or VHDL warning at top.v(498): object \"builder_basesoc_csr_bankarray_csrbank0_loopback0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 498 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322475 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank1_in_r top.v(506) " "Verilog HDL or VHDL warning at top.v(506): object \"builder_basesoc_csr_bankarray_csrbank1_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322475 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank2_reset0_we top.v(516) " "Verilog HDL or VHDL warning at top.v(516): object \"builder_basesoc_csr_bankarray_csrbank2_reset0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322475 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank2_scratch0_we top.v(520) " "Verilog HDL or VHDL warning at top.v(520): object \"builder_basesoc_csr_bankarray_csrbank2_scratch0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322475 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank2_bus_errors_r top.v(523) " "Verilog HDL or VHDL warning at top.v(523): object \"builder_basesoc_csr_bankarray_csrbank2_bus_errors_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 523 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322475 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank3_value0_we top.v(533) " "Verilog HDL or VHDL warning at top.v(533): object \"builder_basesoc_csr_bankarray_csrbank3_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 533 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322476 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank4_value0_we top.v(542) " "Verilog HDL or VHDL warning at top.v(542): object \"builder_basesoc_csr_bankarray_csrbank4_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322476 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank5_value0_we top.v(551) " "Verilog HDL or VHDL warning at top.v(551): object \"builder_basesoc_csr_bankarray_csrbank5_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322476 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank6_value0_we top.v(560) " "Verilog HDL or VHDL warning at top.v(560): object \"builder_basesoc_csr_bankarray_csrbank6_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank7_value0_we top.v(569) " "Verilog HDL or VHDL warning at top.v(569): object \"builder_basesoc_csr_bankarray_csrbank7_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank8_value0_we top.v(578) " "Verilog HDL or VHDL warning at top.v(578): object \"builder_basesoc_csr_bankarray_csrbank8_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_sram_bus_we top.v(582) " "Verilog HDL or VHDL warning at top.v(582): object \"builder_basesoc_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_sram_bus_dat_w top.v(583) " "Verilog HDL or VHDL warning at top.v(583): object \"builder_basesoc_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322477 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank9_out0_we top.v(595) " "Verilog HDL or VHDL warning at top.v(595): object \"builder_basesoc_csr_bankarray_csrbank9_out0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322478 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank10_in_r top.v(603) " "Verilog HDL or VHDL warning at top.v(603): object \"builder_basesoc_csr_bankarray_csrbank10_in_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 603 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322478 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank11_load0_we top.v(613) " "Verilog HDL or VHDL warning at top.v(613): object \"builder_basesoc_csr_bankarray_csrbank11_load0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 613 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322478 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank11_reload0_we top.v(617) " "Verilog HDL or VHDL warning at top.v(617): object \"builder_basesoc_csr_bankarray_csrbank11_reload0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322478 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank11_en0_we top.v(621) " "Verilog HDL or VHDL warning at top.v(621): object \"builder_basesoc_csr_bankarray_csrbank11_en0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322478 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank11_update_value0_we top.v(625) " "Verilog HDL or VHDL warning at top.v(625): object \"builder_basesoc_csr_bankarray_csrbank11_update_value0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 625 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322478 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank11_value_r top.v(628) " "Verilog HDL or VHDL warning at top.v(628): object \"builder_basesoc_csr_bankarray_csrbank11_value_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 628 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322478 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank11_ev_status_r top.v(632) " "Verilog HDL or VHDL warning at top.v(632): object \"builder_basesoc_csr_bankarray_csrbank11_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank11_ev_enable0_we top.v(641) " "Verilog HDL or VHDL warning at top.v(641): object \"builder_basesoc_csr_bankarray_csrbank11_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank12_txfull_r top.v(649) " "Verilog HDL or VHDL warning at top.v(649): object \"builder_basesoc_csr_bankarray_csrbank12_txfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 649 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank12_rxempty_r top.v(653) " "Verilog HDL or VHDL warning at top.v(653): object \"builder_basesoc_csr_bankarray_csrbank12_rxempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank12_ev_status_r top.v(657) " "Verilog HDL or VHDL warning at top.v(657): object \"builder_basesoc_csr_bankarray_csrbank12_ev_status_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank12_ev_enable0_we top.v(666) " "Verilog HDL or VHDL warning at top.v(666): object \"builder_basesoc_csr_bankarray_csrbank12_ev_enable0_we\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 666 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank12_txempty_r top.v(669) " "Verilog HDL or VHDL warning at top.v(669): object \"builder_basesoc_csr_bankarray_csrbank12_txempty_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 669 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_basesoc_csr_bankarray_csrbank12_rxfull_r top.v(673) " "Verilog HDL or VHDL warning at top.v(673): object \"builder_basesoc_csr_bankarray_csrbank12_rxfull_r\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 673 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366322479 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top.v(758) " "Verilog HDL assignment warning at top.v(758): truncated value with size 8 to match size of target (1)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647366322794 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(961) " "Verilog HDL Case Statement information at top.v(961): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 961 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647366322800 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top.v(1340) " "Verilog HDL assignment warning at top.v(1340): truncated value with size 30 to match size of target (14)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647366322805 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 top.v(2225) " "Verilog HDL assignment warning at top.v(2225): truncated value with size 17 to match size of target (16)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647366322836 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 top.v(2227) " "Verilog HDL assignment warning at top.v(2227): truncated value with size 17 to match size of target (16)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647366322836 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 top.v(2698) " "Verilog HDL warning at top.v(2698): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2698 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1647366324090 "|top"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem_1 top.v(2697) " "Verilog HDL warning at top.v(2697): initial value for variable mem_1 should be constant" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2697 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1647366324097 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 top.v(2721) " "Verilog HDL warning at top.v(2721): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2721 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1647366325521 "|top"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem_2 top.v(2720) " "Verilog HDL warning at top.v(2720): initial value for variable mem_2 should be constant" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2720 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1647366325535 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 top.v(2681) " "Net \"mem.data_a\" at top.v(2681) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2681 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647366332282 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 top.v(2681) " "Net \"mem.waddr_a\" at top.v(2681) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2681 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647366332282 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_3.data_a 0 top.v(2742) " "Net \"mem_3.data_a\" at top.v(2742) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2742 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647366332295 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_3.waddr_a 0 top.v(2742) " "Net \"mem_3.waddr_a\" at top.v(2742) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2742 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647366332295 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 top.v(2681) " "Net \"mem.we_a\" at top.v(2681) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2681 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647366332355 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_3.we_a 0 top.v(2742) " "Net \"mem_3.we_a\" at top.v(2742) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2742 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647366332374 "|top"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[31\]__1 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376080 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[23\]__2 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[23\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376108 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[15\]__3 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[15\]__3\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376141 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[7\]__4 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[7\]__4\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376172 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[31\]__5 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[31\]__5\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376239 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[23\]__6 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[23\]__6\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376305 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[15\]__7 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[15\]__7\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376369 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[7\]__8 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[7\]__8\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366376433 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[23\]__2 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[23\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[15\]__3 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[15\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[7\]__4 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[7\]__4\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[31\]__5 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[31\]__5\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[23\]__6 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[23\]__6\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[15\]__7 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[15\]__7\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[7\]__8 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[7\]__8\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366376683 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647366376683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:VexRiscv " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:VexRiscv\"" {  } { { "top.v" "VexRiscv" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366380549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscv.v(1446) " "Verilog HDL or VHDL warning at VexRiscv.v(1446): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380869 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscv.v(1654) " "Verilog HDL or VHDL warning at VexRiscv.v(1654): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380869 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscv.v(1665) " "Verilog HDL or VHDL warning at VexRiscv.v(1665): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1665 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscv.v(1666) " "Verilog HDL or VHDL warning at VexRiscv.v(1666): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1666 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscv.v(1676) " "Verilog HDL or VHDL warning at VexRiscv.v(1676): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1676 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscv.v(1677) " "Verilog HDL or VHDL warning at VexRiscv.v(1677): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscv.v(1687) " "Verilog HDL or VHDL warning at VexRiscv.v(1687): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1687 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscv.v(1689) " "Verilog HDL or VHDL warning at VexRiscv.v(1689): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscv.v(1690) " "Verilog HDL or VHDL warning at VexRiscv.v(1690): object \"lastStagePc\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1690 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscv.v(1691) " "Verilog HDL or VHDL warning at VexRiscv.v(1691): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1691 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscv.v(1692) " "Verilog HDL or VHDL warning at VexRiscv.v(1692): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_incomingInstruction VexRiscv.v(1695) " "Verilog HDL or VHDL warning at VexRiscv.v(1695): object \"IBusCachedPlugin_incomingInstruction\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscv.v(1699) " "Verilog HDL or VHDL warning at VexRiscv.v(1699): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscv.v(1701) " "Verilog HDL or VHDL warning at VexRiscv.v(1701): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1701 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380870 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscv.v(1702) " "Verilog HDL or VHDL warning at VexRiscv.v(1702): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1702 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_isValid VexRiscv.v(1709) " "Verilog HDL or VHDL warning at VexRiscv.v(1709): object \"IBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1709 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_bypassTranslation VexRiscv.v(1711) " "Verilog HDL or VHDL warning at VexRiscv.v(1711): object \"IBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1711 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscv.v(1719) " "Verilog HDL or VHDL warning at VexRiscv.v(1719): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1719 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_isValid VexRiscv.v(1721) " "Verilog HDL or VHDL warning at VexRiscv.v(1721): object \"DBusCachedPlugin_mmuBus_cmd_isValid\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1721 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_bypassTranslation VexRiscv.v(1723) " "Verilog HDL or VHDL warning at VexRiscv.v(1723): object \"DBusCachedPlugin_mmuBus_cmd_bypassTranslation\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1723 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscv.v(1731) " "Verilog HDL or VHDL warning at VexRiscv.v(1731): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscv.v(1748) " "Verilog HDL or VHDL warning at VexRiscv.v(1748): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscv.v(1749) " "Verilog HDL or VHDL warning at VexRiscv.v(1749): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1749 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscv.v(1750) " "Verilog HDL or VHDL warning at VexRiscv.v(1750): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1750 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscv.v(1751) " "Verilog HDL or VHDL warning at VexRiscv.v(1751): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1751 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscv.v(1753) " "Verilog HDL or VHDL warning at VexRiscv.v(1753): object \"contextSwitching\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscv.v(1783) " "Verilog HDL or VHDL warning at VexRiscv.v(1783): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1783 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_inputSample VexRiscv.v(1785) " "Verilog HDL or VHDL warning at VexRiscv.v(1785): object \"IBusCachedPlugin_iBusRsp_stages_0_inputSample\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscv.v(1838) " "Verilog HDL or VHDL warning at VexRiscv.v(1838): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1838 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_127_ VexRiscv.v(1842) " "Verilog HDL warning at VexRiscv.v(1842): object _zz_127_ used but never assigned" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1842 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_last VexRiscv.v(1856) " "Verilog HDL or VHDL warning at VexRiscv.v(1856): object \"dBus_cmd_payload_last\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380871 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_142_ VexRiscv.v(1890) " "Verilog HDL warning at VexRiscv.v(1890): object _zz_142_ used but never assigned" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1890 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base VexRiscv.v(1967) " "Verilog HDL or VHDL warning at VexRiscv.v(1967): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1967 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions VexRiscv.v(1968) " "Verilog HDL or VHDL warning at VexRiscv.v(1968): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1968 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscv.v(2007) " "Verilog HDL or VHDL warning at VexRiscv.v(2007): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2007 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscv.v(2013) " "Verilog HDL or VHDL warning at VexRiscv.v(2013): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2013 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_inWfi VexRiscv.v(2015) " "Verilog HDL or VHDL warning at VexRiscv.v(2015): object \"execute_CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2015 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake VexRiscv.v(2016) " "Verilog HDL or VHDL warning at VexRiscv.v(2016): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2016 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess VexRiscv.v(2018) " "Verilog HDL or VHDL warning at VexRiscv.v(2018): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2018 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction VexRiscv.v(2019) " "Verilog HDL or VHDL warning at VexRiscv.v(2019): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2019 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscv.v(2024) " "Verilog HDL or VHDL warning at VexRiscv.v(2024): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2024 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_1__string VexRiscv.v(2134) " "Verilog HDL or VHDL warning at VexRiscv.v(2134): object \"_zz_1__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_2__string VexRiscv.v(2135) " "Verilog HDL or VHDL warning at VexRiscv.v(2135): object \"_zz_2__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_3__string VexRiscv.v(2136) " "Verilog HDL or VHDL warning at VexRiscv.v(2136): object \"_zz_3__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_4__string VexRiscv.v(2137) " "Verilog HDL or VHDL warning at VexRiscv.v(2137): object \"_zz_4__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscv.v(2138) " "Verilog HDL or VHDL warning at VexRiscv.v(2138): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_5__string VexRiscv.v(2139) " "Verilog HDL or VHDL warning at VexRiscv.v(2139): object \"_zz_5__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_6__string VexRiscv.v(2140) " "Verilog HDL or VHDL warning at VexRiscv.v(2140): object \"_zz_6__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_7__string VexRiscv.v(2141) " "Verilog HDL or VHDL warning at VexRiscv.v(2141): object \"_zz_7__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscv.v(2142) " "Verilog HDL or VHDL warning at VexRiscv.v(2142): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380872 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_8__string VexRiscv.v(2143) " "Verilog HDL or VHDL warning at VexRiscv.v(2143): object \"_zz_8__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_9__string VexRiscv.v(2144) " "Verilog HDL or VHDL warning at VexRiscv.v(2144): object \"_zz_9__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_10__string VexRiscv.v(2145) " "Verilog HDL or VHDL warning at VexRiscv.v(2145): object \"_zz_10__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_11__string VexRiscv.v(2146) " "Verilog HDL or VHDL warning at VexRiscv.v(2146): object \"_zz_11__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_12__string VexRiscv.v(2147) " "Verilog HDL or VHDL warning at VexRiscv.v(2147): object \"_zz_12__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscv.v(2148) " "Verilog HDL or VHDL warning at VexRiscv.v(2148): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_13__string VexRiscv.v(2149) " "Verilog HDL or VHDL warning at VexRiscv.v(2149): object \"_zz_13__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_14__string VexRiscv.v(2150) " "Verilog HDL or VHDL warning at VexRiscv.v(2150): object \"_zz_14__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_15__string VexRiscv.v(2151) " "Verilog HDL or VHDL warning at VexRiscv.v(2151): object \"_zz_15__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscv.v(2152) " "Verilog HDL or VHDL warning at VexRiscv.v(2152): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_16__string VexRiscv.v(2153) " "Verilog HDL or VHDL warning at VexRiscv.v(2153): object \"_zz_16__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_17__string VexRiscv.v(2154) " "Verilog HDL or VHDL warning at VexRiscv.v(2154): object \"_zz_17__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_18__string VexRiscv.v(2155) " "Verilog HDL or VHDL warning at VexRiscv.v(2155): object \"_zz_18__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_19__string VexRiscv.v(2156) " "Verilog HDL or VHDL warning at VexRiscv.v(2156): object \"_zz_19__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_20__string VexRiscv.v(2157) " "Verilog HDL or VHDL warning at VexRiscv.v(2157): object \"_zz_20__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscv.v(2158) " "Verilog HDL or VHDL warning at VexRiscv.v(2158): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_21__string VexRiscv.v(2159) " "Verilog HDL or VHDL warning at VexRiscv.v(2159): object \"_zz_21__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380873 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_22__string VexRiscv.v(2160) " "Verilog HDL or VHDL warning at VexRiscv.v(2160): object \"_zz_22__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_23__string VexRiscv.v(2161) " "Verilog HDL or VHDL warning at VexRiscv.v(2161): object \"_zz_23__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscv.v(2162) " "Verilog HDL or VHDL warning at VexRiscv.v(2162): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_24__string VexRiscv.v(2163) " "Verilog HDL or VHDL warning at VexRiscv.v(2163): object \"_zz_24__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_25__string VexRiscv.v(2164) " "Verilog HDL or VHDL warning at VexRiscv.v(2164): object \"_zz_25__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_26__string VexRiscv.v(2165) " "Verilog HDL or VHDL warning at VexRiscv.v(2165): object \"_zz_26__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscv.v(2166) " "Verilog HDL or VHDL warning at VexRiscv.v(2166): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_32__string VexRiscv.v(2167) " "Verilog HDL or VHDL warning at VexRiscv.v(2167): object \"_zz_32__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscv.v(2168) " "Verilog HDL or VHDL warning at VexRiscv.v(2168): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_33__string VexRiscv.v(2169) " "Verilog HDL or VHDL warning at VexRiscv.v(2169): object \"_zz_33__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscv.v(2170) " "Verilog HDL or VHDL warning at VexRiscv.v(2170): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_36__string VexRiscv.v(2171) " "Verilog HDL or VHDL warning at VexRiscv.v(2171): object \"_zz_36__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscv.v(2172) " "Verilog HDL or VHDL warning at VexRiscv.v(2172): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_39__string VexRiscv.v(2173) " "Verilog HDL or VHDL warning at VexRiscv.v(2173): object \"_zz_39__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscv.v(2174) " "Verilog HDL or VHDL warning at VexRiscv.v(2174): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_44__string VexRiscv.v(2175) " "Verilog HDL or VHDL warning at VexRiscv.v(2175): object \"_zz_44__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscv.v(2176) " "Verilog HDL or VHDL warning at VexRiscv.v(2176): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_46__string VexRiscv.v(2177) " "Verilog HDL or VHDL warning at VexRiscv.v(2177): object \"_zz_46__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscv.v(2178) " "Verilog HDL or VHDL warning at VexRiscv.v(2178): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380874 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_51__string VexRiscv.v(2179) " "Verilog HDL or VHDL warning at VexRiscv.v(2179): object \"_zz_51__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscv.v(2180) " "Verilog HDL or VHDL warning at VexRiscv.v(2180): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_53__string VexRiscv.v(2181) " "Verilog HDL or VHDL warning at VexRiscv.v(2181): object \"_zz_53__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscv.v(2182) " "Verilog HDL or VHDL warning at VexRiscv.v(2182): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_56__string VexRiscv.v(2183) " "Verilog HDL or VHDL warning at VexRiscv.v(2183): object \"_zz_56__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscv.v(2184) " "Verilog HDL or VHDL warning at VexRiscv.v(2184): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_58__string VexRiscv.v(2185) " "Verilog HDL or VHDL warning at VexRiscv.v(2185): object \"_zz_58__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_64__string VexRiscv.v(2186) " "Verilog HDL or VHDL warning at VexRiscv.v(2186): object \"_zz_64__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_70__string VexRiscv.v(2187) " "Verilog HDL or VHDL warning at VexRiscv.v(2187): object \"_zz_70__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_74__string VexRiscv.v(2188) " "Verilog HDL or VHDL warning at VexRiscv.v(2188): object \"_zz_74__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_76__string VexRiscv.v(2189) " "Verilog HDL or VHDL warning at VexRiscv.v(2189): object \"_zz_76__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_77__string VexRiscv.v(2190) " "Verilog HDL or VHDL warning at VexRiscv.v(2190): object \"_zz_77__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_84__string VexRiscv.v(2191) " "Verilog HDL or VHDL warning at VexRiscv.v(2191): object \"_zz_84__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_86__string VexRiscv.v(2192) " "Verilog HDL or VHDL warning at VexRiscv.v(2192): object \"_zz_86__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscv.v(2193) " "Verilog HDL or VHDL warning at VexRiscv.v(2193): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_95__string VexRiscv.v(2194) " "Verilog HDL or VHDL warning at VexRiscv.v(2194): object \"_zz_95__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_153__string VexRiscv.v(2195) " "Verilog HDL or VHDL warning at VexRiscv.v(2195): object \"_zz_153__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_154__string VexRiscv.v(2196) " "Verilog HDL or VHDL warning at VexRiscv.v(2196): object \"_zz_154__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_155__string VexRiscv.v(2197) " "Verilog HDL or VHDL warning at VexRiscv.v(2197): object \"_zz_155__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380875 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_156__string VexRiscv.v(2198) " "Verilog HDL or VHDL warning at VexRiscv.v(2198): object \"_zz_156__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_157__string VexRiscv.v(2199) " "Verilog HDL or VHDL warning at VexRiscv.v(2199): object \"_zz_157__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_158__string VexRiscv.v(2200) " "Verilog HDL or VHDL warning at VexRiscv.v(2200): object \"_zz_158__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_159__string VexRiscv.v(2201) " "Verilog HDL or VHDL warning at VexRiscv.v(2201): object \"_zz_159__string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscv.v(2202) " "Verilog HDL or VHDL warning at VexRiscv.v(2202): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscv.v(2203) " "Verilog HDL or VHDL warning at VexRiscv.v(2203): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscv.v(2204) " "Verilog HDL or VHDL warning at VexRiscv.v(2204): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscv.v(2205) " "Verilog HDL or VHDL warning at VexRiscv.v(2205): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscv.v(2206) " "Verilog HDL or VHDL warning at VexRiscv.v(2206): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscv.v(2207) " "Verilog HDL or VHDL warning at VexRiscv.v(2207): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscv.v(2208) " "Verilog HDL or VHDL warning at VexRiscv.v(2208): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscv.v(2209) " "Verilog HDL or VHDL warning at VexRiscv.v(2209): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscv.v(2210) " "Verilog HDL or VHDL warning at VexRiscv.v(2210): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscv.v(2211) " "Verilog HDL or VHDL warning at VexRiscv.v(2211): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(2341) " "Verilog HDL assignment warning at VexRiscv.v(2341): truncated value with size 32 to match size of target (27)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4361) " "Verilog HDL Case Statement information at VexRiscv.v(4361): all case item expressions in this case statement are onehot" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4375) " "Verilog HDL Case Statement information at VexRiscv.v(4375): all case item expressions in this case statement are onehot" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4375 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(5091) " "Verilog HDL Case Statement information at VexRiscv.v(5091): all case item expressions in this case statement are onehot" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5091 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(5105) " "Verilog HDL Case Statement information at VexRiscv.v(5105): all case item expressions in this case statement are onehot" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 VexRiscv.v(5248) " "Verilog HDL assignment warning at VexRiscv.v(5248): truncated value with size 32 to match size of target (30)" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647366380876 "|top|VexRiscv:VexRiscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_cache" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366380878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscv.v(110) " "Verilog HDL or VHDL warning at VexRiscv.v(110): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381061 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscv.v(112) " "Verilog HDL or VHDL warning at VexRiscv.v(112): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381061 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscv.v(139) " "Verilog HDL or VHDL warning at VexRiscv.v(139): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381061 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscv.v(140) " "Verilog HDL or VHDL warning at VexRiscv.v(140): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381061 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscv.v(141) " "Verilog HDL or VHDL warning at VexRiscv.v(141): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381061 "|top|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:VexRiscv\|DataCache:dataCache_1_ " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "dataCache_1_" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 2635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366381063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscv.v(399) " "Verilog HDL or VHDL warning at VexRiscv.v(399): object \"haltCpu\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381471 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscv.v(408) " "Verilog HDL or VHDL warning at VexRiscv.v(408): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscv.v(409) " "Verilog HDL or VHDL warning at VexRiscv.v(409): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 409 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscv.v(410) " "Verilog HDL or VHDL warning at VexRiscv.v(410): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscv.v(411) " "Verilog HDL or VHDL warning at VexRiscv.v(411): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscv.v(412) " "Verilog HDL or VHDL warning at VexRiscv.v(412): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscv.v(413) " "Verilog HDL or VHDL warning at VexRiscv.v(413): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscv.v(447) " "Verilog HDL or VHDL warning at VexRiscv.v(447): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscv.v(450) " "Verilog HDL or VHDL warning at VexRiscv.v(450): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscv.v(452) " "Verilog HDL or VHDL warning at VexRiscv.v(452): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647366381472 "|top|VexRiscv:VexRiscv|DataCache:dataCache_1_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mem_1\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mem_1\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366385778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_1\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"altsyncram:mem_1\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366385822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_1\[0\]\[31\]__1 " "Instantiated megafunction \"altsyncram:mem_1\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366385822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366385822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mdg1 " "Found entity 1: altsyncram_mdg1" {  } { { "db/altsyncram_mdg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_mdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366386231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366386231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mdg1 altsyncram:mem_1\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated " "Elaborating entity \"altsyncram_mdg1\" for hierarchy \"altsyncram:mem_1\[0\]\[31\]__1\|altsyncram_mdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366386232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mem_2\[0\]\[31\]__5 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mem_2\[0\]\[31\]__5\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366386339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_2\[0\]\[31\]__5 " "Elaborated megafunction instantiation \"altsyncram:mem_2\[0\]\[31\]__5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366386343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_2\[0\]\[31\]__5 " "Instantiated megafunction \"altsyncram:mem_2\[0\]\[31\]__5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366386343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366386343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2eg1 " "Found entity 1: altsyncram_2eg1" {  } { { "db/altsyncram_2eg1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_2eg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366386434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366386434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2eg1 altsyncram:mem_2\[0\]\[31\]__5\|altsyncram_2eg1:auto_generated " "Elaborating entity \"altsyncram_2eg1\" for hierarchy \"altsyncram:mem_2\[0\]\[31\]__5\|altsyncram_2eg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366386435 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 39 /home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/top.ram1_top_1fc36.hdl.mif " "Memory depth (64) in the design file differs from memory depth (39) in the Memory Initialization File \"/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/top.ram1_top_1fc36.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1647366449767 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 5184 /home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/top.ram0_top_1fc36.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (5184) in the Memory Initialization File \"/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/top.ram0_top_1fc36.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1647366449839 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "storage_rtl_0 " "Inferred RAM node \"storage_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450416 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450418 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_tags_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_tags_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450419 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450419 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450421 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450421 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450422 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450422 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "storage_1_rtl_0 " "Inferred RAM node \"storage_1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1647366450423 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem_3 " "RAM logic \"mem_3\" is uninferred because MIF is not supported for the selected family" {  } { { "top.v" "mem_3" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2742 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647366450424 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem " "RAM logic \"mem\" is uninferred because MIF is not supported for the selected family" {  } { { "top.v" "mem" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 2681 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647366450424 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647366450424 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_datas_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1647366484240 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647366484240 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult0\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult0" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5124 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366484320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult2\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult2" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5126 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366484320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult3\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult3" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5127 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366484320 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:VexRiscv\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:VexRiscv\|Mult1\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "Mult1" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366484320 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647366484320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366484407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_rtl_0 " "Instantiated megafunction \"altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484407 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366484407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6g1 " "Found entity 1: altsyncram_u6g1" {  } { { "db/altsyncram_u6g1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_u6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366484498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366484498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366484515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484515 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366484515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_67d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_67d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_67d1 " "Found entity 1: altsyncram_67d1" {  } { { "db/altsyncram_67d1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_67d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366484609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366484609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366484635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_datas_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366484635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcd1 " "Found entity 1: altsyncram_mcd1" {  } { { "db/altsyncram_mcd1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_mcd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366484733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366484733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366484750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484750 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366484750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47g1 " "Found entity 1: altsyncram_47g1" {  } { { "db/altsyncram_47g1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_47g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366484847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366484847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366484928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|DataCache:dataCache_1_\|altsyncram:ways_0_data_symbol3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366484928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366484928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9d1 " "Found entity 1: altsyncram_s9d1" {  } { { "db/altsyncram_s9d1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_s9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366485022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366485022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult0\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366485153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485153 ""}  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366485153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/mult_tns.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366485254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366485254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult2\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366485262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult2 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485262 ""}  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366485262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/mult_tgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647366485347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366485347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult3\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366485356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult3 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485357 ""}  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366485357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|lpm_mult:Mult1\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366485365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|lpm_mult:Mult1 " "Instantiated megafunction \"VexRiscv:VexRiscv\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647366485365 ""}  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647366485365 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u6g1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_u6g1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366485949 "|top|altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u6g1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_u6g1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366485949 "|top|altsyncram:storage_1_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_u6g1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_u6g1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366485949 "|top|altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_u6g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_u6g1.tdf" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/db/altsyncram_u6g1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/home/alexandre/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366485949 "|top|altsyncram:storage_rtl_0|altsyncram_u6g1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1647366485949 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1647366485949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[7\] VCC " "Pin \"display_1\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647366512277 "|top|display_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[7\] VCC " "Pin \"display_2\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647366512277 "|top|display_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[7\] VCC " "Pin \"display_3\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647366512277 "|top|display_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[7\] VCC " "Pin \"display_4\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647366512277 "|top|display_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[7\] VCC " "Pin \"display_5\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647366512277 "|top|display_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[7\] VCC " "Pin \"display_6\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab4/build/gateware/top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647366512277 "|top|display_6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647366512277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647366513293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647366866584 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "../../../LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/alexandre/multi-riscv-p2p/LiteXDir/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1697 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1647366867003 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1647366867003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647366870998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647366870998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18324 " "Implemented 18324 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647366874042 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647366874042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17992 " "Implemented 17992 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647366874042 ""} { "Info" "ICUT_CUT_TM_RAMS" "250 " "Implemented 250 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647366874042 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647366874042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647366874042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 303 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 303 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1995 " "Peak virtual memory: 1995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647366874182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 18:54:34 2022 " "Processing ended: Tue Mar 15 18:54:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647366874182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:34 " "Elapsed time: 00:09:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647366874182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:26 " "Total CPU time (on all processors): 00:09:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647366874182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647366874182 ""}
