#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  1 13:36:46 2020
# Process ID: 23900
# Current directory: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1
# Command line: vivado.exe -log design_3_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_3_wrapper.tcl -notrace
# Log file: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper.vdi
# Journal file: C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/Vivado/HDMI_3/HDMI.ipdefs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/Sobel/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/OpenCV1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dennis/VivadoHLS/OpenCV_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_3_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0.dcp' for cell 'design_3_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/design_3_dvi2rgb_0_0.dcp' for cell 'design_3_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/design_3_rgb2dvi_0_0.dcp' for cell 'design_3_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_sobel_0_0/design_3_sobel_0_0.dcp' for cell 'design_3_i/image_computing/sobel_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_axi4s_vid_out_0_0/design_3_v_axi4s_vid_out_0_0.dcp' for cell 'design_3_i/image_computing/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_tc_0_0/design_3_v_tc_0_0.dcp' for cell 'design_3_i/image_computing/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_vid_in_axi4s_0_0/design_3_v_vid_in_axi4s_0_0.dcp' for cell 'design_3_i/image_computing/v_vid_in_axi4s_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 752.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0_board.xdc] for cell 'design_3_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0_board.xdc] for cell 'design_3_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0.xdc] for cell 'design_3_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1409.930 ; gain = 521.578
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0.xdc] for cell 'design_3_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_3_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_3_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc] for cell 'design_3_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc] for cell 'design_3_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_3_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_3_i/rgb2dvi_0/U0'
Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sys_clk]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-619] A clock with name 'hdmi_in_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:11]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[6]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[2]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[4]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[8]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[22]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[10]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[11]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[14]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[17]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[20]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[5]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[9]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[13]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[15]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[18]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[21]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[23]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[0]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[1]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[19]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[3]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[7]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[12]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TDATA[16]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[2]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[3]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[4]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[5]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[10]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[14]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[15]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[6]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[9]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[12]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[17]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[0]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[1]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[7]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[11]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[20]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[23]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[8]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[13]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[16]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[18]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[19]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[21]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/v_vid_in_axi4s_0_video_out_TDATA[22]'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TVALID'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_2_i/image_filter_0_dst_axi_TLAST'. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/constrs_1/new/constr.xdc]
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_3_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_3_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_axi4s_vid_out_0_0/design_3_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_axi4s_vid_out_0_0/design_3_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_tc_0_0/design_3_v_tc_0_0_clocks.xdc] for cell 'design_3_i/image_computing/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_tc_0_0/design_3_v_tc_0_0_clocks.xdc] for cell 'design_3_i/image_computing/v_tc_0/U0'
Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_vid_in_axi4s_0_0/design_3_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_3/ip/design_3_v_vid_in_axi4s_0_0/design_3_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst/CDC_SINGLE_REMAP_OVERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst/CDC_SINGLE_RESET_PULSE_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1411.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

22 Infos, 53 Warnings, 52 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1411.918 ; gain = 969.352
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1411.918 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 189930fae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1411.918 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1884216ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.901 . Memory (MB): peak = 1595.691 ; gain = 0.355
INFO: [Opt 31-389] Phase Retarget created 390 cells and removed 548 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1b7f84411

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1595.691 ; gain = 0.355
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 117 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dce95933

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.691 ; gain = 0.355
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 577 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1c897ba23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.691 ; gain = 0.355
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c897ba23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.691 ; gain = 0.355
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c897ba23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.691 ; gain = 0.355
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             390  |             548  |                                              2  |
|  Constant propagation         |              60  |             117  |                                              0  |
|  Sweep                        |               0  |             577  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1595.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15acb1aa9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.691 ; gain = 0.355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.618 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 15acb1aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1810.645 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15acb1aa9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1810.645 ; gain = 214.953

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15acb1aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1810.645 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1810.645 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15acb1aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 53 Warnings, 52 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1810.645 ; gain = 398.727
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_3_wrapper_drc_opted.rpt -pb design_3_wrapper_drc_opted.pb -rpx design_3_wrapper_drc_opted.rpx
Command: report_drc -file design_3_wrapper_drc_opted.rpt -pb design_3_wrapper_drc_opted.pb -rpx design_3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b0869972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1810.645 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 121f4efae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cc06b805

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cc06b805

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cc06b805

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19f8e4af8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 104 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 47 nets or cells. Created 0 new cell, deleted 47 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1810.645 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             47  |                    47  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             47  |                    47  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ad28c302

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 166f0bf1a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 2 Global Placement | Checksum: 166f0bf1a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 962ec561

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 82a31981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 110ea335a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10ea3a71d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 194fe95a7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eae0c3ab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e0cff8b7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e0cff8b7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 152766c41

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 152766c41

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.776. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 133d62982

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 133d62982

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 133d62982

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 133d62982

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1ca459575

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca459575

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000
Ending Placer Task | Checksum: 190f5d0b5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 53 Warnings, 52 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1810.645 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_3_wrapper_utilization_placed.rpt -pb design_3_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1810.645 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 53 Warnings, 52 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1810.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bcfa5360 ConstDB: 0 ShapeSum: d3fb7d55 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1800b62c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1810.645 ; gain = 0.000
Post Restoration Checksum: NetGraph: ea1fb9fe NumContArr: 95eba8c6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1800b62c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1800b62c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1810.645 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1800b62c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1810.645 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a17a2572

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1817.801 ; gain = 7.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.801  | TNS=0.000  | WHS=-2.198 | THS=-138.766|

Phase 2 Router Initialization | Checksum: 1fa04aef8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1822.813 ; gain = 12.168

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00025888 %
  Global Horizontal Routing Utilization  = 0.000169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3917
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3917
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10df1d98b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1823.305 ; gain = 12.660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.892  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cee7e15f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.305 ; gain = 12.660

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.892  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10d032677

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.305 ; gain = 12.660
Phase 4 Rip-up And Reroute | Checksum: 10d032677

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.305 ; gain = 12.660

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10d032677

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.305 ; gain = 12.660

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10d032677

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.305 ; gain = 12.660
Phase 5 Delay and Skew Optimization | Checksum: 10d032677

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.305 ; gain = 12.660

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1488b44cf

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.309 ; gain = 12.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.007  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 176667268

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1823.309 ; gain = 12.664
Phase 6 Post Hold Fix | Checksum: 176667268

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1823.309 ; gain = 12.664

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.689034 %
  Global Horizontal Routing Utilization  = 0.771045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18566c68d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1823.309 ; gain = 12.664

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18566c68d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1825.316 ; gain = 14.672

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16986bde3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1825.316 ; gain = 14.672

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.007  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16986bde3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1825.316 ; gain = 14.672
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1825.316 ; gain = 14.672

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 53 Warnings, 52 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1825.316 ; gain = 14.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1825.316 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1835.195 ; gain = 9.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_3_wrapper_drc_routed.rpt -pb design_3_wrapper_drc_routed.pb -rpx design_3_wrapper_drc_routed.rpx
Command: report_drc -file design_3_wrapper_drc_routed.rpt -pb design_3_wrapper_drc_routed.pb -rpx design_3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_3_wrapper_methodology_drc_routed.rpt -pb design_3_wrapper_methodology_drc_routed.pb -rpx design_3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_3_wrapper_methodology_drc_routed.rpt -pb design_3_wrapper_methodology_drc_routed.pb -rpx design_3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/design_3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_3_wrapper_power_routed.rpt -pb design_3_wrapper_power_summary_routed.pb -rpx design_3_wrapper_power_routed.rpx
Command: report_power -file design_3_wrapper_power_routed.rpt -pb design_3_wrapper_power_summary_routed.pb -rpx design_3_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 53 Warnings, 52 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_3_wrapper_route_status.rpt -pb design_3_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_3_wrapper_timing_summary_routed.rpt -pb design_3_wrapper_timing_summary_routed.pb -rpx design_3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_3_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_3_wrapper_bus_skew_routed.rpt -pb design_3_wrapper_bus_skew_routed.pb -rpx design_3_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_3_i/image_computing/v_vid_in_axi4s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_3_i/image_computing/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p input design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p output design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p output design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p multiplier stage design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p multiplier stage design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri May  1 13:39:07 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 59 Warnings, 52 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2303.809 ; gain = 451.395
INFO: [Common 17-206] Exiting Vivado at Fri May  1 13:39:07 2020...
