{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583930821799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583930821799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 13:47:01 2020 " "Processing started: Wed Mar 11 13:47:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583930821799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583930821799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robot -c robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off robot -c robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583930821799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583930822292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583930822292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot.sv 1 1 " "Found 1 design units, including 1 entities, in source file robot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robot " "Found entity 1: robot" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583930831690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583930831690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file speed_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speed_pll " "Found entity 1: speed_pll" {  } { { "speed_pll.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/speed_pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583930831694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583930831694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "MySPI.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/MySPI.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583930831698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583930831698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoders.sv 3 3 " "Found 3 design units, including 3 entities, in source file encoders.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quad " "Found entity 1: quad" {  } { { "encoders.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/encoders.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583930831702 ""} { "Info" "ISGN_ENTITY_NAME" "2 speed " "Found entity 2: speed" {  } { { "encoders.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/encoders.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583930831702 ""} { "Info" "ISGN_ENTITY_NAME" "3 delta " "Found entity 3: delta" {  } { { "encoders.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/encoders.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583930831702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583930831702 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "speed_counter_FR robot.sv(75) " "Verilog HDL Implicit Net warning at robot.sv(75): created implicit net for \"speed_counter_FR\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583930831703 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "speed_counter_RR robot.sv(76) " "Verilog HDL Implicit Net warning at robot.sv(76): created implicit net for \"speed_counter_RR\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583930831703 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PLL_CLOCK robot.sv(78) " "Verilog HDL Implicit Net warning at robot.sv(78): created implicit net for \"PLL_CLOCK\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583930831703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robot " "Elaborating entity \"robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583930831733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_counter_FR robot.sv(75) " "Verilog HDL or VHDL warning at robot.sv(75): object \"speed_counter_FR\" assigned a value but never read" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583930831733 "|robot"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_counter_RR robot.sv(76) " "Verilog HDL or VHDL warning at robot.sv(76): object \"speed_counter_RR\" assigned a value but never read" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583930831733 "|robot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robot.sv(75) " "Verilog HDL assignment warning at robot.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583930831734 "|robot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 robot.sv(76) " "Verilog HDL assignment warning at robot.sv(76): truncated value with size 32 to match size of target (1)" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583930831734 "|robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quad quad:encoder_FL " "Elaborating entity \"quad\" for hierarchy \"quad:encoder_FL\"" {  } { { "robot.sv" "encoder_FL" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583930831753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed speed:speed_counter_FL " "Elaborating entity \"speed\" for hierarchy \"speed:speed_counter_FL\"" {  } { { "robot.sv" "speed_counter_FL" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583930831756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_instance " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_instance\"" {  } { { "robot.sv" "spi_slave_instance" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583930831759 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "misoRAM\[15..2\] 0 MySPI.sv(32) " "Net \"misoRAM\[15..2\]\" at MySPI.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "MySPI.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/MySPI.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583930831760 "|robot|spi_slave:spi_slave_instance"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PLL_CLOCK " "Net \"PLL_CLOCK\" is missing source, defaulting to GND" {  } { { "robot.sv" "PLL_CLOCK" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583930831800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1583930831800 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PLL_CLOCK " "Net \"PLL_CLOCK\" is missing source, defaulting to GND" {  } { { "robot.sv" "PLL_CLOCK" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583930831800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1583930831800 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PLL_CLOCK " "Net \"PLL_CLOCK\" is missing source, defaulting to GND" {  } { { "robot.sv" "PLL_CLOCK" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583930831800 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1583930831800 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PI\[13\] " "Inserted always-enabled tri-state buffer between \"PI\[13\]\" and its non-tri-state driver." {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583930832167 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1583930832167 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[9\] " "bidirectional pin \"PI\[9\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[11\] " "bidirectional pin \"PI\[11\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[15\] " "bidirectional pin \"PI\[15\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[2\] " "bidirectional pin \"BRIDGE\[2\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[4\] " "bidirectional pin \"BRIDGE\[4\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[0\] " "bidirectional pin \"PI\[0\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[1\] " "bidirectional pin \"PI\[1\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[2\] " "bidirectional pin \"PI\[2\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[3\] " "bidirectional pin \"PI\[3\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[4\] " "bidirectional pin \"PI\[4\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[5\] " "bidirectional pin \"PI\[5\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[6\] " "bidirectional pin \"PI\[6\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[7\] " "bidirectional pin \"PI\[7\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[8\] " "bidirectional pin \"PI\[8\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[10\] " "bidirectional pin \"PI\[10\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[12\] " "bidirectional pin \"PI\[12\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[14\] " "bidirectional pin \"PI\[14\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[16\] " "bidirectional pin \"PI\[16\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[17\] " "bidirectional pin \"PI\[17\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[18\] " "bidirectional pin \"PI\[18\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[19\] " "bidirectional pin \"PI\[19\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[20\] " "bidirectional pin \"PI\[20\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[21\] " "bidirectional pin \"PI\[21\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[22\] " "bidirectional pin \"PI\[22\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[23\] " "bidirectional pin \"PI\[23\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[24\] " "bidirectional pin \"PI\[24\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[25\] " "bidirectional pin \"PI\[25\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[26\] " "bidirectional pin \"PI\[26\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[27\] " "bidirectional pin \"PI\[27\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[28\] " "bidirectional pin \"PI\[28\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[29\] " "bidirectional pin \"PI\[29\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[30\] " "bidirectional pin \"PI\[30\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[31\] " "bidirectional pin \"PI\[31\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[32\] " "bidirectional pin \"PI\[32\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PI\[33\] " "bidirectional pin \"PI\[33\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[0\] " "bidirectional pin \"BRIDGE\[0\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[1\] " "bidirectional pin \"BRIDGE\[1\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[3\] " "bidirectional pin \"BRIDGE\[3\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[5\] " "bidirectional pin \"BRIDGE\[5\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[6\] " "bidirectional pin \"BRIDGE\[6\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[7\] " "bidirectional pin \"BRIDGE\[7\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[8\] " "bidirectional pin \"BRIDGE\[8\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[9\] " "bidirectional pin \"BRIDGE\[9\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[10\] " "bidirectional pin \"BRIDGE\[10\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[11\] " "bidirectional pin \"BRIDGE\[11\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[12\] " "bidirectional pin \"BRIDGE\[12\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[13\] " "bidirectional pin \"BRIDGE\[13\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[14\] " "bidirectional pin \"BRIDGE\[14\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[15\] " "bidirectional pin \"BRIDGE\[15\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[16\] " "bidirectional pin \"BRIDGE\[16\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[17\] " "bidirectional pin \"BRIDGE\[17\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[18\] " "bidirectional pin \"BRIDGE\[18\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[19\] " "bidirectional pin \"BRIDGE\[19\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[20\] " "bidirectional pin \"BRIDGE\[20\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[21\] " "bidirectional pin \"BRIDGE\[21\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[22\] " "bidirectional pin \"BRIDGE\[22\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[23\] " "bidirectional pin \"BRIDGE\[23\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[24\] " "bidirectional pin \"BRIDGE\[24\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[25\] " "bidirectional pin \"BRIDGE\[25\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[26\] " "bidirectional pin \"BRIDGE\[26\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[27\] " "bidirectional pin \"BRIDGE\[27\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[28\] " "bidirectional pin \"BRIDGE\[28\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[29\] " "bidirectional pin \"BRIDGE\[29\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[30\] " "bidirectional pin \"BRIDGE\[30\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[31\] " "bidirectional pin \"BRIDGE\[31\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[32\] " "bidirectional pin \"BRIDGE\[32\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BRIDGE\[33\] " "bidirectional pin \"BRIDGE\[33\]\" has no driver" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583930832167 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1583930832167 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PI\[13\]~synth " "Node \"PI\[13\]~synth\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583930832191 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1583930832191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583930832191 "|robot|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583930832191 "|robot|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583930832191 "|robot|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583930832191 "|robot|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583930832191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583930832249 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[1\] BRIDGE\[2\] " "Output pin \"LED\[1\]\" driven by bidirectional pin \"BRIDGE\[2\]\" cannot be tri-stated" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 39 -1 0 } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1583930832348 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LED\[0\] BRIDGE\[4\] " "Output pin \"LED\[0\]\" driven by bidirectional pin \"BRIDGE\[4\]\" cannot be tri-stated" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 39 -1 0 } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1583930832349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583930832555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583930832696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583930832696 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583930832759 "|robot|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583930832759 "|robot|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PI_IN\[0\] " "No output dependent on input pin \"PI_IN\[0\]\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583930832759 "|robot|PI_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PI_IN\[1\] " "No output dependent on input pin \"PI_IN\[1\]\"" {  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583930832759 "|robot|PI_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583930832759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583930832759 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583930832759 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583930832759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583930832759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583930832759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583930832796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 13:47:12 2020 " "Processing ended: Wed Mar 11 13:47:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583930832796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583930832796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583930832796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583930832796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1583930834071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583930834072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 13:47:13 2020 " "Processing started: Wed Mar 11 13:47:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583930834072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1583930834072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off robot -c robot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off robot -c robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1583930834072 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1583930834214 ""}
{ "Info" "0" "" "Project  = robot" {  } {  } 0 0 "Project  = robot" 0 0 "Fitter" 0 0 1583930834214 ""}
{ "Info" "0" "" "Revision = robot" {  } {  } 0 0 "Revision = robot" 0 0 "Fitter" 0 0 1583930834214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583930834281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583930834281 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "robot EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"robot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583930834288 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1583930834334 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1583930834334 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583930834466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583930834474 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583930834745 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583930834745 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583930834745 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583930834745 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583930834748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583930834748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583930834748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583930834748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583930834748 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583930834748 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583930834751 ""}
{ "Info" "ISTA_SDC_FOUND" "robot.SDC " "Reading SDC File: 'robot.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583930835242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1583930835244 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1583930835246 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1583930835246 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583930835246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583930835246 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583930835246 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1583930835246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583930835258 ""}  } { { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583930835258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583930835449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583930835449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583930835449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583930835450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583930835451 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1583930835451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1583930835451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583930835451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583930835461 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1583930835462 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583930835462 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583930835512 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1583930835516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583930836319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583930836360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583930836372 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583930836514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583930836514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583930836729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1583930837351 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583930837351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1583930837408 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1583930837408 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583930837408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583930837411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1583930837542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583930837550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583930837690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583930837691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583930837975 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583930838303 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "75 Cyclone IV E " "75 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI_IN\[0\] 3.3-V LVTTL A8 " "Pin PI_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI_IN[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI_IN\[0\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI_IN\[1\] 3.3-V LVTTL B8 " "Pin PI_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI_IN[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI_IN\[1\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[0\] 3.3-V LVTTL D3 " "Pin PI\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[0\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[1\] 3.3-V LVTTL C3 " "Pin PI\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[1\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[2\] 3.3-V LVTTL A2 " "Pin PI\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[2\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[3\] 3.3-V LVTTL A3 " "Pin PI\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[3\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[4\] 3.3-V LVTTL B3 " "Pin PI\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[4\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[5\] 3.3-V LVTTL B4 " "Pin PI\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[5\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[6\] 3.3-V LVTTL A4 " "Pin PI\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[6\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[7\] 3.3-V LVTTL B5 " "Pin PI\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[7\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[8\] 3.3-V LVTTL A5 " "Pin PI\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[8\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[10\] 3.3-V LVTTL B6 " "Pin PI\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[10\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[12\] 3.3-V LVTTL B7 " "Pin PI\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[12\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[14\] 3.3-V LVTTL A7 " "Pin PI\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[14\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[16\] 3.3-V LVTTL C8 " "Pin PI\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[16\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[17\] 3.3-V LVTTL E6 " "Pin PI\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[17\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[18\] 3.3-V LVTTL E7 " "Pin PI\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[18\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[19\] 3.3-V LVTTL D8 " "Pin PI\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[19\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[20\] 3.3-V LVTTL E8 " "Pin PI\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[20\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[21\] 3.3-V LVTTL F8 " "Pin PI\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[21\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[22\] 3.3-V LVTTL F9 " "Pin PI\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[22\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[23\] 3.3-V LVTTL E9 " "Pin PI\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[23\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[24\] 3.3-V LVTTL C9 " "Pin PI\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[24\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[25\] 3.3-V LVTTL D9 " "Pin PI\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[25\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[26\] 3.3-V LVTTL E11 " "Pin PI\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[26\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[27\] 3.3-V LVTTL E10 " "Pin PI\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[27\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[28\] 3.3-V LVTTL C11 " "Pin PI\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[28\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[29\] 3.3-V LVTTL B11 " "Pin PI\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[29\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[30\] 3.3-V LVTTL A12 " "Pin PI\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[30\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[31\] 3.3-V LVTTL D11 " "Pin PI\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[31\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[32\] 3.3-V LVTTL D12 " "Pin PI\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[32\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[33\] 3.3-V LVTTL B12 " "Pin PI\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[33\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[0\] 3.3-V LVTTL F13 " "Pin BRIDGE\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[0\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[1\] 3.3-V LVTTL T15 " "Pin BRIDGE\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[1\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[3\] 3.3-V LVTTL T13 " "Pin BRIDGE\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[3\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[5\] 3.3-V LVTTL T12 " "Pin BRIDGE\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[5\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[6\] 3.3-V LVTTL R12 " "Pin BRIDGE\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[6\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[7\] 3.3-V LVTTL T11 " "Pin BRIDGE\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[7\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[8\] 3.3-V LVTTL T10 " "Pin BRIDGE\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[8\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[9\] 3.3-V LVTTL R11 " "Pin BRIDGE\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[9\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[10\] 3.3-V LVTTL P11 " "Pin BRIDGE\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[10\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[11\] 3.3-V LVTTL R10 " "Pin BRIDGE\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[11\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[12\] 3.3-V LVTTL N12 " "Pin BRIDGE\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[12\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[13\] 3.3-V LVTTL P9 " "Pin BRIDGE\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[13\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[14\] 3.3-V LVTTL N9 " "Pin BRIDGE\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[14\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[15\] 3.3-V LVTTL N11 " "Pin BRIDGE\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[15\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[16\] 3.3-V LVTTL L16 " "Pin BRIDGE\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[16\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[17\] 3.3-V LVTTL K16 " "Pin BRIDGE\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[17\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[18\] 3.3-V LVTTL R16 " "Pin BRIDGE\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[18\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[19\] 3.3-V LVTTL L15 " "Pin BRIDGE\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[19\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[20\] 3.3-V LVTTL P15 " "Pin BRIDGE\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[20\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[21\] 3.3-V LVTTL P16 " "Pin BRIDGE\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[21\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[22\] 3.3-V LVTTL R14 " "Pin BRIDGE\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[22\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[23\] 3.3-V LVTTL N16 " "Pin BRIDGE\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[23\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[24\] 3.3-V LVTTL N15 " "Pin BRIDGE\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[24\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[25\] 3.3-V LVTTL P14 " "Pin BRIDGE\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[25\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[26\] 3.3-V LVTTL L14 " "Pin BRIDGE\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[26\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[27\] 3.3-V LVTTL N14 " "Pin BRIDGE\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[27\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[28\] 3.3-V LVTTL M10 " "Pin BRIDGE\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[28\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[29\] 3.3-V LVTTL L13 " "Pin BRIDGE\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[29\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[30\] 3.3-V LVTTL J16 " "Pin BRIDGE\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[30\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[31\] 3.3-V LVTTL K15 " "Pin BRIDGE\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[31\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[32\] 3.3-V LVTTL J13 " "Pin BRIDGE\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[32\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[33\] 3.3-V LVTTL J14 " "Pin BRIDGE\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[33\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[9\] 3.3-V LVTTL D5 " "Pin PI\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[9\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[11\] 3.3-V LVTTL A6 " "Pin PI\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[11\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[13\] 3.3-V LVTTL D6 " "Pin PI\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[13\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PI\[15\] 3.3-V LVTTL C6 " "Pin PI\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[15\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[2\] 3.3-V LVTTL T14 " "Pin BRIDGE\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[2\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE\[4\] 3.3-V LVTTL R13 " "Pin BRIDGE\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[4\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE_IN\[1\] 3.3-V LVTTL R9 " "Pin BRIDGE_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE_IN[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE_IN\[1\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BRIDGE_IN\[0\] 3.3-V LVTTL T9 " "Pin BRIDGE_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE_IN[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE_IN\[0\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583930838694 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1583930838694 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "68 " "Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[0\] a permanently disabled " "Pin PI\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[0\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[1\] a permanently disabled " "Pin PI\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[1\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[2\] a permanently disabled " "Pin PI\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[2\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[3\] a permanently disabled " "Pin PI\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[3\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[4\] a permanently disabled " "Pin PI\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[4\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[5\] a permanently disabled " "Pin PI\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[5\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[6\] a permanently disabled " "Pin PI\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[6\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[7\] a permanently disabled " "Pin PI\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[7\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[8\] a permanently disabled " "Pin PI\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[8\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[10\] a permanently disabled " "Pin PI\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[10\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[12\] a permanently disabled " "Pin PI\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[12\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[14\] a permanently disabled " "Pin PI\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[14\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[16\] a permanently disabled " "Pin PI\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[16\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[17\] a permanently disabled " "Pin PI\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[17\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[18\] a permanently disabled " "Pin PI\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[18\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[19\] a permanently disabled " "Pin PI\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[19\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[20\] a permanently disabled " "Pin PI\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[20\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[21\] a permanently disabled " "Pin PI\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[21\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[22\] a permanently disabled " "Pin PI\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[22\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[23\] a permanently disabled " "Pin PI\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[23\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[24\] a permanently disabled " "Pin PI\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[24\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[25\] a permanently disabled " "Pin PI\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[25\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[26\] a permanently disabled " "Pin PI\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[26\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[27\] a permanently disabled " "Pin PI\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[27\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[28\] a permanently disabled " "Pin PI\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[28\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[29\] a permanently disabled " "Pin PI\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[29\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[30\] a permanently disabled " "Pin PI\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[30\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[31\] a permanently disabled " "Pin PI\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[31\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[32\] a permanently disabled " "Pin PI\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[32\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[33\] a permanently disabled " "Pin PI\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[33\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[0\] a permanently disabled " "Pin BRIDGE\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[0\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[1\] a permanently disabled " "Pin BRIDGE\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[1\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[3\] a permanently disabled " "Pin BRIDGE\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[3\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[5\] a permanently disabled " "Pin BRIDGE\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[5\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[6\] a permanently disabled " "Pin BRIDGE\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[6\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[7\] a permanently disabled " "Pin BRIDGE\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[7\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[8\] a permanently disabled " "Pin BRIDGE\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[8\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[9\] a permanently disabled " "Pin BRIDGE\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[9\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[10\] a permanently disabled " "Pin BRIDGE\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[10\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[11\] a permanently disabled " "Pin BRIDGE\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[11\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[12\] a permanently disabled " "Pin BRIDGE\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[12\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[13\] a permanently disabled " "Pin BRIDGE\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[13\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[14\] a permanently disabled " "Pin BRIDGE\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[14\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[15\] a permanently disabled " "Pin BRIDGE\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[15\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[16\] a permanently disabled " "Pin BRIDGE\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[16\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[17\] a permanently disabled " "Pin BRIDGE\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[17\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[18\] a permanently disabled " "Pin BRIDGE\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[18\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[19\] a permanently disabled " "Pin BRIDGE\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[19\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[20\] a permanently disabled " "Pin BRIDGE\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[20\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[21\] a permanently disabled " "Pin BRIDGE\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[21\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[22\] a permanently disabled " "Pin BRIDGE\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[22\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[23\] a permanently disabled " "Pin BRIDGE\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[23\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[24\] a permanently disabled " "Pin BRIDGE\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[24\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[25\] a permanently disabled " "Pin BRIDGE\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[25\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[26\] a permanently disabled " "Pin BRIDGE\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[26\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[27\] a permanently disabled " "Pin BRIDGE\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[27\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[28\] a permanently disabled " "Pin BRIDGE\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[28\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[29\] a permanently disabled " "Pin BRIDGE\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[29\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[30\] a permanently disabled " "Pin BRIDGE\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[30\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[31\] a permanently disabled " "Pin BRIDGE\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[31\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[32\] a permanently disabled " "Pin BRIDGE\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[32\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[33\] a permanently disabled " "Pin BRIDGE\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[33\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[9\] a permanently disabled " "Pin PI\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[9\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[11\] a permanently disabled " "Pin PI\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[11\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[13\] a permanently enabled " "Pin PI\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[13\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PI\[15\] a permanently disabled " "Pin PI\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { PI[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PI\[15\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[2\] a permanently disabled " "Pin BRIDGE\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[2\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BRIDGE\[4\] a permanently disabled " "Pin BRIDGE\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BRIDGE[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BRIDGE\[4\]" } } } } { "robot.sv" "" { Text "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ferre/Desktop/FPGA-Poseitron/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583930838699 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1583930838699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ferre/Desktop/FPGA-Poseitron/robot.fit.smsg " "Generated suppressed messages file C:/Users/ferre/Desktop/FPGA-Poseitron/robot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583930838850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5539 " "Peak virtual memory: 5539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583930839124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 13:47:19 2020 " "Processing ended: Wed Mar 11 13:47:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583930839124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583930839124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583930839124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583930839124 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1583930840604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583930840605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 13:47:20 2020 " "Processing started: Wed Mar 11 13:47:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583930840605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1583930840605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off robot -c robot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off robot -c robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1583930840605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1583930840869 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1583930841388 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1583930841418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583930841925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 13:47:21 2020 " "Processing ended: Wed Mar 11 13:47:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583930841925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583930841925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583930841925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1583930841925 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1583930842537 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1583930843172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583930843173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 13:47:22 2020 " "Processing started: Wed Mar 11 13:47:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583930843173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583930843173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta robot -c robot " "Command: quartus_sta robot -c robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583930843173 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1583930843313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583930843602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583930843603 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1583930843650 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1583930843650 ""}
{ "Info" "ISTA_SDC_FOUND" "robot.SDC " "Reading SDC File: 'robot.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583930843829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1583930843831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583930843838 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583930843839 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583930843850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.442 " "Worst-case setup slack is 15.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.442               0.000 CLOCK_50  " "   15.442               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930843874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_50  " "    0.358               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930843881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583930843889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583930843896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.595 " "Worst-case minimum pulse width slack is 9.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 CLOCK_50  " "    9.595               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930843905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930843905 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583930843937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583930843955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583930844251 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583930844294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.880 " "Worst-case setup slack is 15.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.880               0.000 CLOCK_50  " "   15.880               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930844314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930844322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583930844329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583930844338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.596 " "Worst-case minimum pulse width slack is 9.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596               0.000 CLOCK_50  " "    9.596               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930844344 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583930844383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583930844443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.249 " "Worst-case setup slack is 17.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.249               0.000 CLOCK_50  " "   17.249               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930844453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_50  " "    0.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930844460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583930844467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583930844475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.273 " "Worst-case minimum pulse width slack is 9.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.273               0.000 CLOCK_50  " "    9.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583930844481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583930844481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583930844908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583930844909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583930844996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 13:47:24 2020 " "Processing ended: Wed Mar 11 13:47:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583930844996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583930844996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583930844996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583930844996 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583930845697 ""}
