use crate::parser::{AddressingMode, IndexRegister, Mnemonic};
use smallvec::SmallVec;

#[allow(clippy::upper_case_acronyms)]
pub fn get_opcode_bytes(
    mnemonic: Mnemonic,
    am: AddressingMode,
    suffix: Option<IndexRegister>,
    operand: i64,
) -> Result<SmallVec<[u8; 3]>, ()> {
    type MM = Mnemonic;
    type AM = AddressingMode;
    use smallvec::smallvec as v;

    let possible_opcodes: SmallVec<[(u8, usize); 2]> = match (mnemonic, am, suffix) {
        (MM::Adc, AM::Immediate, None) => v![(0x69, 1)],
        (MM::Adc, AM::Indirect, Some(IndexRegister::X)) => v![(0x61, 1)],
        (MM::Adc, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0x71, 1)],
        (MM::Adc, AM::AbsoluteOrZp, None) => v![(0x65, 1), (0x6d, 2)],
        (MM::Adc, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x75, 1), (0x7d, 2)],
        (MM::Adc, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0x79, 2)],
        (MM::And, AM::AbsoluteOrZp, None) => v![(0x25, 1), (0x2d, 2)],
        (MM::And, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x35, 1), (0x3d, 2)],
        (MM::And, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0x39, 2)],
        (MM::And, AM::Immediate, None) => v![(0x29, 1)],
        (MM::And, AM::Indirect, Some(IndexRegister::X)) => v![(0x21, 1)],
        (MM::And, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0x31, 1)],
        (MM::Asl, AM::AbsoluteOrZp, None) => v![(0x06, 1), (0x0e, 2)],
        (MM::Asl, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x16, 1), (0x1e, 2)],
        (MM::Asl, AM::Implied, None) => v![(0x0a, 0)],
        (MM::Bcc, AM::AbsoluteOrZp, None) => v![(0x90, 1)],
        (MM::Bcs, AM::AbsoluteOrZp, None) => v![(0xb0, 1)],
        (MM::Bit, AM::AbsoluteOrZp, None) => v![(0x24, 1), (0x2c, 2)],
        (MM::Bmi, AM::AbsoluteOrZp, None) => v![(0x30, 1)],
        (MM::Bne, AM::AbsoluteOrZp, None) => v![(0xd0, 1)],
        (MM::Beq, AM::AbsoluteOrZp, None) => v![(0xf0, 1)],
        (MM::Brk, AM::Implied, None) => v![(0x00, 0)],
        (MM::Bpl, AM::AbsoluteOrZp, None) => v![(0x10, 1)],
        (MM::Bvc, AM::AbsoluteOrZp, None) => v![(0x50, 1)],
        (MM::Bvs, AM::AbsoluteOrZp, None) => v![(0x70, 1)],
        (MM::Clc, AM::Implied, None) => v![(0x18, 0)],
        (MM::Cld, AM::Implied, None) => v![(0xd8, 0)],
        (MM::Cli, AM::Implied, None) => v![(0x58, 0)],
        (MM::Clv, AM::Implied, None) => v![(0xb8, 0)],
        (MM::Cmp, AM::AbsoluteOrZp, None) => v![(0xc5, 1), (0xcd, 2)],
        (MM::Cmp, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0xd5, 1), (0xdd, 2)],
        (MM::Cmp, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0xd9, 2)],
        (MM::Cmp, AM::Immediate, None) => v![(0xc9, 1)],
        (MM::Cmp, AM::Indirect, Some(IndexRegister::X)) => v![(0xc1, 1)],
        (MM::Cmp, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0xd1, 1)],
        (MM::Cpx, AM::AbsoluteOrZp, None) => v![(0xe4, 1), (0xec, 2)],
        (MM::Cpx, AM::Immediate, None) => v![(0xe0, 1)],
        (MM::Cpy, AM::AbsoluteOrZp, None) => v![(0xc4, 1), (0xcc, 2)],
        (MM::Cpy, AM::Immediate, None) => v![(0xc0, 1)],
        (MM::Dec, AM::AbsoluteOrZp, None) => v![(0xc6, 1), (0xce, 2)],
        (MM::Dec, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0xd6, 1), (0xde, 2)],
        (MM::Dex, AM::Implied, None) => v![(0xca, 0)],
        (MM::Dey, AM::Implied, None) => v![(0x88, 0)],
        (MM::Eor, AM::AbsoluteOrZp, None) => v![(0x45, 1), (0x4d, 2)],
        (MM::Eor, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x55, 1), (0x5d, 2)],
        (MM::Eor, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0x59, 2)],
        (MM::Eor, AM::Immediate, None) => v![(0x49, 1)],
        (MM::Eor, AM::Indirect, Some(IndexRegister::X)) => v![(0x41, 1)],
        (MM::Eor, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0x51, 1)],
        (MM::Jmp, AM::AbsoluteOrZp, None) => v![(0x4c, 2)],
        (MM::Jmp, AM::OuterIndirect, None) => v![(0x6c, 2)],
        (MM::Jsr, AM::AbsoluteOrZp, None) => v![(0x20, 2)],
        (MM::Inc, AM::AbsoluteOrZp, None) => v![(0xe6, 1), (0xee, 2)],
        (MM::Inc, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0xf6, 1), (0xfe, 2)],
        (MM::Inx, AM::Implied, None) => v![(0xe8, 0)],
        (MM::Iny, AM::Implied, None) => v![(0xc8, 0)],
        (MM::Lda, AM::Immediate, None) => v![(0xa9, 1)],
        (MM::Lda, AM::AbsoluteOrZp, None) => v![(0xa5, 1), (0xad, 2)],
        (MM::Lda, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0xb5, 1), (0xbd, 2)],
        (MM::Lda, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0xb9, 2)],
        (MM::Lda, AM::Indirect, Some(IndexRegister::X)) => v![(0xa1, 1)],
        (MM::Lda, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0xb1, 1)],
        (MM::Ldx, AM::Immediate, None) => v![(0xa2, 1)],
        (MM::Ldx, AM::AbsoluteOrZp, None) => v![(0xa6, 1), (0xae, 2)],
        (MM::Ldx, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0xb6, 1), (0xbe, 2)],
        (MM::Ldy, AM::Immediate, None) => v![(0xa0, 1)],
        (MM::Ldy, AM::AbsoluteOrZp, None) => v![(0xa4, 1), (0xac, 2)],
        (MM::Ldy, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0xb4, 1), (0xbc, 2)],
        (MM::Lsr, AM::AbsoluteOrZp, None) => v![(0x46, 1), (0x4e, 2)],
        (MM::Lsr, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x56, 1), (0x5e, 2)],
        (MM::Lsr, AM::Implied, None) => v![(0x4a, 0)],
        (MM::Nop, AM::Implied, None) => v![(0xea, 0)],
        (MM::Ora, AM::Indirect, Some(IndexRegister::X)) => v![(0x01, 1)],
        (MM::Ora, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0x11, 1)],
        (MM::Ora, AM::AbsoluteOrZp, None) => v![(0x05, 1), (0x0d, 2)],
        (MM::Ora, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x15, 1), (0x1d, 2)],
        (MM::Ora, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0x19, 2)],
        (MM::Ora, AM::Immediate, None) => v![(0x09, 1)],
        (MM::Pha, AM::Implied, None) => v![(0x48, 0)],
        (MM::Php, AM::Implied, None) => v![(0x08, 0)],
        (MM::Pla, AM::Implied, None) => v![(0x68, 0)],
        (MM::Plp, AM::Implied, None) => v![(0x28, 0)],
        (MM::Rti, AM::Implied, None) => v![(0x40, 0)],
        (MM::Rol, AM::AbsoluteOrZp, None) => v![(0x26, 1), (0x2e, 2)],
        (MM::Rol, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x36, 1), (0x3e, 2)],
        (MM::Rol, AM::Implied, None) => v![(0x2a, 0)],
        (MM::Ror, AM::AbsoluteOrZp, None) => v![(0x66, 1), (0x6e, 2)],
        (MM::Ror, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x76, 1), (0x7e, 2)],
        (MM::Ror, AM::Implied, None) => v![(0x6a, 0)],
        (MM::Rts, AM::Implied, None) => v![(0x60, 0)],
        (MM::Sbc, AM::AbsoluteOrZp, None) => v![(0xe5, 1), (0xed, 2)],
        (MM::Sbc, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0xf5, 1), (0xfd, 2)],
        (MM::Sbc, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0xf9, 2)],
        (MM::Sbc, AM::Immediate, None) => v![(0xe9, 1)],
        (MM::Sbc, AM::Indirect, Some(IndexRegister::X)) => v![(0xe1, 1)],
        (MM::Sbc, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0xf1, 1)],
        (MM::Sec, AM::Implied, None) => v![(0x38, 0)],
        (MM::Sed, AM::Implied, None) => v![(0xf8, 0)],
        (MM::Sei, AM::Implied, None) => v![(0x78, 0)],
        (MM::Sta, AM::AbsoluteOrZp, None) => v![(0x85, 1), (0x8d, 2)],
        (MM::Sta, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x95, 1), (0x9d, 2)],
        (MM::Sta, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0x99, 2)],
        (MM::Sta, AM::Indirect, Some(IndexRegister::X)) => v![(0x81, 1)],
        (MM::Sta, AM::OuterIndirect, Some(IndexRegister::Y)) => v![(0x91, 1)],
        (MM::Stx, AM::AbsoluteOrZp, None) => v![(0x86, 1), (0x8e, 2)],
        (MM::Stx, AM::AbsoluteOrZp, Some(IndexRegister::Y)) => v![(0x96, 1)],
        (MM::Sty, AM::AbsoluteOrZp, None) => v![(0x84, 1), (0x8c, 2)],
        (MM::Sty, AM::AbsoluteOrZp, Some(IndexRegister::X)) => v![(0x94, 1)],
        (MM::Tax, AM::Implied, None) => v![(0xaa, 0)],
        (MM::Tay, AM::Implied, None) => v![(0xa8, 0)],
        (MM::Tsx, AM::Implied, None) => v![(0xba, 0)],
        (MM::Txa, AM::Implied, None) => v![(0x8a, 0)],
        (MM::Tya, AM::Implied, None) => v![(0x98, 0)],
        (MM::Txs, AM::Implied, None) => v![(0x9a, 0)],
        _ => {
            // Invalid, encode to BRK so we at least can assemble
            v![(0x00, 0)]
        }
    };

    for (opcode, operand_length) in possible_opcodes {
        match operand_length {
            0 => return Ok(v![opcode]),
            1 if operand < 256 => return Ok(v![opcode, operand as u8]),
            2 => {
                let val = (operand as u16).to_le_bytes();
                return Ok(v![opcode, val[0], val[1]]);
            }
            _ => (),
        }
    }

    Err(())
}

#[cfg(test)]
mod tests {
    use crate::codegen::tests::test_codegen;

    #[test]
    fn test_all_non_branch_instructions() {
        code_eq("brk", &[0x00]);
        code_eq("ora ($10,x)", &[0x01, 0x10]);
        code_eq("ora $10", &[0x05, 0x10]);
        code_eq("asl $10", &[0x06, 0x10]);
        code_eq("php", &[0x08]);
        code_eq("ora #$10", &[0x09, 0x10]);
        code_eq("asl", &[0x0a]);
        code_eq("ora $1234", &[0x0d, 0x34, 0x12]);
        code_eq("asl $1234", &[0x0e, 0x34, 0x12]);
        code_eq("ora ($10),y", &[0x11, 0x10]);
        code_eq("ora $10,x", &[0x15, 0x10]);
        code_eq("asl $10,x", &[0x16, 0x10]);
        code_eq("clc", &[0x18]);
        code_eq("ora $1234,y", &[0x19, 0x34, 0x12]);
        code_eq("ora $1234,x", &[0x1d, 0x34, 0x12]);
        code_eq("asl $1234,x", &[0x1e, 0x34, 0x12]);
        code_eq("jsr $1234", &[0x20, 0x34, 0x12]);
        code_eq("and ($10,x)", &[0x21, 0x10]);
        code_eq("bit $10", &[0x24, 0x10]);
        code_eq("and $10", &[0x25, 0x10]);
        code_eq("rol $10", &[0x26, 0x10]);
        code_eq("plp", &[0x28]);
        code_eq("and #$10", &[0x29, 0x10]);
        code_eq("rol", &[0x2a]);
        code_eq("bit $1234", &[0x2c, 0x34, 0x12]);
        code_eq("and $1234", &[0x2d, 0x34, 0x12]);
        code_eq("rol $1234", &[0x2e, 0x34, 0x12]);
        code_eq("and ($10),y", &[0x31, 0x10]);
        code_eq("and $10,x", &[0x35, 0x10]);
        code_eq("rol $10,x", &[0x36, 0x10]);
        code_eq("sec", &[0x38]);
        code_eq("and $1234,y", &[0x39, 0x34, 0x12]);
        code_eq("and $1234,x", &[0x3d, 0x34, 0x12]);
        code_eq("rol $1234,x", &[0x3e, 0x34, 0x12]);
        code_eq("rti", &[0x40]);
        code_eq("eor ($10,x)", &[0x41, 0x10]);
        code_eq("eor $10", &[0x45, 0x10]);
        code_eq("lsr $10", &[0x46, 0x10]);
        code_eq("pha", &[0x48]);
        code_eq("eor #$10", &[0x49, 0x10]);
        code_eq("lsr", &[0x4a]);
        code_eq("jmp $1234", &[0x4c, 0x34, 0x12]);
        code_eq("eor $1234", &[0x4d, 0x34, 0x12]);
        code_eq("lsr $1234", &[0x4e, 0x34, 0x12]);
        code_eq("eor ($10),y", &[0x51, 0x10]);
        code_eq("eor $10,x", &[0x55, 0x10]);
        code_eq("lsr $10,x", &[0x56, 0x10]);
        code_eq("cli", &[0x58]);
        code_eq("eor $1234,y", &[0x59, 0x34, 0x12]);
        code_eq("eor $1234,x", &[0x5d, 0x34, 0x12]);
        code_eq("lsr $1234,x", &[0x5e, 0x34, 0x12]);
        code_eq("adc ($10,x)", &[0x61, 0x10]);
        code_eq("adc $10", &[0x65, 0x10]);
        code_eq("ror $10", &[0x66, 0x10]);
        code_eq("pla", &[0x68]);
        code_eq("adc #$10", &[0x69, 0x10]);
        code_eq("ror", &[0x6a]);
        code_eq("jmp ($1234)", &[0x6c, 0x34, 0x12]);
        code_eq("adc $1234", &[0x6d, 0x34, 0x12]);
        code_eq("ror $1234", &[0x6e, 0x34, 0x12]);
        code_eq("adc ($10),y", &[0x71, 0x10]);
        code_eq("adc $10,x", &[0x75, 0x10]);
        code_eq("ror $10,x", &[0x76, 0x10]);
        code_eq("sei", &[0x78]);
        code_eq("adc $1234,y", &[0x79, 0x34, 0x12]);
        code_eq("adc $1234,x", &[0x7d, 0x34, 0x12]);
        code_eq("ror $1234,x", &[0x7e, 0x34, 0x12]);
        code_eq("sta ($10,x)", &[0x81, 0x10]);
        code_eq("sty $10", &[0x84, 0x10]);
        code_eq("sta $10", &[0x85, 0x10]);
        code_eq("stx $10", &[0x86, 0x10]);
        code_eq("dey", &[0x88]);
        code_eq("txa", &[0x8a]);
        code_eq("sty $1234", &[0x8c, 0x34, 0x12]);
        code_eq("sta $1234", &[0x8d, 0x34, 0x12]);
        code_eq("stx $1234", &[0x8e, 0x34, 0x12]);
        code_eq("sta ($10),y", &[0x91, 0x10]);
        code_eq("sty $10,x", &[0x94, 0x10]);
        code_eq("sta $10,x", &[0x95, 0x10]);
        code_eq("stx $10,y", &[0x96, 0x10]);
        code_eq("tya", &[0x98]);
        code_eq("sta $1234,y", &[0x99, 0x34, 0x12]);
        code_eq("txs", &[0x9a]);
        code_eq("sta $1234,x", &[0x9d, 0x34, 0x12]);
        code_eq("ldy #$10", &[0xa0, 0x10]);
        code_eq("lda ($10,x)", &[0xa1, 0x10]);
        code_eq("ldx #$10", &[0xa2, 0x10]);
        code_eq("ldy $10", &[0xa4, 0x10]);
        code_eq("lda $10", &[0xa5, 0x10]);
        code_eq("ldx $10", &[0xa6, 0x10]);
        code_eq("tay", &[0xa8]);
        code_eq("lda #$10", &[0xa9, 0x10]);
        code_eq("tax", &[0xaa]);
        code_eq("ldy $1234", &[0xac, 0x34, 0x12]);
        code_eq("lda $1234", &[0xad, 0x34, 0x12]);
        code_eq("ldx $1234", &[0xae, 0x34, 0x12]);
        code_eq("lda ($10),y", &[0xb1, 0x10]);
        code_eq("ldy $10,x", &[0xb4, 0x10]);
        code_eq("lda $10,x", &[0xb5, 0x10]);
        code_eq("ldx $10,y", &[0xb6, 0x10]);
        code_eq("clv", &[0xb8]);
        code_eq("lda $1234,y", &[0xb9, 0x34, 0x12]);
        code_eq("tsx", &[0xba]);
        code_eq("ldy $1234,x", &[0xbc, 0x34, 0x12]);
        code_eq("lda $1234,x", &[0xbd, 0x34, 0x12]);
        code_eq("ldx $1234,y", &[0xbe, 0x34, 0x12]);
        code_eq("cpy #$10", &[0xc0, 0x10]);
        code_eq("cmp ($10,x)", &[0xc1, 0x10]);
        code_eq("cpy $10", &[0xc4, 0x10]);
        code_eq("cmp $10", &[0xc5, 0x10]);
        code_eq("dec $10", &[0xc6, 0x10]);
        code_eq("iny", &[0xc8]);
        code_eq("cmp #$10", &[0xc9, 0x10]);
        code_eq("dex", &[0xca]);
        code_eq("cpy $1234", &[0xcc, 0x34, 0x12]);
        code_eq("cmp $1234", &[0xcd, 0x34, 0x12]);
        code_eq("dec $1234", &[0xce, 0x34, 0x12]);
        code_eq("cmp ($10),y", &[0xd1, 0x10]);
        code_eq("cmp $10,x", &[0xd5, 0x10]);
        code_eq("dec $10,x", &[0xd6, 0x10]);
        code_eq("cld", &[0xd8]);
        code_eq("cmp $1234,y", &[0xd9, 0x34, 0x12]);
        code_eq("cmp $1234,x", &[0xdd, 0x34, 0x12]);
        code_eq("dec $1234,x", &[0xde, 0x34, 0x12]);
        code_eq("cpx #$10", &[0xe0, 0x10]);
        code_eq("sbc ($10,x)", &[0xe1, 0x10]);
        code_eq("cpx $10", &[0xe4, 0x10]);
        code_eq("sbc $10", &[0xe5, 0x10]);
        code_eq("inc $10", &[0xe6, 0x10]);
        code_eq("inx", &[0xe8]);
        code_eq("sbc #$10", &[0xe9, 0x10]);
        code_eq("nop", &[0xea]);
        code_eq("cpx $1234", &[0xec, 0x34, 0x12]);
        code_eq("sbc $1234", &[0xed, 0x34, 0x12]);
        code_eq("inc $1234", &[0xee, 0x34, 0x12]);
        code_eq("sbc ($10),y", &[0xf1, 0x10]);
        code_eq("sbc $10,x", &[0xf5, 0x10]);
        code_eq("inc $10,x", &[0xf6, 0x10]);
        code_eq("sed", &[0xf8]);
        code_eq("sbc $1234,y", &[0xf9, 0x34, 0x12]);
        code_eq("sbc $1234,x", &[0xfd, 0x34, 0x12]);
        code_eq("inc $1234,x", &[0xfe, 0x34, 0x12]);
    }

    #[test]
    fn test_all_branch_instructions() {
        code_eq("bpl foo\nfoo: nop", &[0x10, 0x00, 0xea]);
        code_eq("bmi foo\nfoo: nop", &[0x30, 0x00, 0xea]);
        code_eq("bvc foo\nfoo: nop", &[0x50, 0x00, 0xea]);
        code_eq("bvs foo\nfoo: nop", &[0x70, 0x00, 0xea]);
        code_eq("bcc foo\nfoo: nop", &[0x90, 0x00, 0xea]);
        code_eq("bcs foo\nfoo: nop", &[0xb0, 0x00, 0xea]);
        code_eq("bne foo\nfoo: nop", &[0xd0, 0x00, 0xea]);
        code_eq("beq foo\nfoo: nop", &[0xf0, 0x00, 0xea]);
    }

    fn code_eq(code: &str, data: &[u8]) {
        let ctx = test_codegen(code).unwrap();
        assert_eq!(ctx.current_segment().range_data(), data);
    }
}
