read_verilog ../../common/add_sub.v
proc
write_edif result.out
