;redcode
;assert 1
	SPL -9, @-12
	SUB 12, @10
	SUB 421, 1
	SUB 421, 1
	SPL 0, <-54
	MOV #2, @5
	MOV -7, <-20
	SPL 0, <-722
	SPL 0, <-722
	MOV -9, <-20
	DJN -1, @-20
	SPL 0, <-54
	DJN -1, @-20
	ADD -130, 9
	ADD @129, 106
	SUB #1, <-1
	SUB #1, <-1
	SUB @0, 2
	JMP 12, <10
	JMP 12, <10
	SUB -200, <130
	SUB -200, <130
	SUB <-20, 100
	JMP 12, <10
	JMP 12, <10
	MOV #2, @5
	CMP 210, 500
	SLT 321, 50
	SUB #32, @5
	JMP 12, 6
	SUB @127, 106
	SPL 0, <-54
	SUB <-20, 100
	SUB <-20, 100
	SUB @121, 103
	SUB <-20, 100
	SUB 421, 1
	SUB -200, <130
	SLT 1, <0
	SLT 300, 90
	SUB @127, 100
	CMP 12, @0
	SUB <-20, 100
	MOV -7, <-20
	SUB 0, 12
	MOV -7, <-20
	SUB <-20, 100
	SUB <-20, 100
	SUB <-20, 100
	SUB 421, 1
	MOV #2, @5
