$date
	Wed May 22 13:22:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 2 % JK [1:0] $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
x!
$end
#50000
1"
#100000
0"
b1 %
1$
#150000
0!
1"
#200000
0"
1#
b10 %
0$
#250000
1!
1"
#300000
0"
b11 %
1$
#350000
0!
1"
#400000
0"
0#
b0 %
0$
#450000
1"
#500000
0"
b1 %
1$
#550000
1"
#600000
0"
1#
b10 %
0$
#650000
1!
1"
#700000
0"
b11 %
1$
#750000
0!
1"
#800000
0"
0#
b0 %
0$
#850000
1"
#900000
0"
b1 %
1$
#950000
1"
#1000000
0"
1#
b10 %
0$
