// Seed: 1604036865
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wand id_5
);
  parameter id_7 = (1);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd16
) (
    output wand id_0,
    input  wand id_1,
    output tri1 _id_2
);
  logic [id_2 : 1 'b0] id_4, id_5, id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd49
) (
    output wor id_0,
    input supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output tri1 id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    output tri0 id_8,
    output uwire id_9,
    output wire id_10
    , id_24,
    input tri1 id_11,
    input wire id_12,
    input wire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input uwire _id_18,
    input tri1 id_19,
    output wand id_20,
    output supply1 id_21,
    output tri1 id_22
);
  logic [-1 : id_18] id_25;
  module_0 modCall_1 (
      id_7,
      id_19,
      id_13,
      id_13,
      id_16,
      id_16
  );
  assign modCall_1.id_5 = 0;
endmodule
