#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 23 11:35:33 2017
# Process ID: 10440
# Current directory: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11772 C:\Users\Aaron Wubshet\Desktop\Local Final Project\Final_Project\Final_Project.xpr
# Log file: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/vivado.log
# Journal file: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Aaron Wubshet/Desktop/new_folder/Final_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 812.734 ; gain = 169.742
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/Wings/edge_to_display.v}}
file delete -force {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/Wings/edge_to_display.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v" into library work [C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v:1]
[Thu Nov 23 15:03:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Common/final_project.v" into library work [C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Common/final_project.v:1]
[Thu Nov 23 15:07:51 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v" into library work [C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v:1]
[Thu Nov 23 15:31:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 24 14:42:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
create_bd_design "filter_fft_mag"
Wrote  : <C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/bd/filter_fft_mag/filter_fft_mag.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.660 ; gain = 11.320
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
startgroup
set_property -dict [list CONFIG.CoefficientVector {0,3,0,9,0,14,0,0,0,-52,0,-138,0,-222,0,769,0,-222,0,-138,0,-52,0,0,0,14,0,9,0,3,0} CONFIG.Clock_Frequency {100} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Output_Width {27} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_bd_cells fir_compiler_0]
endgroup
startgroup
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {19}] [get_bd_cells fir_compiler_0]
endgroup
startgroup
set_property -dict [list CONFIG.Data_Buffer_Type {Block} CONFIG.Coefficient_Buffer_Type {Block} CONFIG.Input_Buffer_Type {Block} CONFIG.Output_Buffer_Type {Block} CONFIG.Preference_For_Other_Storage {Block} CONFIG.M_DATA_Has_TREADY {true}] [get_bd_cells fir_compiler_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
set_property location {0.5 -213 -313} [get_bd_cells fir_compiler_0]
startgroup
set_property -dict [list CONFIG.input_width.VALUE_SRC USER] [get_bd_cells xfft_0]
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.input_width {8} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {1}] [get_bd_cells xfft_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {1 -266 -307} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule 100-100] create_bd_port -dir I clock_rtl -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /clock_rtl
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /clock_rtl
INFO: [board_rule 100-100] connect_bd_net /clock_rtl /clk_wiz_0/clk_in1
endgroup
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.500} CONFIG.CLKOUT1_JITTER {181.828} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_bd_cells clk_wiz_0]
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
endgroup
copy_bd_objs /  [get_bd_ports {clock_rtl}]
set_property location {19 -299} [get_bd_ports clock_rtl1]
connect_bd_net [get_bd_ports clock_rtl1] [get_bd_pins fir_compiler_0/aclk]
connect_bd_net [get_bd_ports clock_rtl1] [get_bd_pins xfft_0/aclk]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_nets clock_rtl_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_ports clock_rtl]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.1 axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells axi_fifo_mm_s_0]
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_port -dir O -type intr event_tlast_missing
connect_bd_net [get_bd_pins /xfft_0/event_tlast_missing] [get_bd_ports event_tlast_missing]
endgroup
startgroup
create_bd_port -dir O -type intr event_status_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_status_channel_halt] [get_bd_ports event_status_channel_halt]
endgroup
startgroup
create_bd_port -dir O -type intr event_data_in_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_data_in_channel_halt] [get_bd_ports event_data_in_channel_halt]
endgroup
startgroup
create_bd_port -dir O -type intr event_data_out_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_data_out_channel_halt] [get_bd_ports event_data_out_channel_halt]
endgroup
startgroup
create_bd_port -dir O -type intr event_tlast_unexpected
connect_bd_net [get_bd_pins /xfft_0/event_tlast_unexpected] [get_bd_ports event_tlast_unexpected]
endgroup
startgroup
create_bd_port -dir O -type intr event_frame_started
connect_bd_net [get_bd_pins /xfft_0/event_frame_started] [get_bd_ports event_frame_started]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:cordic:6.0 cordic_0
endgroup
startgroup
set_property -dict [list CONFIG.Input_Width.VALUE_SRC USER] [get_bd_cells cordic_0]
set_property -dict [list CONFIG.Functional_Selection {Square_Root} CONFIG.Input_Width {8} CONFIG.cartesian_has_tlast {true} CONFIG.Data_Format {UnsignedFraction} CONFIG.Output_Width {16} CONFIG.Coarse_Rotation {false} CONFIG.out_tlast_behv {Pass_Cartesian_TLAST}] [get_bd_cells cordic_0]
endgroup
set_property location {3.5 964 -537} [get_bd_cells cordic_0]
set_property location {0.5 -148 -306} [get_bd_cells fir_compiler_0]
set_property location {1.5 238 -324} [get_bd_cells xfft_0]
set_property location {2.5 593 -564} [get_bd_cells cordic_0]
set_property location {486 -361} [get_bd_ports event_frame_started]
set_property location {449 -364} [get_bd_ports event_frame_started]
set_property location {406 -355} [get_bd_ports event_frame_started]
set_property location {1142 -369} [get_bd_ports event_frame_started]
set_property location {1077 -372} [get_bd_ports event_frame_started]
remove_files {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/bd/filter_fft_mag/filter_fft_mag.bd}}
file delete -force {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/bd/filter_fft_mag}
add_files -norecurse {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}
export_ip_user_files -of_objects  [get_files  {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_axis_register_slice_2_0 
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_c_addsub_0_0 
Adding cell -- xilinx.com:ip:cordic:6.0 - cordic_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_cordic_0_0 
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_mult_gen_0_0 
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_mult_gen_1_0 
Adding cell -- xilinx.com:ip:xfft:9.0 - xfft_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_xfft_0_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_xlconstant_0_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_xlconstant_1_0 
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_xlconstant_2_0 
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_xlslice_0_0 
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_xlslice_1_0 
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: fft_mag_xlconcat_0_0 
Successfully read diagram <fft_mag> from BD file <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.574 ; gain = 0.000
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
startgroup
set_property -dict [list CONFIG.input_width.VALUE_SRC USER] [get_bd_cells xfft_0]
set_property -dict [list CONFIG.transform_length {1024} CONFIG.target_clock_frequency {100} CONFIG.input_width {8} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {1} CONFIG.implementation_options {pipelined_streaming_io}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {16} CONFIG.DIN_TO {8} CONFIG.DIN_FROM {15} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {16} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.PortAType.VALUE_SRC PROPAGATED] [get_bd_cells mult_gen_1]
set_property -dict [list CONFIG.PortAWidth {8} CONFIG.PortBWidth {8} CONFIG.OutputWidthHigh {15}] [get_bd_cells mult_gen_1]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PortAWidth {8} CONFIG.PortBWidth {8} CONFIG.OutputWidthHigh {15}] [get_bd_cells mult_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.data_format.VALUE_SRC PROPAGATED] [get_bd_cells xfft_0]
set_property -dict [list CONFIG.phase_factor_width {8}] [get_bd_cells xfft_0]
endgroup
copy_bd_objs /  [get_bd_cells {xlconstant_1}]
set_property location {3 571 626} [get_bd_cells xlconstant_3]
set_property location {1 87 541} [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets scaling_1] [get_bd_ports scaling]
set_property location {1 84 258} [get_bd_cells xlconstant_2]
set_property location {1 86 362} [get_bd_cells xlconstant_1]
set_property location {1 88 462} [get_bd_cells xlconstant_1]
set_property location {1 82 380} [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins xlconcat_0/In1]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {5} CONFIG.CONST_VAL {10}] [get_bd_cells xlconstant_3]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {2} CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_2]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {13} CONFIG.CONST_VAL {2730}] [get_bd_cells xlconstant_3]
endgroup
save_bd_design
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 32. S_AXIS_CARTESIAN_TDATA real input width: 32.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_DATA(2) and /frame(4)
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
set_property -dict [list CONFIG.TDATA_NUM_BYTES {2}] [get_bd_intf_ports frame]
save_bd_design
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 32. S_AXIS_CARTESIAN_TDATA real input width: 32.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
startgroup
endgroup
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'fft_mag.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
set_property location {2.5 369 127} [get_bd_cells fir_compiler_0]
startgroup
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER CONFIG.Data_Sign.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.CoefficientVector {0,3,0,9,0,14,0,0,0,-52,0,-138,0,-222,0,769,0,-222,0,-138,0,-52,0,0,0,14,0,9,0,3,0} CONFIG.Clock_Frequency {100} CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {8} CONFIG.M_DATA_Has_TREADY {true} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {20} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_bd_cells fir_compiler_0]
endgroup
delete_bd_objs [get_bd_intf_nets S_AXIS_DATA_1]
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_ports frame] [get_bd_intf_pins fir_compiler_0/S_AXIS_DATA]
connect_bd_net [get_bd_ports clk] [get_bd_pins fir_compiler_0/aclk]
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(8:0), chan_0_xn_im_0(16:8). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(8:0), chan_0_xn_im_0(16:8). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 32. S_AXIS_CARTESIAN_TDATA real input width: 32.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /fir_compiler_0/S_AXIS_DATA(1) and /frame(2)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_DATA(2) and /fir_compiler_0/M_AXIS_DATA(3)
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_data_tlast

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xfft_0/s_axis_data_tdata'(16) to net 'fir_compiler_0_M_AXIS_DATA_TDATA'(24) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
startgroup
endgroup
startgroup
create_bd_port -dir O -type intr event_frame_started
connect_bd_net [get_bd_pins /xfft_0/event_frame_started] [get_bd_ports event_frame_started]
endgroup
startgroup
create_bd_port -dir O -type intr event_tlast_unexpected
connect_bd_net [get_bd_pins /xfft_0/event_tlast_unexpected] [get_bd_ports event_tlast_unexpected]
endgroup
startgroup
create_bd_port -dir O -type intr event_status_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_status_channel_halt] [get_bd_ports event_status_channel_halt]
endgroup
startgroup
create_bd_port -dir O -type intr event_data_in_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_data_in_channel_halt] [get_bd_ports event_data_in_channel_halt]
endgroup
startgroup
create_bd_port -dir O -type intr event_data_out_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_data_out_channel_halt] [get_bd_ports event_data_out_channel_halt]
endgroup
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {3 624 167} [get_bd_cells xlslice_2]
delete_bd_objs [get_bd_intf_nets fir_compiler_0_M_AXIS_DATA]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {24} CONFIG.DIN_TO {13} CONFIG.DIN_FROM {20} CONFIG.DIN_FROM {20} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_2]
endgroup
delete_bd_objs [get_bd_cells xlslice_2]
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
startgroup
set_property -dict [list CONFIG.input_width {24}] [get_bd_cells xfft_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(24:0), chan_0_xn_im_0(48:24). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(24:0), chan_0_xn_im_0(48:24). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 32. S_AXIS_CARTESIAN_TDATA real input width: 32.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /fir_compiler_0/S_AXIS_DATA(1) and /frame(2)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_DATA(6) and /fir_compiler_0/M_AXIS_DATA(3)
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_data_tlast

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xfft_0/s_axis_data_tdata'(48) to net 'fir_compiler_0_M_AXIS_DATA_TDATA'(24) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_0/Din'(16) to net 'xfft_0_m_axis_data_tdata'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_1/Din'(16) to net 'xfft_0_m_axis_data_tdata'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
open_bd_design {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'fft_mag.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_data_tlast

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xfft_0/s_axis_data_tdata'(48) to net 'fir_compiler_0_M_AXIS_DATA_TDATA'(24) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_0/Din'(16) to net 'xfft_0_m_axis_data_tdata'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_1/Din'(16) to net 'xfft_0_m_axis_data_tdata'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {48} CONFIG.DIN_TO {40} CONFIG.DIN_FROM {47} CONFIG.DIN_FROM {47} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {48} CONFIG.DIN_TO {16} CONFIG.DIN_FROM {23} CONFIG.DIN_FROM {23} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_1]
endgroup
save_bd_design
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(24:0), chan_0_xn_im_0(48:24). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(24:0), chan_0_xn_im_0(48:24). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 32. S_AXIS_CARTESIAN_TDATA real input width: 32.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /fir_compiler_0/S_AXIS_DATA(1) and /frame(2)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_DATA(6) and /fir_compiler_0/M_AXIS_DATA(3)
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_data_tlast

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xfft_0/s_axis_data_tdata'(48) to net 'fir_compiler_0_M_AXIS_DATA_TDATA'(24) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
startgroup
set_property -dict [list CONFIG.M_DATA_Has_TREADY {false}] [get_bd_cells fir_compiler_0]
endgroup
startgroup
set_property -dict [list CONFIG.input_width {20}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {40} CONFIG.DIN_TO {32} CONFIG.DIN_FROM {39} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {40} CONFIG.DIN_TO {12} CONFIG.DIN_FROM {19} CONFIG.DIN_FROM {19} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_1]
endgroup
startgroup
endgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_intf_ports frame]
make_wrapper -files [get_files {{C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(20:0), chan_0_xn_im_0(44:24). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:xfft:9.0-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:xfft:9.0-304] /xfft_0 S_AXIS_DATA-TDATA: Data transfer transaction mismatch. /xfft_0 transactions: 1024. /fir_compiler_0 M_AXIS_DATA-TDATA transactions: 1.
INFO: [xilinx.com:ip:xfft:9.0-315] /xfft_0 S_AXIS_DATA-TDATA: Will use first transaction for compatibility check
WARNING: [xilinx.com:ip:xfft:9.0-307] /xfft_0 S_AXIS_DATA-TDATA: Bus sub-field mismatch. /xfft_0 field count: 2. /fir_compiler_0 M_AXIS_DATA-TDATA field count: 1.
INFO: [xilinx.com:ip:xfft:9.0-316] /xfft_0 S_AXIS_DATA-TDATA: Sub-fields: chan_0_xn_re_0(20:0), chan_0_xn_im_0(44:24). /fir_compiler_0 M_AXIS_DATA-TDATA sub-fields: chan_0_path_0(20:0)
INFO: [xilinx.com:ip:cordic:6.0-7] /cordic_0 Setting Input Width to 32. S_AXIS_CARTESIAN_TDATA real input width: 32.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 Input_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:cordic:6.0-913] /cordic_0 cartesian_tuser_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Sign has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_0 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /xfft_0/S_AXIS_DATA(6) and /fir_compiler_0/M_AXIS_DATA(3)
WARNING: [BD 41-1271] The connection to the pin: /xfft_0/m_axis_data_tdata has been overridden by the user. This pin will not be connected as a part of the interface connection: xfft_0_M_AXIS_DATA 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_data_tlast

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axis_register_slice_2/s_axis_tuser'(12) to net 'xfft_0_M_AXIS_DATA_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xfft_0/s_axis_data_tdata'(48) to net 'fir_compiler_0_M_AXIS_DATA_TDATA'(24) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_0/Din'(40) to net 'xfft_0_m_axis_data_tdata'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/xlslice_1/Din'(40) to net 'xfft_0_m_axis_data_tdata'(48) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/cordic_0/s_axis_cartesian_tdata'(32) to net 'c_addsub_0_S'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag.v
Verilog Output written to : C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/hdl/fft_mag_wrapper.v
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
startgroup
set_property -dict [list CONFIG.Input_Width {16} CONFIG.Output_Width {9}] [get_bd_cells cordic_0]
endgroup
startgroup
set_property -dict [list CONFIG.input_width {10} CONFIG.phase_factor_width {10}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.input_width {8} CONFIG.phase_factor_width {8}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.Data_Sign {Signed} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {19}] [get_bd_cells fir_compiler_0]
endgroup
startgroup
set_property -dict [list CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {20}] [get_bd_cells fir_compiler_0]
endgroup
startgroup
set_property -dict [list CONFIG.input_width {20}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.phase_factor_width {20} CONFIG.xk_index {true} CONFIG.memory_options_hybrid {true}] [get_bd_cells xfft_0]
endgroup
set_property location {-133 131} [get_bd_intf_ports frame]
set_property sim.ip.auto_export_scripts false [current_project]
startgroup
set_property -dict [list CONFIG.input_width.VALUE_SRC PROPAGATED] [get_bd_cells xfft_0]
set_property -dict [list CONFIG.phase_factor_width {16} CONFIG.memory_options_hybrid {false}] [get_bd_cells xfft_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.phase_factor_width {16} CONFIG.memory_options_hybrid {false}] [get_bd_cells xfft_0]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.input_width.VALUE_SRC PROPAGATED] [get_bd_cells xfft_0]'
INFO: [Common 17-17] undo 'startgroup'
create_bd_design "design_1"
Wrote  : <C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
set_property location {0.5 -260 -320} [get_bd_cells fir_compiler_0]
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
startgroup
set_property -dict [list CONFIG.input_width.VALUE_SRC USER] [get_bd_cells xfft_0]
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.input_width {8} CONFIG.phase_factor_width {8} CONFIG.rounding_modes {convergent_rounding} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {1}] [get_bd_cells xfft_0]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/fir_compiler_0/aclk
/xfft_0/aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_port -dir I -type clk aclk
connect_bd_net [get_bd_pins /fir_compiler_0/aclk] [get_bd_ports aclk]
endgroup
startgroup
create_bd_port -dir I -type clk aclk_1
connect_bd_net [get_bd_pins /xfft_0/aclk] [get_bd_ports aclk_1]
endgroup
delete_bd_objs [get_bd_nets aclk_1_1] [get_bd_ports aclk_1]
connect_bd_net [get_bd_ports aclk] [get_bd_pins xfft_0/aclk]
set_property name clk [get_bd_ports aclk]
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_DATA
set_property CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins fir_compiler_0/S_AXIS_DATA]] [get_bd_intf_ports S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/S_AXIS_DATA] [get_bd_intf_ports S_AXIS_DATA]
endgroup
set_property location {-523 -427} [get_bd_intf_ports S_AXIS_DATA]
startgroup
create_bd_port -dir O -type intr event_frame_started
connect_bd_net [get_bd_pins /xfft_0/event_frame_started] [get_bd_ports event_frame_started]
endgroup
startgroup
create_bd_port -dir O -type intr event_tlast_unexpected
connect_bd_net [get_bd_pins /xfft_0/event_tlast_unexpected] [get_bd_ports event_tlast_unexpected]
endgroup
startgroup
create_bd_port -dir O -type intr event_tlast_missing
connect_bd_net [get_bd_pins /xfft_0/event_tlast_missing] [get_bd_ports event_tlast_missing]
endgroup
startgroup
create_bd_port -dir O -type intr event_status_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_status_channel_halt] [get_bd_ports event_status_channel_halt]
endgroup
startgroup
create_bd_port -dir O -type intr event_data_in_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_data_in_channel_halt] [get_bd_ports event_data_in_channel_halt]
endgroup
startgroup
create_bd_port -dir O -type intr event_data_out_channel_halt
connect_bd_net [get_bd_pins /xfft_0/event_data_out_channel_halt] [get_bd_ports event_data_out_channel_halt]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mult_gen:12.0 mult_gen_0
endgroup
set_property location {3.5 446 -506} [get_bd_cells mult_gen_0]
set_property location {3 443 -620} [get_bd_cells mult_gen_0]
copy_bd_objs /  [get_bd_cells {mult_gen_0}]
set_property location {3 435 -472} [get_bd_cells mult_gen_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins mult_gen_0/CLK]
connect_bd_net [get_bd_ports clk] [get_bd_pins mult_gen_1/CLK]
set_property location {3.5 688 -634} [get_bd_cells mult_gen_0]
set_property location {4 636 -480} [get_bd_cells mult_gen_1]
save_bd_design
Wrote  : <C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/bd/design_1/design_1.bd> 
current_bd_design [get_bd_designs fft_mag]
current_bd_design [get_bd_designs design_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {4 478 -612} [get_bd_cells xlslice_0]
set_property location {4.5 848 -620} [get_bd_cells mult_gen_0]
set_property location {5 853 -487} [get_bd_cells mult_gen_1]
set_property location {3.5 670 -599} [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {4 663 -440} [get_bd_cells xlslice_1]
startgroup
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER CONFIG.Data_Sign.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.Clock_Frequency {100} CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {8} CONFIG.S_DATA_Has_FIFO {false} CONFIG.Coefficient_Width {16} CONFIG.Coefficient_Structure {Inferred} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {17} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate}] [get_bd_cells fir_compiler_0]
endgroup
set_property location {2.5 188 -572} [get_bd_cells axi_register_slice_0]
delete_bd_objs [get_bd_intf_nets fir_compiler_0_M_AXIS_DATA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_0
endgroup
set_property location {3 157 -416} [get_bd_cells axis_register_slice_0]
connect_bd_intf_net [get_bd_intf_pins axis_register_slice_0/S_AXIS] [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA]
delete_bd_objs [get_bd_cells axi_register_slice_0]
connect_bd_intf_net [get_bd_intf_pins axis_register_slice_0/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_register_slice_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {3}] [get_bd_cells axis_register_slice_0]
endgroup
save_bd_design
Wrote  : <C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/bd/design_1/design_1.bd> 
current_bd_design [get_bd_designs fft_mag]
save_bd_design
Wrote  : <C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd> 
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Common/final_project.v" into library work [C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Common/final_project.v:1]
[Fri Nov 24 20:21:12 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
reset_run synth_1
set_property is_enabled false [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/Common/vga.v} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/bd/design_1/design_1.bd} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/bram_fft_output_buffer/bram_fft_output_buffer.xci} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_processing.v}}]
close_bd_design [get_bd_designs fft_mag]
set_property is_enabled false [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/filter_input_buffer/filter_input_buffer.xci} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/audio_fft/audio_fft.xci} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/audio_PWM.v} {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/imports/6.111_Final_Project/Aaron/verilog/filter_control.v} {C:/Users/Aaron Wubshet/Desktop/6.111_Final_Project/Aaron/fft_mag.bd}}]
set_property is_enabled false [get_files  {{C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.srcs/sources_1/ip/high_pass_filter/high_pass_filter.xci}}]
launch_runs synth_1 -jobs 2
[Fri Nov 24 20:22:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 24 20:24:43 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 24 20:27:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645975A
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Aaron Wubshet/Desktop/Local Final Project/Final_Project/Final_Project.runs/impl_1/final_project.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 21:11:09 2017...
