<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>jmide_reg.h source code [netbsd/sys/dev/pci/jmide_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/jmide_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='jmide_reg.h.html'>jmide_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*      $NetBSD: jmide_reg.h,v 1.4 2011/10/24 16:06:43 njoly Exp $    */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2007 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/* registers definitions for the JMicon JMB36x IDE/SATA controllers */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/PCI_JM_CONTROL0" data-ref="_M/PCI_JM_CONTROL0">PCI_JM_CONTROL0</dfn>	0x40 /* controller control register 0 */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_ROM_EN" data-ref="_M/JM_CONTROL0_ROM_EN">JM_CONTROL0_ROM_EN</dfn>	0x80000000 /* external ROM enable */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_ID_WR" data-ref="_M/JM_CONTROL0_ID_WR">JM_CONTROL0_ID_WR</dfn>	0x40000000 /* device ID write enable */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PCIIDE0_MS" data-ref="_M/JM_CONTROL0_PCIIDE0_MS">JM_CONTROL0_PCIIDE0_MS</dfn>	0x00800000 /* sata M/S on chan0,  PATA0 on chan1 */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PCIIDE_CS" data-ref="_M/JM_CONTROL0_PCIIDE_CS">JM_CONTROL0_PCIIDE_CS</dfn>	0x00400000 /* pciide channels swap */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_SATA_PS" data-ref="_M/JM_CONTROL0_SATA_PS">JM_CONTROL0_SATA_PS</dfn>	0x00200000 /* SATA channel M/S swap */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_AHCI_PS" data-ref="_M/JM_CONTROL0_AHCI_PS">JM_CONTROL0_AHCI_PS</dfn>	0x00100000 /* SATA AHCI ports swap */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_SATA1_AHCI" data-ref="_M/JM_CONTROL0_SATA1_AHCI">JM_CONTROL0_SATA1_AHCI</dfn>	0x00008000 /* SATA port 1 AHCI enable */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_SATA1_IDE" data-ref="_M/JM_CONTROL0_SATA1_IDE">JM_CONTROL0_SATA1_IDE</dfn>	0x00004000 /* SATA port 1 PCIIDE enable */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_SATA0_AHCI" data-ref="_M/JM_CONTROL0_SATA0_AHCI">JM_CONTROL0_SATA0_AHCI</dfn>	0x00002000 /* SATA port 0 AHCI enable */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_SATA0_IDE" data-ref="_M/JM_CONTROL0_SATA0_IDE">JM_CONTROL0_SATA0_IDE</dfn>	0x00001000 /* SATA port 0 PCIIDE enable */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_AHCI_F1" data-ref="_M/JM_CONTROL0_AHCI_F1">JM_CONTROL0_AHCI_F1</dfn>	0x00000200 /* AHCI on function 1 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_AHCI_EN" data-ref="_M/JM_CONTROL0_AHCI_EN">JM_CONTROL0_AHCI_EN</dfn>	0x00000100 /* AHCI enable */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PATA0_RST" data-ref="_M/JM_CONTROL0_PATA0_RST">JM_CONTROL0_PATA0_RST</dfn>	0x00000040 /* PATA port 0 reset */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PATA0_EN" data-ref="_M/JM_CONTROL0_PATA0_EN">JM_CONTROL0_PATA0_EN</dfn>	0x00000020 /* PATA port 0 enable */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PATA0_SEC" data-ref="_M/JM_CONTROL0_PATA0_SEC">JM_CONTROL0_PATA0_SEC</dfn>	0x00000010 /* PATA 0 enable on secondary chan */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PATA0_40P" data-ref="_M/JM_CONTROL0_PATA0_40P">JM_CONTROL0_PATA0_40P</dfn>	0x00000008 /* PATA 0 40pin cable */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PCIIDE_F1" data-ref="_M/JM_CONTROL0_PCIIDE_F1">JM_CONTROL0_PCIIDE_F1</dfn>	0x00000002 /* PCIIDE on function 1 */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL0_PATA0_PRI" data-ref="_M/JM_CONTROL0_PATA0_PRI">JM_CONTROL0_PATA0_PRI</dfn>	0x00000001 /* PATA 0 enable on primary chan */</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PCI_JM_CONTROL1" data-ref="_M/PCI_JM_CONTROL1">PCI_JM_CONTROL1</dfn> 0x80 /* controller control register 5 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL1_PATA1_PRI" data-ref="_M/JM_CONTROL1_PATA1_PRI">JM_CONTROL1_PATA1_PRI</dfn>	0x01000000 /* force PATA 1 on chan0 */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL1_PATA1_RST" data-ref="_M/JM_CONTROL1_PATA1_RST">JM_CONTROL1_PATA1_RST</dfn>	0x00400000 /* PATA 1 reset */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL1_PATA1_EN" data-ref="_M/JM_CONTROL1_PATA1_EN">JM_CONTROL1_PATA1_EN</dfn>	0x00200000 /* PATA 1 enable */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/JM_CONTROL1_PATA1_40P" data-ref="_M/JM_CONTROL1_PATA1_40P">JM_CONTROL1_PATA1_40P</dfn>	0x00080000 /* PATA 1 40pin cable */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='jmide.c.html'>netbsd/sys/dev/pci/jmide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
