// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module MSHRv2(	// ventus/src/pipeline/MSHR.scala:22:7
  input         clock,	// ventus/src/pipeline/MSHR.scala:22:7
                reset,	// ventus/src/pipeline/MSHR.scala:22:7
  output        io_from_addr_ready,	// ventus/src/pipeline/MSHR.scala:23:14
  input         io_from_addr_valid,	// ventus/src/pipeline/MSHR.scala:23:14
  input  [1:0]  io_from_addr_bits_tag_warp_id,	// ventus/src/pipeline/MSHR.scala:23:14
  input         io_from_addr_bits_tag_wfd,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wxd,	// ventus/src/pipeline/MSHR.scala:23:14
  input  [7:0]  io_from_addr_bits_tag_reg_idxw,	// ventus/src/pipeline/MSHR.scala:23:14
  input         io_from_addr_bits_tag_mask_0,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_mask_1,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_mask_2,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_mask_3,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_mask_4,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_mask_5,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_mask_6,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_mask_7,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_unsigned,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_isvec,	// ventus/src/pipeline/MSHR.scala:23:14
  input  [3:0]  io_from_addr_bits_tag_wordOffset1H_0,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wordOffset1H_1,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wordOffset1H_2,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wordOffset1H_3,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wordOffset1H_4,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wordOffset1H_5,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wordOffset1H_6,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_wordOffset1H_7,	// ventus/src/pipeline/MSHR.scala:23:14
  input         io_from_addr_bits_tag_isWrite,	// ventus/src/pipeline/MSHR.scala:23:14
  input  [7:0]  io_from_addr_bits_tag_spike_info_sm_id,	// ventus/src/pipeline/MSHR.scala:23:14
  input  [31:0] io_from_addr_bits_tag_spike_info_pc,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_addr_bits_tag_spike_info_inst,	// ventus/src/pipeline/MSHR.scala:23:14
  output [1:0]  io_idx_entry,	// ventus/src/pipeline/MSHR.scala:23:14
  output        io_from_dcache_ready,	// ventus/src/pipeline/MSHR.scala:23:14
  input         io_from_dcache_valid,	// ventus/src/pipeline/MSHR.scala:23:14
  input  [1:0]  io_from_dcache_bits_instrId,	// ventus/src/pipeline/MSHR.scala:23:14
  input  [31:0] io_from_dcache_bits_data_0,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_data_1,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_data_2,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_data_3,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_data_4,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_data_5,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_data_6,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_data_7,	// ventus/src/pipeline/MSHR.scala:23:14
  input         io_from_dcache_bits_activeMask_0,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_activeMask_1,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_activeMask_2,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_activeMask_3,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_activeMask_4,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_activeMask_5,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_activeMask_6,	// ventus/src/pipeline/MSHR.scala:23:14
                io_from_dcache_bits_activeMask_7,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_ready,	// ventus/src/pipeline/MSHR.scala:23:14
  output        io_to_pipe_valid,	// ventus/src/pipeline/MSHR.scala:23:14
  output [1:0]  io_to_pipe_bits_tag_warp_id,	// ventus/src/pipeline/MSHR.scala:23:14
  output        io_to_pipe_bits_tag_wfd,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_wxd,	// ventus/src/pipeline/MSHR.scala:23:14
  output [7:0]  io_to_pipe_bits_tag_reg_idxw,	// ventus/src/pipeline/MSHR.scala:23:14
  output        io_to_pipe_bits_tag_mask_0,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_mask_1,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_mask_2,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_mask_3,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_mask_4,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_mask_5,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_mask_6,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_mask_7,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_isWrite,	// ventus/src/pipeline/MSHR.scala:23:14
  output [7:0]  io_to_pipe_bits_tag_spike_info_sm_id,	// ventus/src/pipeline/MSHR.scala:23:14
  output [31:0] io_to_pipe_bits_tag_spike_info_pc,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_tag_spike_info_inst,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_0,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_1,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_2,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_3,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_4,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_5,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_6,	// ventus/src/pipeline/MSHR.scala:23:14
                io_to_pipe_bits_data_7	// ventus/src/pipeline/MSHR.scala:23:14
);

  wire [126:0] _tag_ext_R0_data;	// ventus/src/pipeline/MSHR.scala:32:16
  wire [255:0] _data_ext_R0_data;	// ventus/src/pipeline/MSHR.scala:31:17
  wire [7:0]   _GEN =
    {io_from_dcache_bits_activeMask_7,
     io_from_dcache_bits_activeMask_6,
     io_from_dcache_bits_activeMask_5,
     io_from_dcache_bits_activeMask_4,
     io_from_dcache_bits_activeMask_3,
     io_from_dcache_bits_activeMask_2,
     io_from_dcache_bits_activeMask_1,
     io_from_dcache_bits_activeMask_0};	// ventus/src/pipeline/MSHR.scala:31:17
  reg  [7:0]   currentMask_0;	// ventus/src/pipeline/MSHR.scala:34:28
  reg  [7:0]   currentMask_1;	// ventus/src/pipeline/MSHR.scala:34:28
  reg  [7:0]   currentMask_2;	// ventus/src/pipeline/MSHR.scala:34:28
  reg  [7:0]   currentMask_3;	// ventus/src/pipeline/MSHR.scala:34:28
  reg  [3:0]   used;	// ventus/src/pipeline/MSHR.scala:36:21
  wire         _complete_T = currentMask_0 == 8'h0;	// ventus/src/pipeline/MSHR.scala:34:{28,36}, :37:43
  wire         _complete_T_1 = currentMask_1 == 8'h0;	// ventus/src/pipeline/MSHR.scala:34:{28,36}, :37:43
  wire         _complete_T_2 = currentMask_2 == 8'h0;	// ventus/src/pipeline/MSHR.scala:34:{28,36}, :37:43
  wire [3:0]   complete =
    {currentMask_3 == 8'h0, _complete_T_2, _complete_T_1, _complete_T} & used;	// ventus/src/pipeline/MSHR.scala:34:{28,36}, :36:21, :37:{43,52,59}
  wire [1:0]   output_entry =
    ~(|complete) | _complete_T & used[0]
      ? 2'h0
      : _complete_T_1 & used[1] ? 2'h1 : {1'h1, ~(_complete_T_2 & used[2])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/MSHR.scala:22:7, :36:21, :37:{43,59}, :38:{25,35}, :43:22, :52:15
  wire [3:0]   _used_T_14 = ~used;	// ventus/src/pipeline/MSHR.scala:36:21, :39:57
  wire [1:0]   _valid_entry_T_7 = _used_T_14[1] ? 2'h1 : {1'h1, ~(_used_T_14[2])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/MSHR.scala:22:7, :39:57, :52:15
  wire         _GEN_0 = (&used) | _used_T_14[0];	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/MSHR.scala:36:21, :39:{24,30,57}
  wire [1:0]   valid_entry = _GEN_0 ? 2'h0 : _valid_entry_T_7;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:39:24, :43:22
  reg  [1:0]   reg_req_warp_id;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_wfd;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_wxd;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [7:0]   reg_req_reg_idxw;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_0;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_1;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_2;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_3;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_4;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_5;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_6;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_mask_7;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_unsigned;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_isvec;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_0;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_1;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_2;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_3;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_4;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_5;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_6;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [3:0]   reg_req_wordOffset1H_7;	// ventus/src/pipeline/MSHR.scala:40:20
  reg          reg_req_isWrite;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [7:0]   reg_req_spike_info_sm_id;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [31:0]  reg_req_spike_info_pc;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [31:0]  reg_req_spike_info_inst;	// ventus/src/pipeline/MSHR.scala:40:20
  reg  [1:0]   state;	// ventus/src/pipeline/MSHR.scala:43:22
  wire         io_from_addr_ready_0 = ~(|state) & ~(&used);	// ventus/src/pipeline/MSHR.scala:36:21, :39:30, :43:22, :45:32, :46:{40,43}
  wire         _io_idx_entry_T = io_from_addr_ready_0 & io_from_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:46:40
  wire         _GEN_1 = ~(|state) & io_from_dcache_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:43:22, :45:32
  wire         _GEN_2 = state == 2'h1;	// ventus/src/pipeline/MSHR.scala:43:22, :52:15, :63:19
  wire         io_to_pipe_valid_0 = (|complete) & state == 2'h2;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:37:59, :38:35, :43:22, :106:{36,44}
  always @(posedge clock) begin	// ventus/src/pipeline/MSHR.scala:22:7
    if (reset) begin	// ventus/src/pipeline/MSHR.scala:22:7
      currentMask_0 <= 8'h0;	// ventus/src/pipeline/MSHR.scala:34:{28,36}
      currentMask_1 <= 8'h0;	// ventus/src/pipeline/MSHR.scala:34:{28,36}
      currentMask_2 <= 8'h0;	// ventus/src/pipeline/MSHR.scala:34:{28,36}
      currentMask_3 <= 8'h0;	// ventus/src/pipeline/MSHR.scala:34:{28,36}
      used <= 4'h0;	// ventus/src/pipeline/MSHR.scala:36:21
      state <= 2'h0;	// ventus/src/pipeline/MSHR.scala:43:22
    end
    else begin	// ventus/src/pipeline/MSHR.scala:22:7
      automatic logic [3:0] _GEN_3;	// ventus/src/pipeline/MSHR.scala:62:45
      automatic logic       _GEN_4;	// ventus/src/pipeline/MSHR.scala:81:34
      automatic logic       _GEN_5;	// ventus/src/pipeline/MSHR.scala:81:34
      automatic logic       _GEN_6;	// ventus/src/pipeline/MSHR.scala:81:34
      _GEN_3 = {2'h0, valid_entry};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:39:24, :43:22, :62:45
      _GEN_4 = valid_entry == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:39:24, :43:22, :81:34
      _GEN_5 = valid_entry == 2'h1;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:39:24, :52:15, :81:34
      _GEN_6 = valid_entry == 2'h2;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:39:24, :81:34
      if (|state) begin	// ventus/src/pipeline/MSHR.scala:43:22, :45:32
        automatic logic       _GEN_7;	// ventus/src/pipeline/MSHR.scala:61:19
        automatic logic [7:0] _currentMask_T_2;	// ventus/src/pipeline/MSHR.scala:91:48
        _GEN_7 = state == 2'h2;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:43:22, :61:19
        _currentMask_T_2 =
          {reg_req_mask_7,
           reg_req_mask_6,
           reg_req_mask_5,
           reg_req_mask_4,
           reg_req_mask_3,
           reg_req_mask_2,
           reg_req_mask_1,
           reg_req_mask_0};	// ventus/src/pipeline/MSHR.scala:40:20, :91:48
        if (_GEN_2 & _GEN_4)	// ventus/src/pipeline/MSHR.scala:34:28, :63:19, :67:16, :81:34, :91:32
          currentMask_0 <= _currentMask_T_2;	// ventus/src/pipeline/MSHR.scala:34:28, :91:48
        if (_GEN_2 & _GEN_5)	// ventus/src/pipeline/MSHR.scala:34:28, :63:19, :67:16, :81:34, :91:32
          currentMask_1 <= _currentMask_T_2;	// ventus/src/pipeline/MSHR.scala:34:28, :91:48
        if (_GEN_2 & _GEN_6)	// ventus/src/pipeline/MSHR.scala:34:28, :63:19, :67:16, :81:34, :91:32
          currentMask_2 <= _currentMask_T_2;	// ventus/src/pipeline/MSHR.scala:34:28, :91:48
        if (_GEN_2 & (&valid_entry))	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:34:28, :39:24, :63:19, :67:16, :81:34, :91:32
          currentMask_3 <= _currentMask_T_2;	// ventus/src/pipeline/MSHR.scala:34:28, :91:48
        if (_GEN_2)	// ventus/src/pipeline/MSHR.scala:63:19
          used <= used | 4'h1 << _GEN_3;	// ventus/src/pipeline/MSHR.scala:36:21, :62:45, :85:26
        else if (_GEN_7 & io_to_pipe_ready & io_to_pipe_valid_0)	// ventus/src/pipeline/MSHR.scala:36:21, :61:19, :67:16, :94:{28,34}, :106:36
          used <= ~(_used_T_14 | 4'h1 << output_entry);	// ventus/src/pipeline/MSHR.scala:36:21, :38:25, :39:57, :62:45, :94:48
        state <=
          {_GEN_7
             ? io_to_pipe_ready & (~complete | 4'h1 << _GEN_3) != 4'hF
             : _GEN_2 & io_to_pipe_ready & (|complete),
           1'h0};	// ventus/src/pipeline/MSHR.scala:22:7, :37:59, :38:35, :39:30, :43:22, :61:{19,28}, :62:{27,45,68,72}, :63:{19,28}, :64:{43,49,73}, :65:20
      end
      else begin	// ventus/src/pipeline/MSHR.scala:45:32
        if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          automatic logic [3:0][7:0] _GEN_8;	// ventus/src/pipeline/MSHR.scala:53:78
          automatic logic [7:0]      _currentMask_T;	// ventus/src/pipeline/MSHR.scala:71:94
          _GEN_8 = {{currentMask_3}, {currentMask_2}, {currentMask_1}, {currentMask_0}};	// ventus/src/pipeline/MSHR.scala:34:28, :53:78
          _currentMask_T =
            _GEN_8[io_from_dcache_bits_instrId]
            & {~io_from_dcache_bits_activeMask_7,
               ~io_from_dcache_bits_activeMask_6,
               ~io_from_dcache_bits_activeMask_5,
               ~io_from_dcache_bits_activeMask_4,
               ~io_from_dcache_bits_activeMask_3,
               ~io_from_dcache_bits_activeMask_2,
               ~io_from_dcache_bits_activeMask_1,
               ~io_from_dcache_bits_activeMask_0};	// ventus/src/pipeline/MSHR.scala:35:{67,72}, :53:78, :71:94
          if (io_from_dcache_bits_instrId == 2'h0)	// ventus/src/pipeline/MSHR.scala:43:22, :71:50
            currentMask_0 <= _currentMask_T;	// ventus/src/pipeline/MSHR.scala:34:28, :71:94
          if (io_from_dcache_bits_instrId == 2'h1)	// ventus/src/pipeline/MSHR.scala:52:15, :71:50
            currentMask_1 <= _currentMask_T;	// ventus/src/pipeline/MSHR.scala:34:28, :71:94
          if (io_from_dcache_bits_instrId == 2'h2)	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:71:50
            currentMask_2 <= _currentMask_T;	// ventus/src/pipeline/MSHR.scala:34:28, :71:94
          if (&io_from_dcache_bits_instrId)	// ventus/src/pipeline/MSHR.scala:71:50
            currentMask_3 <= _currentMask_T;	// ventus/src/pipeline/MSHR.scala:34:28, :71:94
          if (_io_idx_entry_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <= 2'h1;	// ventus/src/pipeline/MSHR.scala:43:22, :52:15
          else	// src/main/scala/chisel3/util/Decoupled.scala:51:35
            state <=
              {io_to_pipe_ready & _GEN_8[io_from_dcache_bits_instrId] == _GEN, 1'h0};	// ventus/src/pipeline/MSHR.scala:22:7, :31:17, :43:22, :53:{35,78,119}, :54:15, :55:25
        end
        else begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          automatic logic [7:0] _currentMask_T_1;	// ventus/src/pipeline/MSHR.scala:81:64
          _currentMask_T_1 =
            {io_from_addr_bits_tag_mask_7,
             io_from_addr_bits_tag_mask_6,
             io_from_addr_bits_tag_mask_5,
             io_from_addr_bits_tag_mask_4,
             io_from_addr_bits_tag_mask_3,
             io_from_addr_bits_tag_mask_2,
             io_from_addr_bits_tag_mask_1,
             io_from_addr_bits_tag_mask_0};	// ventus/src/pipeline/MSHR.scala:81:64
          if (_io_idx_entry_T & _GEN_4)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:34:28, :73:36, :81:34
            currentMask_0 <= _currentMask_T_1;	// ventus/src/pipeline/MSHR.scala:34:28, :81:64
          if (_io_idx_entry_T & _GEN_5)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:34:28, :73:36, :81:34
            currentMask_1 <= _currentMask_T_1;	// ventus/src/pipeline/MSHR.scala:34:28, :81:64
          if (_io_idx_entry_T & _GEN_6)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:34:28, :73:36, :81:34
            currentMask_2 <= _currentMask_T_1;	// ventus/src/pipeline/MSHR.scala:34:28, :81:64
          if (_io_idx_entry_T & (&valid_entry))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:34:28, :39:24, :73:36, :81:34
            currentMask_3 <= _currentMask_T_1;	// ventus/src/pipeline/MSHR.scala:34:28, :81:64
          state <= {(|complete) & io_to_pipe_ready, 1'h0};	// ventus/src/pipeline/MSHR.scala:22:7, :37:59, :38:35, :43:22, :56:{28,47}, :57:13, :59:13
        end
        used <= {4{~_GEN_1}} & {4{_io_idx_entry_T}} & 4'h1 << _GEN_3 | used;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:36:21, :62:45, :69:32, :73:36, :74:{14,28}
      end
    end
    if (~(|state) & _GEN_1 & _io_idx_entry_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:40:20, :43:22, :45:32, :67:16, :69:32, :72:{32,41}
      reg_req_warp_id <= io_from_addr_bits_tag_warp_id;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wfd <= io_from_addr_bits_tag_wfd;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wxd <= io_from_addr_bits_tag_wxd;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_reg_idxw <= io_from_addr_bits_tag_reg_idxw;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_0 <= io_from_addr_bits_tag_mask_0;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_1 <= io_from_addr_bits_tag_mask_1;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_2 <= io_from_addr_bits_tag_mask_2;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_3 <= io_from_addr_bits_tag_mask_3;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_4 <= io_from_addr_bits_tag_mask_4;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_5 <= io_from_addr_bits_tag_mask_5;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_6 <= io_from_addr_bits_tag_mask_6;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_mask_7 <= io_from_addr_bits_tag_mask_7;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_unsigned <= io_from_addr_bits_tag_unsigned;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_isvec <= io_from_addr_bits_tag_isvec;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_0 <= io_from_addr_bits_tag_wordOffset1H_0;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_1 <= io_from_addr_bits_tag_wordOffset1H_1;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_2 <= io_from_addr_bits_tag_wordOffset1H_2;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_3 <= io_from_addr_bits_tag_wordOffset1H_3;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_4 <= io_from_addr_bits_tag_wordOffset1H_4;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_5 <= io_from_addr_bits_tag_wordOffset1H_5;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_6 <= io_from_addr_bits_tag_wordOffset1H_6;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_wordOffset1H_7 <= io_from_addr_bits_tag_wordOffset1H_7;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_isWrite <= io_from_addr_bits_tag_isWrite;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_spike_info_sm_id <= io_from_addr_bits_tag_spike_info_sm_id;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_spike_info_pc <= io_from_addr_bits_tag_spike_info_pc;	// ventus/src/pipeline/MSHR.scala:40:20
      reg_req_spike_info_inst <= io_from_addr_bits_tag_spike_info_inst;	// ventus/src/pipeline/MSHR.scala:40:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/MSHR.scala:22:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/MSHR.scala:22:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/MSHR.scala:22:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/MSHR.scala:22:7
      automatic logic [31:0] _RANDOM[0:5];	// ventus/src/pipeline/MSHR.scala:22:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/MSHR.scala:22:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/MSHR.scala:22:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/MSHR.scala:22:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/MSHR.scala:22:7
        end	// ventus/src/pipeline/MSHR.scala:22:7
        currentMask_0 = _RANDOM[3'h0][7:0];	// ventus/src/pipeline/MSHR.scala:22:7, :34:28
        currentMask_1 = _RANDOM[3'h0][15:8];	// ventus/src/pipeline/MSHR.scala:22:7, :34:28
        currentMask_2 = _RANDOM[3'h0][23:16];	// ventus/src/pipeline/MSHR.scala:22:7, :34:28
        currentMask_3 = _RANDOM[3'h0][31:24];	// ventus/src/pipeline/MSHR.scala:22:7, :34:28
        used = _RANDOM[3'h1][3:0];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21
        reg_req_warp_id = _RANDOM[3'h1][5:4];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_wfd = _RANDOM[3'h1][6];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_wxd = _RANDOM[3'h1][7];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_reg_idxw = _RANDOM[3'h1][15:8];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_0 = _RANDOM[3'h1][16];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_1 = _RANDOM[3'h1][17];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_2 = _RANDOM[3'h1][18];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_3 = _RANDOM[3'h1][19];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_4 = _RANDOM[3'h1][20];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_5 = _RANDOM[3'h1][21];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_6 = _RANDOM[3'h1][22];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_mask_7 = _RANDOM[3'h1][23];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_unsigned = _RANDOM[3'h1][24];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_isvec = _RANDOM[3'h1][25];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_wordOffset1H_0 = _RANDOM[3'h1][29:26];	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_wordOffset1H_1 = {_RANDOM[3'h1][31:30], _RANDOM[3'h2][1:0]};	// ventus/src/pipeline/MSHR.scala:22:7, :36:21, :40:20
        reg_req_wordOffset1H_2 = _RANDOM[3'h2][5:2];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_wordOffset1H_3 = _RANDOM[3'h2][9:6];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_wordOffset1H_4 = _RANDOM[3'h2][13:10];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_wordOffset1H_5 = _RANDOM[3'h2][17:14];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_wordOffset1H_6 = _RANDOM[3'h2][21:18];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_wordOffset1H_7 = _RANDOM[3'h2][25:22];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_isWrite = _RANDOM[3'h2][26];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_spike_info_sm_id = {_RANDOM[3'h2][31:27], _RANDOM[3'h3][2:0]};	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_spike_info_pc = {_RANDOM[3'h3][31:3], _RANDOM[3'h4][2:0]};	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        reg_req_spike_info_inst = {_RANDOM[3'h4][31:3], _RANDOM[3'h5][2:0]};	// ventus/src/pipeline/MSHR.scala:22:7, :40:20
        state = _RANDOM[3'h5][4:3];	// ventus/src/pipeline/MSHR.scala:22:7, :40:20, :43:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/MSHR.scala:22:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/MSHR.scala:22:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  data_4x256 data_ext (	// ventus/src/pipeline/MSHR.scala:31:17
    .R0_addr (output_entry),	// ventus/src/pipeline/MSHR.scala:38:25
    .R0_en   (1'h1),	// ventus/src/pipeline/MSHR.scala:22:7
    .R0_clk  (clock),
    .R0_data (_data_ext_R0_data),
    .W0_addr (io_from_dcache_bits_instrId),
    .W0_en   (~(|state) & _GEN_1),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:31:17, :43:22, :45:32, :67:16, :69:32
    .W0_clk  (clock),
    .W0_data
      ({io_from_dcache_bits_data_7,
        io_from_dcache_bits_data_6,
        io_from_dcache_bits_data_5,
        io_from_dcache_bits_data_4,
        io_from_dcache_bits_data_3,
        io_from_dcache_bits_data_2,
        io_from_dcache_bits_data_1,
        io_from_dcache_bits_data_0}),	// ventus/src/pipeline/MSHR.scala:31:17
    .W0_mask (_GEN)	// ventus/src/pipeline/MSHR.scala:31:17
  );
  tag_4x127 tag_ext (	// ventus/src/pipeline/MSHR.scala:32:16
    .R0_addr (output_entry),	// ventus/src/pipeline/MSHR.scala:38:25
    .R0_en   (1'h1),	// ventus/src/pipeline/MSHR.scala:22:7
    .R0_clk  (clock),
    .R0_data (_tag_ext_R0_data),
    .W0_addr (valid_entry),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:39:24
    .W0_en   ((|state) & _GEN_2),	// ventus/src/pipeline/MSHR.scala:32:16, :43:22, :45:32, :63:19, :67:16
    .W0_clk  (clock),
    .W0_data
      ({reg_req_warp_id,
        reg_req_wfd,
        reg_req_wxd,
        reg_req_reg_idxw,
        reg_req_mask_7,
        reg_req_mask_6,
        reg_req_mask_5,
        reg_req_mask_4,
        reg_req_mask_3,
        reg_req_mask_2,
        reg_req_mask_1,
        reg_req_mask_0,
        reg_req_unsigned,
        reg_req_isvec,
        reg_req_wordOffset1H_7,
        reg_req_wordOffset1H_6,
        reg_req_wordOffset1H_5,
        reg_req_wordOffset1H_4,
        reg_req_wordOffset1H_3,
        reg_req_wordOffset1H_2,
        reg_req_wordOffset1H_1,
        reg_req_wordOffset1H_0,
        reg_req_isWrite,
        reg_req_spike_info_sm_id,
        reg_req_spike_info_pc,
        reg_req_spike_info_inst}),	// ventus/src/pipeline/MSHR.scala:40:20, :88:17
    .W1_addr (valid_entry),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:39:24
    .W1_en   (~(|state) & ~_GEN_1 & _io_idx_entry_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/MSHR.scala:32:16, :36:21, :43:22, :45:32, :67:16, :69:32, :73:36
    .W1_clk  (clock),
    .W1_data
      ({io_from_addr_bits_tag_warp_id,
        io_from_addr_bits_tag_wfd,
        io_from_addr_bits_tag_wxd,
        io_from_addr_bits_tag_reg_idxw,
        io_from_addr_bits_tag_mask_7,
        io_from_addr_bits_tag_mask_6,
        io_from_addr_bits_tag_mask_5,
        io_from_addr_bits_tag_mask_4,
        io_from_addr_bits_tag_mask_3,
        io_from_addr_bits_tag_mask_2,
        io_from_addr_bits_tag_mask_1,
        io_from_addr_bits_tag_mask_0,
        io_from_addr_bits_tag_unsigned,
        io_from_addr_bits_tag_isvec,
        io_from_addr_bits_tag_wordOffset1H_7,
        io_from_addr_bits_tag_wordOffset1H_6,
        io_from_addr_bits_tag_wordOffset1H_5,
        io_from_addr_bits_tag_wordOffset1H_4,
        io_from_addr_bits_tag_wordOffset1H_3,
        io_from_addr_bits_tag_wordOffset1H_2,
        io_from_addr_bits_tag_wordOffset1H_1,
        io_from_addr_bits_tag_wordOffset1H_0,
        io_from_addr_bits_tag_isWrite,
        io_from_addr_bits_tag_spike_info_sm_id,
        io_from_addr_bits_tag_spike_info_pc,
        io_from_addr_bits_tag_spike_info_inst})	// ventus/src/pipeline/MSHR.scala:77:33
  );
  assign io_from_addr_ready = io_from_addr_ready_0;	// ventus/src/pipeline/MSHR.scala:22:7, :46:40
  assign io_idx_entry = ~_io_idx_entry_T | _GEN_0 ? 2'h0 : _valid_entry_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/MSHR.scala:22:7, :39:24, :43:22, :47:22
  assign io_from_dcache_ready = ~(|state);	// ventus/src/pipeline/MSHR.scala:22:7, :43:22, :45:32
  assign io_to_pipe_valid = io_to_pipe_valid_0;	// ventus/src/pipeline/MSHR.scala:22:7, :106:36
  assign io_to_pipe_bits_tag_warp_id = _tag_ext_R0_data[126:125];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_wfd = _tag_ext_R0_data[124];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_wxd = _tag_ext_R0_data[123];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_reg_idxw = _tag_ext_R0_data[122:115];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_0 = _tag_ext_R0_data[107];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_1 = _tag_ext_R0_data[108];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_2 = _tag_ext_R0_data[109];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_3 = _tag_ext_R0_data[110];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_4 = _tag_ext_R0_data[111];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_5 = _tag_ext_R0_data[112];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_6 = _tag_ext_R0_data[113];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_mask_7 = _tag_ext_R0_data[114];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_isWrite = _tag_ext_R0_data[72];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_spike_info_sm_id = _tag_ext_R0_data[71:64];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_spike_info_pc = _tag_ext_R0_data[63:32];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_tag_spike_info_inst = _tag_ext_R0_data[31:0];	// ventus/src/pipeline/MSHR.scala:22:7, :32:16, :107:45
  assign io_to_pipe_bits_data_0 =
    _tag_ext_R0_data[107]
      ? ((&(_tag_ext_R0_data[76:73]))
           ? _data_ext_R0_data[31:0]
           : _tag_ext_R0_data[76:73] == 4'hC
               ? {~(_data_ext_R0_data[31]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[31:16]}
               : _tag_ext_R0_data[76:73] == 4'h3
                   ? {~(_data_ext_R0_data[15]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                      _data_ext_R0_data[15:0]}
                   : _tag_ext_R0_data[76:73] == 4'h8
                       ? {~(_data_ext_R0_data[31]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[31:24]}
                       : _tag_ext_R0_data[76:73] == 4'h4
                           ? {~(_data_ext_R0_data[23]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[23:16]}
                           : _tag_ext_R0_data[76:73] == 4'h2
                               ? {~(_data_ext_R0_data[15]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[15:8]}
                               : _tag_ext_R0_data[76:73] == 4'h1
                                   ? {~(_data_ext_R0_data[7]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[7:0]}
                                   : _data_ext_R0_data[31:0])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
  assign io_to_pipe_bits_data_1 =
    _tag_ext_R0_data[108]
      ? ((&(_tag_ext_R0_data[80:77]))
           ? _data_ext_R0_data[63:32]
           : _tag_ext_R0_data[80:77] == 4'hC
               ? {~(_data_ext_R0_data[63]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[63:48]}
               : _tag_ext_R0_data[80:77] == 4'h3
                   ? {~(_data_ext_R0_data[47]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                      _data_ext_R0_data[47:32]}
                   : _tag_ext_R0_data[80:77] == 4'h8
                       ? {~(_data_ext_R0_data[63]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[63:56]}
                       : _tag_ext_R0_data[80:77] == 4'h4
                           ? {~(_data_ext_R0_data[55]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[55:48]}
                           : _tag_ext_R0_data[80:77] == 4'h2
                               ? {~(_data_ext_R0_data[47]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[47:40]}
                               : _tag_ext_R0_data[80:77] == 4'h1
                                   ? {~(_data_ext_R0_data[39]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[39:32]}
                                   : _data_ext_R0_data[63:32])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
  assign io_to_pipe_bits_data_2 =
    _tag_ext_R0_data[109]
      ? ((&(_tag_ext_R0_data[84:81]))
           ? _data_ext_R0_data[95:64]
           : _tag_ext_R0_data[84:81] == 4'hC
               ? {~(_data_ext_R0_data[95]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[95:80]}
               : _tag_ext_R0_data[84:81] == 4'h3
                   ? {~(_data_ext_R0_data[79]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                      _data_ext_R0_data[79:64]}
                   : _tag_ext_R0_data[84:81] == 4'h8
                       ? {~(_data_ext_R0_data[95]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[95:88]}
                       : _tag_ext_R0_data[84:81] == 4'h4
                           ? {~(_data_ext_R0_data[87]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[87:80]}
                           : _tag_ext_R0_data[84:81] == 4'h2
                               ? {~(_data_ext_R0_data[79]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[79:72]}
                               : _tag_ext_R0_data[84:81] == 4'h1
                                   ? {~(_data_ext_R0_data[71]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[71:64]}
                                   : _data_ext_R0_data[95:64])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
  assign io_to_pipe_bits_data_3 =
    _tag_ext_R0_data[110]
      ? ((&(_tag_ext_R0_data[88:85]))
           ? _data_ext_R0_data[127:96]
           : _tag_ext_R0_data[88:85] == 4'hC
               ? {~(_data_ext_R0_data[127]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[127:112]}
               : _tag_ext_R0_data[88:85] == 4'h3
                   ? {~(_data_ext_R0_data[111]) | _tag_ext_R0_data[106]
                        ? 16'h0
                        : 16'hFFFF,
                      _data_ext_R0_data[111:96]}
                   : _tag_ext_R0_data[88:85] == 4'h8
                       ? {~(_data_ext_R0_data[127]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[127:120]}
                       : _tag_ext_R0_data[88:85] == 4'h4
                           ? {~(_data_ext_R0_data[119]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[119:112]}
                           : _tag_ext_R0_data[88:85] == 4'h2
                               ? {~(_data_ext_R0_data[111]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[111:104]}
                               : _tag_ext_R0_data[88:85] == 4'h1
                                   ? {~(_data_ext_R0_data[103]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[103:96]}
                                   : _data_ext_R0_data[127:96])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
  assign io_to_pipe_bits_data_4 =
    _tag_ext_R0_data[111]
      ? ((&(_tag_ext_R0_data[92:89]))
           ? _data_ext_R0_data[159:128]
           : _tag_ext_R0_data[92:89] == 4'hC
               ? {~(_data_ext_R0_data[159]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[159:144]}
               : _tag_ext_R0_data[92:89] == 4'h3
                   ? {~(_data_ext_R0_data[143]) | _tag_ext_R0_data[106]
                        ? 16'h0
                        : 16'hFFFF,
                      _data_ext_R0_data[143:128]}
                   : _tag_ext_R0_data[92:89] == 4'h8
                       ? {~(_data_ext_R0_data[159]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[159:152]}
                       : _tag_ext_R0_data[92:89] == 4'h4
                           ? {~(_data_ext_R0_data[151]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[151:144]}
                           : _tag_ext_R0_data[92:89] == 4'h2
                               ? {~(_data_ext_R0_data[143]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[143:136]}
                               : _tag_ext_R0_data[92:89] == 4'h1
                                   ? {~(_data_ext_R0_data[135]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[135:128]}
                                   : _data_ext_R0_data[159:128])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
  assign io_to_pipe_bits_data_5 =
    _tag_ext_R0_data[112]
      ? ((&(_tag_ext_R0_data[96:93]))
           ? _data_ext_R0_data[191:160]
           : _tag_ext_R0_data[96:93] == 4'hC
               ? {~(_data_ext_R0_data[191]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[191:176]}
               : _tag_ext_R0_data[96:93] == 4'h3
                   ? {~(_data_ext_R0_data[175]) | _tag_ext_R0_data[106]
                        ? 16'h0
                        : 16'hFFFF,
                      _data_ext_R0_data[175:160]}
                   : _tag_ext_R0_data[96:93] == 4'h8
                       ? {~(_data_ext_R0_data[191]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[191:184]}
                       : _tag_ext_R0_data[96:93] == 4'h4
                           ? {~(_data_ext_R0_data[183]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[183:176]}
                           : _tag_ext_R0_data[96:93] == 4'h2
                               ? {~(_data_ext_R0_data[175]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[175:168]}
                               : _tag_ext_R0_data[96:93] == 4'h1
                                   ? {~(_data_ext_R0_data[167]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[167:160]}
                                   : _data_ext_R0_data[191:160])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
  assign io_to_pipe_bits_data_6 =
    _tag_ext_R0_data[113]
      ? ((&(_tag_ext_R0_data[100:97]))
           ? _data_ext_R0_data[223:192]
           : _tag_ext_R0_data[100:97] == 4'hC
               ? {~(_data_ext_R0_data[223]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[223:208]}
               : _tag_ext_R0_data[100:97] == 4'h3
                   ? {~(_data_ext_R0_data[207]) | _tag_ext_R0_data[106]
                        ? 16'h0
                        : 16'hFFFF,
                      _data_ext_R0_data[207:192]}
                   : _tag_ext_R0_data[100:97] == 4'h8
                       ? {~(_data_ext_R0_data[223]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[223:216]}
                       : _tag_ext_R0_data[100:97] == 4'h4
                           ? {~(_data_ext_R0_data[215]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[215:208]}
                           : _tag_ext_R0_data[100:97] == 4'h2
                               ? {~(_data_ext_R0_data[207]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[207:200]}
                               : _tag_ext_R0_data[100:97] == 4'h1
                                   ? {~(_data_ext_R0_data[199]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[199:192]}
                                   : _data_ext_R0_data[223:192])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
  assign io_to_pipe_bits_data_7 =
    _tag_ext_R0_data[114]
      ? ((&(_tag_ext_R0_data[104:101]))
           ? _data_ext_R0_data[255:224]
           : _tag_ext_R0_data[104:101] == 4'hC
               ? {~(_data_ext_R0_data[255]) | _tag_ext_R0_data[106] ? 16'h0 : 16'hFFFF,
                  _data_ext_R0_data[255:240]}
               : _tag_ext_R0_data[104:101] == 4'h3
                   ? {~(_data_ext_R0_data[239]) | _tag_ext_R0_data[106]
                        ? 16'h0
                        : 16'hFFFF,
                      _data_ext_R0_data[239:224]}
                   : _tag_ext_R0_data[104:101] == 4'h8
                       ? {~(_data_ext_R0_data[255]) | _tag_ext_R0_data[106]
                            ? 24'h0
                            : 24'hFFFFFF,
                          _data_ext_R0_data[255:248]}
                       : _tag_ext_R0_data[104:101] == 4'h4
                           ? {~(_data_ext_R0_data[247]) | _tag_ext_R0_data[106]
                                ? 24'h0
                                : 24'hFFFFFF,
                              _data_ext_R0_data[247:240]}
                           : _tag_ext_R0_data[104:101] == 4'h2
                               ? {~(_data_ext_R0_data[239]) | _tag_ext_R0_data[106]
                                    ? 24'h0
                                    : 24'hFFFFFF,
                                  _data_ext_R0_data[239:232]}
                               : _tag_ext_R0_data[104:101] == 4'h1
                                   ? {~(_data_ext_R0_data[231]) | _tag_ext_R0_data[106]
                                        ? 24'h0
                                        : 24'hFFFFFF,
                                      _data_ext_R0_data[231:224]}
                                   : _data_ext_R0_data[255:224])
      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/pipeline/LSU.scala:100:13, :101:{13,30,31,34,38,51,64,77}, :102:{13,30,31,34,38,51,64,76}, :103:{13,30,31,38,51,64,77}, :104:{13,30,31,34,38,51,64,77}, :105:{13,30,31,38,51,64,76}, :106:{13,30,31,34,37,50,63,74}, ventus/src/pipeline/MSHR.scala:22:7, :31:17, :32:16, :62:45, :97:51, :101:26
endmodule

