#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000029db4e29900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000029db4e67e00_0 .net "PC", 31 0, v0000029db4e631d0_0;  1 drivers
v0000029db4e68a80_0 .var "clk", 0 0;
v0000029db4e68ee0_0 .net "clkout", 0 0, L_0000029db4e69f20;  1 drivers
v0000029db4e69160_0 .net "cycles_consumed", 31 0, v0000029db4e67b80_0;  1 drivers
v0000029db4e693e0_0 .var "rst", 0 0;
S_0000029db4e29c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000029db4e29900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000029db4e40260 .param/l "RType" 0 4 2, C4<000000>;
P_0000029db4e40298 .param/l "add" 0 4 5, C4<100000>;
P_0000029db4e402d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000029db4e40308 .param/l "addu" 0 4 5, C4<100001>;
P_0000029db4e40340 .param/l "and_" 0 4 5, C4<100100>;
P_0000029db4e40378 .param/l "andi" 0 4 8, C4<001100>;
P_0000029db4e403b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029db4e403e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000029db4e40420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029db4e40458 .param/l "j" 0 4 12, C4<000010>;
P_0000029db4e40490 .param/l "jal" 0 4 12, C4<000011>;
P_0000029db4e404c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029db4e40500 .param/l "lw" 0 4 8, C4<100011>;
P_0000029db4e40538 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029db4e40570 .param/l "or_" 0 4 5, C4<100101>;
P_0000029db4e405a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029db4e405e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029db4e40618 .param/l "sll" 0 4 6, C4<000000>;
P_0000029db4e40650 .param/l "slt" 0 4 5, C4<101010>;
P_0000029db4e40688 .param/l "slti" 0 4 8, C4<101010>;
P_0000029db4e406c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029db4e406f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029db4e40730 .param/l "subu" 0 4 5, C4<100011>;
P_0000029db4e40768 .param/l "sw" 0 4 8, C4<101011>;
P_0000029db4e407a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029db4e407d8 .param/l "xori" 0 4 8, C4<001110>;
L_0000029db4e6a150 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6a770 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6abd0 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6a070 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6aa80 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6a690 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6a230 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6a460 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e69f20 .functor OR 1, v0000029db4e68a80_0, v0000029db4e36610_0, C4<0>, C4<0>;
L_0000029db4e6a2a0 .functor OR 1, L_0000029db4f0adb0, L_0000029db4f0b850, C4<0>, C4<0>;
L_0000029db4e6a310 .functor AND 1, L_0000029db4f0b490, L_0000029db4f0b8f0, C4<1>, C4<1>;
L_0000029db4e6a4d0 .functor NOT 1, v0000029db4e693e0_0, C4<0>, C4<0>, C4<0>;
L_0000029db4e6a7e0 .functor OR 1, L_0000029db4f09ff0, L_0000029db4f09f50, C4<0>, C4<0>;
L_0000029db4e6a3f0 .functor OR 1, L_0000029db4e6a7e0, L_0000029db4f0b670, C4<0>, C4<0>;
L_0000029db4e6a000 .functor OR 1, L_0000029db4f1d0f0, L_0000029db4f1cd30, C4<0>, C4<0>;
L_0000029db4e69d60 .functor AND 1, L_0000029db4f0a770, L_0000029db4e6a000, C4<1>, C4<1>;
L_0000029db4e6a0e0 .functor OR 1, L_0000029db4f1c830, L_0000029db4f1d230, C4<0>, C4<0>;
L_0000029db4e6a380 .functor AND 1, L_0000029db4f1d370, L_0000029db4e6a0e0, C4<1>, C4<1>;
L_0000029db4e6a540 .functor NOT 1, L_0000029db4e69f20, C4<0>, C4<0>, C4<0>;
v0000029db4e63270_0 .net "ALUOp", 3 0, v0000029db4e35350_0;  1 drivers
v0000029db4e63310_0 .net "ALUResult", 31 0, v0000029db4e61790_0;  1 drivers
v0000029db4e63ac0_0 .net "ALUSrc", 0 0, v0000029db4e355d0_0;  1 drivers
v0000029db4e65280_0 .net "ALUin2", 31 0, L_0000029db4f1d050;  1 drivers
v0000029db4e65000_0 .net "MemReadEn", 0 0, v0000029db4e35670_0;  1 drivers
v0000029db4e63b60_0 .net "MemWriteEn", 0 0, v0000029db4e34f90_0;  1 drivers
v0000029db4e63fc0_0 .net "MemtoReg", 0 0, v0000029db4e36390_0;  1 drivers
v0000029db4e647e0_0 .net "PC", 31 0, v0000029db4e631d0_0;  alias, 1 drivers
v0000029db4e651e0_0 .net "PCPlus1", 31 0, L_0000029db4f0ad10;  1 drivers
v0000029db4e64f60_0 .net "PCsrc", 0 0, v0000029db4e62c30_0;  1 drivers
v0000029db4e64880_0 .net "RegDst", 0 0, v0000029db4e36930_0;  1 drivers
v0000029db4e637a0_0 .net "RegWriteEn", 0 0, v0000029db4e36430_0;  1 drivers
v0000029db4e64a60_0 .net "WriteRegister", 4 0, L_0000029db4f0a810;  1 drivers
v0000029db4e63c00_0 .net *"_ivl_0", 0 0, L_0000029db4e6a150;  1 drivers
L_0000029db4ec1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029db4e65320_0 .net/2u *"_ivl_10", 4 0, L_0000029db4ec1e00;  1 drivers
L_0000029db4ec21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e64100_0 .net *"_ivl_101", 15 0, L_0000029db4ec21f0;  1 drivers
v0000029db4e64b00_0 .net *"_ivl_102", 31 0, L_0000029db4f0ba30;  1 drivers
L_0000029db4ec2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e64e20_0 .net *"_ivl_105", 25 0, L_0000029db4ec2238;  1 drivers
L_0000029db4ec2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e64ba0_0 .net/2u *"_ivl_106", 31 0, L_0000029db4ec2280;  1 drivers
v0000029db4e63a20_0 .net *"_ivl_108", 0 0, L_0000029db4f0b490;  1 drivers
L_0000029db4ec22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000029db4e63f20_0 .net/2u *"_ivl_110", 5 0, L_0000029db4ec22c8;  1 drivers
v0000029db4e63840_0 .net *"_ivl_112", 0 0, L_0000029db4f0b8f0;  1 drivers
v0000029db4e63520_0 .net *"_ivl_115", 0 0, L_0000029db4e6a310;  1 drivers
v0000029db4e65140_0 .net *"_ivl_116", 47 0, L_0000029db4f0aef0;  1 drivers
L_0000029db4ec2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e64920_0 .net *"_ivl_119", 15 0, L_0000029db4ec2310;  1 drivers
L_0000029db4ec1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029db4e650a0_0 .net/2u *"_ivl_12", 5 0, L_0000029db4ec1e48;  1 drivers
v0000029db4e646a0_0 .net *"_ivl_120", 47 0, L_0000029db4f0b530;  1 drivers
L_0000029db4ec2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e653c0_0 .net *"_ivl_123", 15 0, L_0000029db4ec2358;  1 drivers
v0000029db4e638e0_0 .net *"_ivl_125", 0 0, L_0000029db4f0a950;  1 drivers
v0000029db4e64380_0 .net *"_ivl_126", 31 0, L_0000029db4f09eb0;  1 drivers
v0000029db4e64c40_0 .net *"_ivl_128", 47 0, L_0000029db4f0af90;  1 drivers
v0000029db4e63980_0 .net *"_ivl_130", 47 0, L_0000029db4f0b030;  1 drivers
v0000029db4e649c0_0 .net *"_ivl_132", 47 0, L_0000029db4f0a9f0;  1 drivers
v0000029db4e64060_0 .net *"_ivl_134", 47 0, L_0000029db4f0b5d0;  1 drivers
v0000029db4e641a0_0 .net *"_ivl_14", 0 0, L_0000029db4e688a0;  1 drivers
v0000029db4e642e0_0 .net *"_ivl_140", 0 0, L_0000029db4e6a4d0;  1 drivers
L_0000029db4ec23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e63ca0_0 .net/2u *"_ivl_142", 31 0, L_0000029db4ec23e8;  1 drivers
L_0000029db4ec24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000029db4e64ec0_0 .net/2u *"_ivl_146", 5 0, L_0000029db4ec24c0;  1 drivers
v0000029db4e64ce0_0 .net *"_ivl_148", 0 0, L_0000029db4f09ff0;  1 drivers
L_0000029db4ec2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000029db4e64420_0 .net/2u *"_ivl_150", 5 0, L_0000029db4ec2508;  1 drivers
v0000029db4e64240_0 .net *"_ivl_152", 0 0, L_0000029db4f09f50;  1 drivers
v0000029db4e635c0_0 .net *"_ivl_155", 0 0, L_0000029db4e6a7e0;  1 drivers
L_0000029db4ec2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000029db4e63660_0 .net/2u *"_ivl_156", 5 0, L_0000029db4ec2550;  1 drivers
v0000029db4e64d80_0 .net *"_ivl_158", 0 0, L_0000029db4f0b670;  1 drivers
L_0000029db4ec1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000029db4e63700_0 .net/2u *"_ivl_16", 4 0, L_0000029db4ec1e90;  1 drivers
v0000029db4e644c0_0 .net *"_ivl_161", 0 0, L_0000029db4e6a3f0;  1 drivers
L_0000029db4ec2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e64560_0 .net/2u *"_ivl_162", 15 0, L_0000029db4ec2598;  1 drivers
v0000029db4e63d40_0 .net *"_ivl_164", 31 0, L_0000029db4f0a3b0;  1 drivers
v0000029db4e63de0_0 .net *"_ivl_167", 0 0, L_0000029db4f0a450;  1 drivers
v0000029db4e63e80_0 .net *"_ivl_168", 15 0, L_0000029db4f0a4f0;  1 drivers
v0000029db4e64600_0 .net *"_ivl_170", 31 0, L_0000029db4f0b710;  1 drivers
v0000029db4e64740_0 .net *"_ivl_174", 31 0, L_0000029db4f0bcb0;  1 drivers
L_0000029db4ec25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e66750_0 .net *"_ivl_177", 25 0, L_0000029db4ec25e0;  1 drivers
L_0000029db4ec2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e67010_0 .net/2u *"_ivl_178", 31 0, L_0000029db4ec2628;  1 drivers
v0000029db4e65fd0_0 .net *"_ivl_180", 0 0, L_0000029db4f0a770;  1 drivers
L_0000029db4ec2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e65cb0_0 .net/2u *"_ivl_182", 5 0, L_0000029db4ec2670;  1 drivers
v0000029db4e67290_0 .net *"_ivl_184", 0 0, L_0000029db4f1d0f0;  1 drivers
L_0000029db4ec26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029db4e66250_0 .net/2u *"_ivl_186", 5 0, L_0000029db4ec26b8;  1 drivers
v0000029db4e662f0_0 .net *"_ivl_188", 0 0, L_0000029db4f1cd30;  1 drivers
v0000029db4e66bb0_0 .net *"_ivl_19", 4 0, L_0000029db4e681c0;  1 drivers
v0000029db4e66430_0 .net *"_ivl_191", 0 0, L_0000029db4e6a000;  1 drivers
v0000029db4e67330_0 .net *"_ivl_193", 0 0, L_0000029db4e69d60;  1 drivers
L_0000029db4ec2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029db4e65530_0 .net/2u *"_ivl_194", 5 0, L_0000029db4ec2700;  1 drivers
v0000029db4e65c10_0 .net *"_ivl_196", 0 0, L_0000029db4f1c970;  1 drivers
L_0000029db4ec2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029db4e66c50_0 .net/2u *"_ivl_198", 31 0, L_0000029db4ec2748;  1 drivers
L_0000029db4ec1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e66f70_0 .net/2u *"_ivl_2", 5 0, L_0000029db4ec1db8;  1 drivers
v0000029db4e664d0_0 .net *"_ivl_20", 4 0, L_0000029db4e68800;  1 drivers
v0000029db4e65b70_0 .net *"_ivl_200", 31 0, L_0000029db4f1c6f0;  1 drivers
v0000029db4e673d0_0 .net *"_ivl_204", 31 0, L_0000029db4f1d190;  1 drivers
L_0000029db4ec2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e65670_0 .net *"_ivl_207", 25 0, L_0000029db4ec2790;  1 drivers
L_0000029db4ec27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e66cf0_0 .net/2u *"_ivl_208", 31 0, L_0000029db4ec27d8;  1 drivers
v0000029db4e66890_0 .net *"_ivl_210", 0 0, L_0000029db4f1d370;  1 drivers
L_0000029db4ec2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e66d90_0 .net/2u *"_ivl_212", 5 0, L_0000029db4ec2820;  1 drivers
v0000029db4e65e90_0 .net *"_ivl_214", 0 0, L_0000029db4f1c830;  1 drivers
L_0000029db4ec2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029db4e670b0_0 .net/2u *"_ivl_216", 5 0, L_0000029db4ec2868;  1 drivers
v0000029db4e66930_0 .net *"_ivl_218", 0 0, L_0000029db4f1d230;  1 drivers
v0000029db4e66610_0 .net *"_ivl_221", 0 0, L_0000029db4e6a0e0;  1 drivers
v0000029db4e671f0_0 .net *"_ivl_223", 0 0, L_0000029db4e6a380;  1 drivers
L_0000029db4ec28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029db4e65d50_0 .net/2u *"_ivl_224", 5 0, L_0000029db4ec28b0;  1 drivers
v0000029db4e655d0_0 .net *"_ivl_226", 0 0, L_0000029db4f1daf0;  1 drivers
v0000029db4e669d0_0 .net *"_ivl_228", 31 0, L_0000029db4f1c510;  1 drivers
v0000029db4e666b0_0 .net *"_ivl_24", 0 0, L_0000029db4e6abd0;  1 drivers
L_0000029db4ec1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029db4e66070_0 .net/2u *"_ivl_26", 4 0, L_0000029db4ec1ed8;  1 drivers
v0000029db4e667f0_0 .net *"_ivl_29", 4 0, L_0000029db4e683a0;  1 drivers
v0000029db4e66a70_0 .net *"_ivl_32", 0 0, L_0000029db4e6a070;  1 drivers
L_0000029db4ec1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000029db4e66e30_0 .net/2u *"_ivl_34", 4 0, L_0000029db4ec1f20;  1 drivers
v0000029db4e66b10_0 .net *"_ivl_37", 4 0, L_0000029db4f0aa90;  1 drivers
v0000029db4e65710_0 .net *"_ivl_40", 0 0, L_0000029db4e6aa80;  1 drivers
L_0000029db4ec1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e65ad0_0 .net/2u *"_ivl_42", 15 0, L_0000029db4ec1f68;  1 drivers
v0000029db4e66ed0_0 .net *"_ivl_45", 15 0, L_0000029db4f0ab30;  1 drivers
v0000029db4e67150_0 .net *"_ivl_48", 0 0, L_0000029db4e6a690;  1 drivers
v0000029db4e661b0_0 .net *"_ivl_5", 5 0, L_0000029db4e67ea0;  1 drivers
L_0000029db4ec1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e65df0_0 .net/2u *"_ivl_50", 36 0, L_0000029db4ec1fb0;  1 drivers
L_0000029db4ec1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e657b0_0 .net/2u *"_ivl_52", 31 0, L_0000029db4ec1ff8;  1 drivers
v0000029db4e66110_0 .net *"_ivl_55", 4 0, L_0000029db4f0bad0;  1 drivers
v0000029db4e66390_0 .net *"_ivl_56", 36 0, L_0000029db4f0a8b0;  1 drivers
v0000029db4e65850_0 .net *"_ivl_58", 36 0, L_0000029db4f0b0d0;  1 drivers
v0000029db4e66570_0 .net *"_ivl_62", 0 0, L_0000029db4e6a230;  1 drivers
L_0000029db4ec2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e658f0_0 .net/2u *"_ivl_64", 5 0, L_0000029db4ec2040;  1 drivers
v0000029db4e65f30_0 .net *"_ivl_67", 5 0, L_0000029db4f09e10;  1 drivers
v0000029db4e65990_0 .net *"_ivl_70", 0 0, L_0000029db4e6a460;  1 drivers
L_0000029db4ec2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e65a30_0 .net/2u *"_ivl_72", 57 0, L_0000029db4ec2088;  1 drivers
L_0000029db4ec20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e67fe0_0 .net/2u *"_ivl_74", 31 0, L_0000029db4ec20d0;  1 drivers
v0000029db4e68440_0 .net *"_ivl_77", 25 0, L_0000029db4f0a590;  1 drivers
v0000029db4e689e0_0 .net *"_ivl_78", 57 0, L_0000029db4f0ac70;  1 drivers
v0000029db4e69200_0 .net *"_ivl_8", 0 0, L_0000029db4e6a770;  1 drivers
v0000029db4e67c20_0 .net *"_ivl_80", 57 0, L_0000029db4f0a270;  1 drivers
L_0000029db4ec2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000029db4e68260_0 .net/2u *"_ivl_84", 31 0, L_0000029db4ec2118;  1 drivers
L_0000029db4ec2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000029db4e68080_0 .net/2u *"_ivl_88", 5 0, L_0000029db4ec2160;  1 drivers
v0000029db4e67680_0 .net *"_ivl_90", 0 0, L_0000029db4f0adb0;  1 drivers
L_0000029db4ec21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000029db4e686c0_0 .net/2u *"_ivl_92", 5 0, L_0000029db4ec21a8;  1 drivers
v0000029db4e68f80_0 .net *"_ivl_94", 0 0, L_0000029db4f0b850;  1 drivers
v0000029db4e690c0_0 .net *"_ivl_97", 0 0, L_0000029db4e6a2a0;  1 drivers
v0000029db4e68d00_0 .net *"_ivl_98", 47 0, L_0000029db4f0ae50;  1 drivers
v0000029db4e67f40_0 .net "adderResult", 31 0, L_0000029db4f0a630;  1 drivers
v0000029db4e675e0_0 .net "address", 31 0, L_0000029db4f0abd0;  1 drivers
v0000029db4e68da0_0 .net "clk", 0 0, L_0000029db4e69f20;  alias, 1 drivers
v0000029db4e67b80_0 .var "cycles_consumed", 31 0;
v0000029db4e68b20_0 .net "extImm", 31 0, L_0000029db4f0a6d0;  1 drivers
v0000029db4e67720_0 .net "funct", 5 0, L_0000029db4f0a1d0;  1 drivers
v0000029db4e677c0_0 .net "hlt", 0 0, v0000029db4e36610_0;  1 drivers
v0000029db4e692a0_0 .net "imm", 15 0, L_0000029db4f0b3f0;  1 drivers
v0000029db4e68bc0_0 .net "immediate", 31 0, L_0000029db4f1c0b0;  1 drivers
v0000029db4e69340_0 .net "input_clk", 0 0, v0000029db4e68a80_0;  1 drivers
v0000029db4e68c60_0 .net "instruction", 31 0, L_0000029db4f0b990;  1 drivers
v0000029db4e68940_0 .net "memoryReadData", 31 0, v0000029db4e629b0_0;  1 drivers
v0000029db4e67d60_0 .net "nextPC", 31 0, L_0000029db4f0b210;  1 drivers
v0000029db4e67860_0 .net "opcode", 5 0, L_0000029db4e68120;  1 drivers
v0000029db4e67900_0 .net "rd", 4 0, L_0000029db4e67540;  1 drivers
v0000029db4e679a0_0 .net "readData1", 31 0, L_0000029db4e6a700;  1 drivers
v0000029db4e67a40_0 .net "readData1_w", 31 0, L_0000029db4f1cdd0;  1 drivers
v0000029db4e68e40_0 .net "readData2", 31 0, L_0000029db4e6ac40;  1 drivers
v0000029db4e684e0_0 .net "rs", 4 0, L_0000029db4e68620;  1 drivers
v0000029db4e68580_0 .net "rst", 0 0, v0000029db4e693e0_0;  1 drivers
v0000029db4e69020_0 .net "rt", 4 0, L_0000029db4f0a310;  1 drivers
v0000029db4e68300_0 .net "shamt", 31 0, L_0000029db4f0b170;  1 drivers
v0000029db4e67ae0_0 .net "wire_instruction", 31 0, L_0000029db4e69dd0;  1 drivers
v0000029db4e68760_0 .net "writeData", 31 0, L_0000029db4f1bed0;  1 drivers
v0000029db4e67cc0_0 .net "zero", 0 0, L_0000029db4f1d9b0;  1 drivers
L_0000029db4e67ea0 .part L_0000029db4f0b990, 26, 6;
L_0000029db4e68120 .functor MUXZ 6, L_0000029db4e67ea0, L_0000029db4ec1db8, L_0000029db4e6a150, C4<>;
L_0000029db4e688a0 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec1e48;
L_0000029db4e681c0 .part L_0000029db4f0b990, 11, 5;
L_0000029db4e68800 .functor MUXZ 5, L_0000029db4e681c0, L_0000029db4ec1e90, L_0000029db4e688a0, C4<>;
L_0000029db4e67540 .functor MUXZ 5, L_0000029db4e68800, L_0000029db4ec1e00, L_0000029db4e6a770, C4<>;
L_0000029db4e683a0 .part L_0000029db4f0b990, 21, 5;
L_0000029db4e68620 .functor MUXZ 5, L_0000029db4e683a0, L_0000029db4ec1ed8, L_0000029db4e6abd0, C4<>;
L_0000029db4f0aa90 .part L_0000029db4f0b990, 16, 5;
L_0000029db4f0a310 .functor MUXZ 5, L_0000029db4f0aa90, L_0000029db4ec1f20, L_0000029db4e6a070, C4<>;
L_0000029db4f0ab30 .part L_0000029db4f0b990, 0, 16;
L_0000029db4f0b3f0 .functor MUXZ 16, L_0000029db4f0ab30, L_0000029db4ec1f68, L_0000029db4e6aa80, C4<>;
L_0000029db4f0bad0 .part L_0000029db4f0b990, 6, 5;
L_0000029db4f0a8b0 .concat [ 5 32 0 0], L_0000029db4f0bad0, L_0000029db4ec1ff8;
L_0000029db4f0b0d0 .functor MUXZ 37, L_0000029db4f0a8b0, L_0000029db4ec1fb0, L_0000029db4e6a690, C4<>;
L_0000029db4f0b170 .part L_0000029db4f0b0d0, 0, 32;
L_0000029db4f09e10 .part L_0000029db4f0b990, 0, 6;
L_0000029db4f0a1d0 .functor MUXZ 6, L_0000029db4f09e10, L_0000029db4ec2040, L_0000029db4e6a230, C4<>;
L_0000029db4f0a590 .part L_0000029db4f0b990, 0, 26;
L_0000029db4f0ac70 .concat [ 26 32 0 0], L_0000029db4f0a590, L_0000029db4ec20d0;
L_0000029db4f0a270 .functor MUXZ 58, L_0000029db4f0ac70, L_0000029db4ec2088, L_0000029db4e6a460, C4<>;
L_0000029db4f0abd0 .part L_0000029db4f0a270, 0, 32;
L_0000029db4f0ad10 .arith/sum 32, v0000029db4e631d0_0, L_0000029db4ec2118;
L_0000029db4f0adb0 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec2160;
L_0000029db4f0b850 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec21a8;
L_0000029db4f0ae50 .concat [ 32 16 0 0], L_0000029db4f0abd0, L_0000029db4ec21f0;
L_0000029db4f0ba30 .concat [ 6 26 0 0], L_0000029db4e68120, L_0000029db4ec2238;
L_0000029db4f0b490 .cmp/eq 32, L_0000029db4f0ba30, L_0000029db4ec2280;
L_0000029db4f0b8f0 .cmp/eq 6, L_0000029db4f0a1d0, L_0000029db4ec22c8;
L_0000029db4f0aef0 .concat [ 32 16 0 0], L_0000029db4e6a700, L_0000029db4ec2310;
L_0000029db4f0b530 .concat [ 32 16 0 0], v0000029db4e631d0_0, L_0000029db4ec2358;
L_0000029db4f0a950 .part L_0000029db4f0b3f0, 15, 1;
LS_0000029db4f09eb0_0_0 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_0_4 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_0_8 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_0_12 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_0_16 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_0_20 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_0_24 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_0_28 .concat [ 1 1 1 1], L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950, L_0000029db4f0a950;
LS_0000029db4f09eb0_1_0 .concat [ 4 4 4 4], LS_0000029db4f09eb0_0_0, LS_0000029db4f09eb0_0_4, LS_0000029db4f09eb0_0_8, LS_0000029db4f09eb0_0_12;
LS_0000029db4f09eb0_1_4 .concat [ 4 4 4 4], LS_0000029db4f09eb0_0_16, LS_0000029db4f09eb0_0_20, LS_0000029db4f09eb0_0_24, LS_0000029db4f09eb0_0_28;
L_0000029db4f09eb0 .concat [ 16 16 0 0], LS_0000029db4f09eb0_1_0, LS_0000029db4f09eb0_1_4;
L_0000029db4f0af90 .concat [ 16 32 0 0], L_0000029db4f0b3f0, L_0000029db4f09eb0;
L_0000029db4f0b030 .arith/sum 48, L_0000029db4f0b530, L_0000029db4f0af90;
L_0000029db4f0a9f0 .functor MUXZ 48, L_0000029db4f0b030, L_0000029db4f0aef0, L_0000029db4e6a310, C4<>;
L_0000029db4f0b5d0 .functor MUXZ 48, L_0000029db4f0a9f0, L_0000029db4f0ae50, L_0000029db4e6a2a0, C4<>;
L_0000029db4f0a630 .part L_0000029db4f0b5d0, 0, 32;
L_0000029db4f0b210 .functor MUXZ 32, L_0000029db4f0ad10, L_0000029db4f0a630, v0000029db4e62c30_0, C4<>;
L_0000029db4f0b990 .functor MUXZ 32, L_0000029db4e69dd0, L_0000029db4ec23e8, L_0000029db4e6a4d0, C4<>;
L_0000029db4f09ff0 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec24c0;
L_0000029db4f09f50 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec2508;
L_0000029db4f0b670 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec2550;
L_0000029db4f0a3b0 .concat [ 16 16 0 0], L_0000029db4f0b3f0, L_0000029db4ec2598;
L_0000029db4f0a450 .part L_0000029db4f0b3f0, 15, 1;
LS_0000029db4f0a4f0_0_0 .concat [ 1 1 1 1], L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450;
LS_0000029db4f0a4f0_0_4 .concat [ 1 1 1 1], L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450;
LS_0000029db4f0a4f0_0_8 .concat [ 1 1 1 1], L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450;
LS_0000029db4f0a4f0_0_12 .concat [ 1 1 1 1], L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450, L_0000029db4f0a450;
L_0000029db4f0a4f0 .concat [ 4 4 4 4], LS_0000029db4f0a4f0_0_0, LS_0000029db4f0a4f0_0_4, LS_0000029db4f0a4f0_0_8, LS_0000029db4f0a4f0_0_12;
L_0000029db4f0b710 .concat [ 16 16 0 0], L_0000029db4f0b3f0, L_0000029db4f0a4f0;
L_0000029db4f0a6d0 .functor MUXZ 32, L_0000029db4f0b710, L_0000029db4f0a3b0, L_0000029db4e6a3f0, C4<>;
L_0000029db4f0bcb0 .concat [ 6 26 0 0], L_0000029db4e68120, L_0000029db4ec25e0;
L_0000029db4f0a770 .cmp/eq 32, L_0000029db4f0bcb0, L_0000029db4ec2628;
L_0000029db4f1d0f0 .cmp/eq 6, L_0000029db4f0a1d0, L_0000029db4ec2670;
L_0000029db4f1cd30 .cmp/eq 6, L_0000029db4f0a1d0, L_0000029db4ec26b8;
L_0000029db4f1c970 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec2700;
L_0000029db4f1c6f0 .functor MUXZ 32, L_0000029db4f0a6d0, L_0000029db4ec2748, L_0000029db4f1c970, C4<>;
L_0000029db4f1c0b0 .functor MUXZ 32, L_0000029db4f1c6f0, L_0000029db4f0b170, L_0000029db4e69d60, C4<>;
L_0000029db4f1d190 .concat [ 6 26 0 0], L_0000029db4e68120, L_0000029db4ec2790;
L_0000029db4f1d370 .cmp/eq 32, L_0000029db4f1d190, L_0000029db4ec27d8;
L_0000029db4f1c830 .cmp/eq 6, L_0000029db4f0a1d0, L_0000029db4ec2820;
L_0000029db4f1d230 .cmp/eq 6, L_0000029db4f0a1d0, L_0000029db4ec2868;
L_0000029db4f1daf0 .cmp/eq 6, L_0000029db4e68120, L_0000029db4ec28b0;
L_0000029db4f1c510 .functor MUXZ 32, L_0000029db4e6a700, v0000029db4e631d0_0, L_0000029db4f1daf0, C4<>;
L_0000029db4f1cdd0 .functor MUXZ 32, L_0000029db4f1c510, L_0000029db4e6ac40, L_0000029db4e6a380, C4<>;
S_0000029db4e29db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029db4e26dc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029db4e69e40 .functor NOT 1, v0000029db4e355d0_0, C4<0>, C4<0>, C4<0>;
v0000029db4e362f0_0 .net *"_ivl_0", 0 0, L_0000029db4e69e40;  1 drivers
v0000029db4e350d0_0 .net "in1", 31 0, L_0000029db4e6ac40;  alias, 1 drivers
v0000029db4e36070_0 .net "in2", 31 0, L_0000029db4f1c0b0;  alias, 1 drivers
v0000029db4e36570_0 .net "out", 31 0, L_0000029db4f1d050;  alias, 1 drivers
v0000029db4e35170_0 .net "s", 0 0, v0000029db4e355d0_0;  alias, 1 drivers
L_0000029db4f1d050 .functor MUXZ 32, L_0000029db4f1c0b0, L_0000029db4e6ac40, L_0000029db4e69e40, C4<>;
S_0000029db4dd34a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000029db4ec0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000029db4ec00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000029db4ec0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000029db4ec0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000029db4ec0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000029db4ec01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000029db4ec01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029db4ec0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000029db4ec0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029db4ec0288 .param/l "j" 0 4 12, C4<000010>;
P_0000029db4ec02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000029db4ec02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029db4ec0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000029db4ec0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029db4ec03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000029db4ec03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029db4ec0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029db4ec0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000029db4ec0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000029db4ec04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000029db4ec04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029db4ec0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000029db4ec0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000029db4ec0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000029db4ec05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029db4ec0608 .param/l "xori" 0 4 8, C4<001110>;
v0000029db4e35350_0 .var "ALUOp", 3 0;
v0000029db4e355d0_0 .var "ALUSrc", 0 0;
v0000029db4e35670_0 .var "MemReadEn", 0 0;
v0000029db4e34f90_0 .var "MemWriteEn", 0 0;
v0000029db4e36390_0 .var "MemtoReg", 0 0;
v0000029db4e36930_0 .var "RegDst", 0 0;
v0000029db4e36430_0 .var "RegWriteEn", 0 0;
v0000029db4e364d0_0 .net "funct", 5 0, L_0000029db4f0a1d0;  alias, 1 drivers
v0000029db4e36610_0 .var "hlt", 0 0;
v0000029db4e35cb0_0 .net "opcode", 5 0, L_0000029db4e68120;  alias, 1 drivers
v0000029db4e366b0_0 .net "rst", 0 0, v0000029db4e693e0_0;  alias, 1 drivers
E_0000029db4e270c0 .event anyedge, v0000029db4e366b0_0, v0000029db4e35cb0_0, v0000029db4e364d0_0;
S_0000029db4dd3630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000029db4e264c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000029db4e69dd0 .functor BUFZ 32, L_0000029db4f0a090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029db4e35210_0 .net "Data_Out", 31 0, L_0000029db4e69dd0;  alias, 1 drivers
v0000029db4e352b0 .array "InstMem", 0 1023, 31 0;
v0000029db4e367f0_0 .net *"_ivl_0", 31 0, L_0000029db4f0a090;  1 drivers
v0000029db4e36890_0 .net *"_ivl_3", 9 0, L_0000029db4f0b2b0;  1 drivers
v0000029db4e353f0_0 .net *"_ivl_4", 11 0, L_0000029db4f0bb70;  1 drivers
L_0000029db4ec23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029db4e369d0_0 .net *"_ivl_7", 1 0, L_0000029db4ec23a0;  1 drivers
v0000029db4e36a70_0 .net "addr", 31 0, v0000029db4e631d0_0;  alias, 1 drivers
v0000029db4e36c50_0 .var/i "i", 31 0;
L_0000029db4f0a090 .array/port v0000029db4e352b0, L_0000029db4f0bb70;
L_0000029db4f0b2b0 .part v0000029db4e631d0_0, 0, 10;
L_0000029db4f0bb70 .concat [ 10 2 0 0], L_0000029db4f0b2b0, L_0000029db4ec23a0;
S_0000029db4e869c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000029db4e6a700 .functor BUFZ 32, L_0000029db4f0bc10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029db4e6ac40 .functor BUFZ 32, L_0000029db4f0a130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029db4e35990_0 .net *"_ivl_0", 31 0, L_0000029db4f0bc10;  1 drivers
v0000029db4e145d0_0 .net *"_ivl_10", 6 0, L_0000029db4f0b350;  1 drivers
L_0000029db4ec2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029db4e14710_0 .net *"_ivl_13", 1 0, L_0000029db4ec2478;  1 drivers
v0000029db4e61f10_0 .net *"_ivl_2", 6 0, L_0000029db4f0b7b0;  1 drivers
L_0000029db4ec2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029db4e61510_0 .net *"_ivl_5", 1 0, L_0000029db4ec2430;  1 drivers
v0000029db4e61fb0_0 .net *"_ivl_8", 31 0, L_0000029db4f0a130;  1 drivers
v0000029db4e624b0_0 .net "clk", 0 0, L_0000029db4e69f20;  alias, 1 drivers
v0000029db4e61c90_0 .var/i "i", 31 0;
v0000029db4e62370_0 .net "readData1", 31 0, L_0000029db4e6a700;  alias, 1 drivers
v0000029db4e62cd0_0 .net "readData2", 31 0, L_0000029db4e6ac40;  alias, 1 drivers
v0000029db4e62af0_0 .net "readRegister1", 4 0, L_0000029db4e68620;  alias, 1 drivers
v0000029db4e61d30_0 .net "readRegister2", 4 0, L_0000029db4f0a310;  alias, 1 drivers
v0000029db4e62050 .array "registers", 31 0, 31 0;
v0000029db4e61dd0_0 .net "rst", 0 0, v0000029db4e693e0_0;  alias, 1 drivers
v0000029db4e620f0_0 .net "we", 0 0, v0000029db4e36430_0;  alias, 1 drivers
v0000029db4e62550_0 .net "writeData", 31 0, L_0000029db4f1bed0;  alias, 1 drivers
v0000029db4e62190_0 .net "writeRegister", 4 0, L_0000029db4f0a810;  alias, 1 drivers
E_0000029db4e27140/0 .event negedge, v0000029db4e366b0_0;
E_0000029db4e27140/1 .event posedge, v0000029db4e624b0_0;
E_0000029db4e27140 .event/or E_0000029db4e27140/0, E_0000029db4e27140/1;
L_0000029db4f0bc10 .array/port v0000029db4e62050, L_0000029db4f0b7b0;
L_0000029db4f0b7b0 .concat [ 5 2 0 0], L_0000029db4e68620, L_0000029db4ec2430;
L_0000029db4f0a130 .array/port v0000029db4e62050, L_0000029db4f0b350;
L_0000029db4f0b350 .concat [ 5 2 0 0], L_0000029db4f0a310, L_0000029db4ec2478;
S_0000029db4e86b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000029db4e869c0;
 .timescale 0 0;
v0000029db4e358f0_0 .var/i "i", 31 0;
S_0000029db4dd1b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000029db4e268c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000029db4e6a1c0 .functor NOT 1, v0000029db4e36930_0, C4<0>, C4<0>, C4<0>;
v0000029db4e61bf0_0 .net *"_ivl_0", 0 0, L_0000029db4e6a1c0;  1 drivers
v0000029db4e62ff0_0 .net "in1", 4 0, L_0000029db4f0a310;  alias, 1 drivers
v0000029db4e61e70_0 .net "in2", 4 0, L_0000029db4e67540;  alias, 1 drivers
v0000029db4e62230_0 .net "out", 4 0, L_0000029db4f0a810;  alias, 1 drivers
v0000029db4e615b0_0 .net "s", 0 0, v0000029db4e36930_0;  alias, 1 drivers
L_0000029db4f0a810 .functor MUXZ 5, L_0000029db4e67540, L_0000029db4f0a310, L_0000029db4e6a1c0, C4<>;
S_0000029db4dd1ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000029db4e273c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000029db4e69eb0 .functor NOT 1, v0000029db4e36390_0, C4<0>, C4<0>, C4<0>;
v0000029db4e62d70_0 .net *"_ivl_0", 0 0, L_0000029db4e69eb0;  1 drivers
v0000029db4e61ab0_0 .net "in1", 31 0, v0000029db4e61790_0;  alias, 1 drivers
v0000029db4e62870_0 .net "in2", 31 0, v0000029db4e629b0_0;  alias, 1 drivers
v0000029db4e61650_0 .net "out", 31 0, L_0000029db4f1bed0;  alias, 1 drivers
v0000029db4e633b0_0 .net "s", 0 0, v0000029db4e36390_0;  alias, 1 drivers
L_0000029db4f1bed0 .functor MUXZ 32, v0000029db4e629b0_0, v0000029db4e61790_0, L_0000029db4e69eb0, C4<>;
S_0000029db4dba8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000029db4dbaa60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000029db4dbaa98 .param/l "AND" 0 9 12, C4<0010>;
P_0000029db4dbaad0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000029db4dbab08 .param/l "OR" 0 9 12, C4<0011>;
P_0000029db4dbab40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000029db4dbab78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000029db4dbabb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000029db4dbabe8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000029db4dbac20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000029db4dbac58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000029db4dbac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000029db4dbacc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000029db4ec28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029db4e61970_0 .net/2u *"_ivl_0", 31 0, L_0000029db4ec28f8;  1 drivers
v0000029db4e616f0_0 .net "opSel", 3 0, v0000029db4e35350_0;  alias, 1 drivers
v0000029db4e62eb0_0 .net "operand1", 31 0, L_0000029db4f1cdd0;  alias, 1 drivers
v0000029db4e622d0_0 .net "operand2", 31 0, L_0000029db4f1d050;  alias, 1 drivers
v0000029db4e61790_0 .var "result", 31 0;
v0000029db4e625f0_0 .net "zero", 0 0, L_0000029db4f1d9b0;  alias, 1 drivers
E_0000029db4e27a80 .event anyedge, v0000029db4e35350_0, v0000029db4e62eb0_0, v0000029db4e36570_0;
L_0000029db4f1d9b0 .cmp/eq 32, v0000029db4e61790_0, L_0000029db4ec28f8;
S_0000029db4dff1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000029db4ec1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000029db4ec1698 .param/l "add" 0 4 5, C4<100000>;
P_0000029db4ec16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000029db4ec1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000029db4ec1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000029db4ec1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000029db4ec17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000029db4ec17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000029db4ec1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000029db4ec1858 .param/l "j" 0 4 12, C4<000010>;
P_0000029db4ec1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000029db4ec18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000029db4ec1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000029db4ec1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000029db4ec1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000029db4ec19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000029db4ec19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000029db4ec1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000029db4ec1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000029db4ec1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000029db4ec1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000029db4ec1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000029db4ec1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000029db4ec1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000029db4ec1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000029db4ec1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000029db4e62c30_0 .var "PCsrc", 0 0;
v0000029db4e63090_0 .net "funct", 5 0, L_0000029db4f0a1d0;  alias, 1 drivers
v0000029db4e62410_0 .net "opcode", 5 0, L_0000029db4e68120;  alias, 1 drivers
v0000029db4e61830_0 .net "operand1", 31 0, L_0000029db4e6a700;  alias, 1 drivers
v0000029db4e618d0_0 .net "operand2", 31 0, L_0000029db4f1d050;  alias, 1 drivers
v0000029db4e627d0_0 .net "rst", 0 0, v0000029db4e693e0_0;  alias, 1 drivers
E_0000029db4e28300/0 .event anyedge, v0000029db4e366b0_0, v0000029db4e35cb0_0, v0000029db4e62370_0, v0000029db4e36570_0;
E_0000029db4e28300/1 .event anyedge, v0000029db4e364d0_0;
E_0000029db4e28300 .event/or E_0000029db4e28300/0, E_0000029db4e28300/1;
S_0000029db4dff330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000029db4e62b90 .array "DataMem", 0 1023, 31 0;
v0000029db4e62690_0 .net "address", 31 0, v0000029db4e61790_0;  alias, 1 drivers
v0000029db4e62730_0 .net "clock", 0 0, L_0000029db4e6a540;  1 drivers
v0000029db4e62e10_0 .net "data", 31 0, L_0000029db4e6ac40;  alias, 1 drivers
v0000029db4e62910_0 .var/i "i", 31 0;
v0000029db4e629b0_0 .var "q", 31 0;
v0000029db4e62a50_0 .net "rden", 0 0, v0000029db4e35670_0;  alias, 1 drivers
v0000029db4e62f50_0 .net "wren", 0 0, v0000029db4e34f90_0;  alias, 1 drivers
E_0000029db4e28100 .event posedge, v0000029db4e62730_0;
S_0000029db4ec1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000029db4e29c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000029db4e27700 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000029db4e61a10_0 .net "PCin", 31 0, L_0000029db4f0b210;  alias, 1 drivers
v0000029db4e631d0_0 .var "PCout", 31 0;
v0000029db4e63130_0 .net "clk", 0 0, L_0000029db4e69f20;  alias, 1 drivers
v0000029db4e61b50_0 .net "rst", 0 0, v0000029db4e693e0_0;  alias, 1 drivers
    .scope S_0000029db4dff1a0;
T_0 ;
    %wait E_0000029db4e28300;
    %load/vec4 v0000029db4e627d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029db4e62c30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029db4e62410_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000029db4e61830_0;
    %load/vec4 v0000029db4e618d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000029db4e62410_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000029db4e61830_0;
    %load/vec4 v0000029db4e618d0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000029db4e62410_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000029db4e62410_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000029db4e62410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000029db4e63090_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000029db4e62c30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029db4ec1c20;
T_1 ;
    %wait E_0000029db4e27140;
    %load/vec4 v0000029db4e61b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029db4e631d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029db4e61a10_0;
    %assign/vec4 v0000029db4e631d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029db4dd3630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029db4e36c50_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000029db4e36c50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029db4e36c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %load/vec4 v0000029db4e36c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029db4e36c50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e352b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000029db4dd34a0;
T_3 ;
    %wait E_0000029db4e270c0;
    %load/vec4 v0000029db4e366b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000029db4e36610_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029db4e34f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029db4e36390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000029db4e35670_0, 0;
    %assign/vec4 v0000029db4e36930_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000029db4e36610_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000029db4e35350_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000029db4e355d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029db4e36430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029db4e34f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029db4e36390_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029db4e35670_0, 0, 1;
    %store/vec4 v0000029db4e36930_0, 0, 1;
    %load/vec4 v0000029db4e35cb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36610_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %load/vec4 v0000029db4e364d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029db4e36930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e35670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e36390_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e34f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029db4e355d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029db4e35350_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029db4e869c0;
T_4 ;
    %wait E_0000029db4e27140;
    %fork t_1, S_0000029db4e86b50;
    %jmp t_0;
    .scope S_0000029db4e86b50;
t_1 ;
    %load/vec4 v0000029db4e61dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029db4e358f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000029db4e358f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029db4e358f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e62050, 0, 4;
    %load/vec4 v0000029db4e358f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029db4e358f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029db4e620f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000029db4e62550_0;
    %load/vec4 v0000029db4e62190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e62050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e62050, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000029db4e869c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029db4e869c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029db4e61c90_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000029db4e61c90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000029db4e61c90_0;
    %ix/getv/s 4, v0000029db4e61c90_0;
    %load/vec4a v0000029db4e62050, 4;
    %ix/getv/s 4, v0000029db4e61c90_0;
    %load/vec4a v0000029db4e62050, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000029db4e61c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029db4e61c90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000029db4dba8d0;
T_6 ;
    %wait E_0000029db4e27a80;
    %load/vec4 v0000029db4e616f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000029db4e62eb0_0;
    %load/vec4 v0000029db4e622d0_0;
    %add;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000029db4e62eb0_0;
    %load/vec4 v0000029db4e622d0_0;
    %sub;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000029db4e62eb0_0;
    %load/vec4 v0000029db4e622d0_0;
    %and;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000029db4e62eb0_0;
    %load/vec4 v0000029db4e622d0_0;
    %or;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000029db4e62eb0_0;
    %load/vec4 v0000029db4e622d0_0;
    %xor;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000029db4e62eb0_0;
    %load/vec4 v0000029db4e622d0_0;
    %or;
    %inv;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000029db4e62eb0_0;
    %load/vec4 v0000029db4e622d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000029db4e622d0_0;
    %load/vec4 v0000029db4e62eb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000029db4e62eb0_0;
    %ix/getv 4, v0000029db4e622d0_0;
    %shiftl 4;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000029db4e62eb0_0;
    %ix/getv 4, v0000029db4e622d0_0;
    %shiftr 4;
    %assign/vec4 v0000029db4e61790_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029db4dff330;
T_7 ;
    %wait E_0000029db4e28100;
    %load/vec4 v0000029db4e62a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000029db4e62690_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000029db4e62b90, 4;
    %assign/vec4 v0000029db4e629b0_0, 0;
T_7.0 ;
    %load/vec4 v0000029db4e62f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000029db4e62e10_0;
    %ix/getv 3, v0000029db4e62690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e62b90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029db4dff330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029db4e62910_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000029db4e62910_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000029db4e62910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029db4e62b90, 0, 4;
    %load/vec4 v0000029db4e62910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029db4e62910_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000029db4dff330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029db4e62910_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000029db4e62910_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000029db4e62910_0;
    %load/vec4a v0000029db4e62b90, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000029db4e62910_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000029db4e62910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029db4e62910_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000029db4e29c20;
T_10 ;
    %wait E_0000029db4e27140;
    %load/vec4 v0000029db4e68580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029db4e67b80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029db4e67b80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000029db4e67b80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029db4e29900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029db4e68a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029db4e693e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000029db4e29900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000029db4e68a80_0;
    %inv;
    %assign/vec4 v0000029db4e68a80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029db4e29900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029db4e693e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029db4e693e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000029db4e69160_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
