#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Jan 25 11:51:11 2026
# Process ID         : 335421
# Current directory  : /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1
# Command line       : vivado -log SoC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC.tcl
# Log file           : /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/SoC.vds
# Journal file       : /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/vivado.jou
# Running On         : macaco
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 1547.329 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 32983 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35130 MB
# Available Virtual  : 30294 MB
#-----------------------------------------------------------
source SoC.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/utils_1/imports/synth_1/SoC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/utils_1/imports/synth_1/SoC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SoC -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 335469
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.328 ; gain = 441.797 ; free physical = 17058 ; free virtual = 27652
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/i2c_master.v:109]
INFO: [Synth 8-6157] synthesizing module 'SoC' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/SoC.v:8]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ControlUnit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ControlUnit.v:14]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/Datapath.v:11]
INFO: [Synth 8-6157] synthesizing module 'ctrl_enc' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ctrl_enc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_enc' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ctrl_enc.v:3]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/timer.v:4]
INFO: [Synth 8-6157] synthesizing module 'ctrl_dec' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ctrl_dec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_dec' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ctrl_dec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/timer.v:4]
INFO: [Synth 8-6157] synthesizing module 'pario' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/pario.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pario' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/pario.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_tx.v:3]
	Parameter SBUF_TX bound to: 16'b0001001000000001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_tx.v:74]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_rx.v:48]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart.v:11]
WARNING: [Synth 8-689] width (16) of port connection 'i_data_to_store' does not match port width (8) of module 'uart' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/Datapath.v:209]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/i2c_master.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/i2c_master.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/i2c_master.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/i2c_master.v:257]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/i2c_master.v:18]
INFO: [Synth 8-6157] synthesizing module 'regfile16x16' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/regfile16x16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'regfile16x16' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/regfile16x16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'addsub' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'addsub' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'ROM_8_512_H' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/ROM_8_512_H_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_8_512_H' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/ROM_8_512_H_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ROM_8_512_L' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/ROM_8_512_L_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_8_512_L' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/ROM_8_512_L_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BRAM_8_512_H' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/BRAM_8_512_H_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_8_512_H' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/BRAM_8_512_H_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BRAM_8_512_L' [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/BRAM_8_512_L_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_8_512_L' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/.Xil/Vivado-335421-macaco/realtime/BRAM_8_512_L_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/Datapath.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SoC' (0#1) [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/SoC.v:8]
WARNING: [Synth 8-7129] Port i_ctrl[31] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[30] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[29] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[28] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[27] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[26] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[25] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[24] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[23] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[22] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[21] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[20] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[19] in module ctrl_dec is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[18] in module ctrl_dec is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2197.297 ; gain = 526.766 ; free physical = 16960 ; free virtual = 27555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2215.109 ; gain = 544.578 ; free physical = 16968 ; free virtual = 27563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2215.109 ; gain = 544.578 ; free physical = 16968 ; free virtual = 27563
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2215.109 ; gain = 0.000 ; free physical = 16968 ; free virtual = 27563
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_H_1/BRAM_8_512_H/BRAM_8_512_H_in_context.xdc] for cell 'datapath/ramh_data'
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_H_1/BRAM_8_512_H/BRAM_8_512_H_in_context.xdc] for cell 'datapath/ramh_data'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/regfile16x16/regfile16x16/regfile16x16_in_context.xdc] for cell 'datapath/regfile'
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/regfile16x16/regfile16x16/regfile16x16_in_context.xdc] for cell 'datapath/regfile'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_L_1/BRAM_8_512_L/BRAM_8_512_L_in_context.xdc] for cell 'datapath/raml_data'
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_L_1/BRAM_8_512_L/BRAM_8_512_L_in_context.xdc] for cell 'datapath/raml_data'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz'
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_H/ROM_8_512_H/ROM_8_512_H_in_context.xdc] for cell 'datapath/romh_insn'
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_H/ROM_8_512_H/ROM_8_512_H_in_context.xdc] for cell 'datapath/romh_insn'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_L/ROM_8_512_L/ROM_8_512_L_in_context.xdc] for cell 'datapath/roml_insn'
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_L/ROM_8_512_L/ROM_8_512_L_in_context.xdc] for cell 'datapath/roml_insn'
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/constrs_1/new/Pin_configuration.xdc]
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/constrs_1/new/Pin_configuration.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/constrs_1/new/Pin_configuration.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.879 ; gain = 0.000 ; free physical = 16969 ; free virtual = 27564
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.914 ; gain = 0.000 ; free physical = 16969 ; free virtual = 27565
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2335.914 ; gain = 665.383 ; free physical = 17001 ; free virtual = 27596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.883 ; gain = 673.352 ; free physical = 17001 ; free virtual = 27596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.883 ; gain = 673.352 ; free physical = 16999 ; free virtual = 27594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.883 ; gain = 673.352 ; free physical = 16997 ; free virtual = 27594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 1     
	   4 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 12    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 34    
	   5 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 3     
	  11 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 2     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 34    
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_ctrl[31] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[30] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[29] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[28] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[27] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[26] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[25] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[24] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[23] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[22] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[21] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[20] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[19] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[18] in module i2c_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ctrl[18] in module timer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2343.883 ; gain = 673.352 ; free physical = 16943 ; free virtual = 27545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2384.883 ; gain = 714.352 ; free physical = 16924 ; free virtual = 27525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2453.422 ; gain = 782.891 ; free physical = 16867 ; free virtual = 27469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2469.438 ; gain = 798.906 ; free physical = 16852 ; free virtual = 27453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.250 ; gain = 925.719 ; free physical = 16751 ; free virtual = 27352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.250 ; gain = 925.719 ; free physical = 16751 ; free virtual = 27352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.250 ; gain = 925.719 ; free physical = 16751 ; free virtual = 27352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.250 ; gain = 925.719 ; free physical = 16751 ; free virtual = 27352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.250 ; gain = 925.719 ; free physical = 16751 ; free virtual = 27352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.250 ; gain = 925.719 ; free physical = 16751 ; free virtual = 27352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |regfile16x16  |         1|
|3     |ROM_8_512_H   |         1|
|4     |ROM_8_512_L   |         1|
|5     |BRAM_8_512_H  |         1|
|6     |BRAM_8_512_L  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |BRAM_8_512_H |     1|
|2     |BRAM_8_512_L |     1|
|3     |ROM_8_512_H  |     1|
|4     |ROM_8_512_L  |     1|
|5     |clk_wiz      |     1|
|6     |regfile16x16 |     1|
|7     |CARRY4       |    46|
|8     |LUT1         |    31|
|9     |LUT2         |    32|
|10    |LUT3         |    37|
|11    |LUT4         |    80|
|12    |LUT5         |   109|
|13    |LUT6         |   232|
|14    |MUXF7        |     3|
|15    |FDRE         |   321|
|16    |FDSE         |    19|
|17    |IBUF         |    10|
|18    |IOBUF        |     1|
|19    |OBUF         |    10|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.250 ; gain = 925.719 ; free physical = 16751 ; free virtual = 27352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2596.250 ; gain = 804.914 ; free physical = 16750 ; free virtual = 27351
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.258 ; gain = 925.719 ; free physical = 16750 ; free virtual = 27351
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.258 ; gain = 0.000 ; free physical = 16921 ; free virtual = 27522
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.277 ; gain = 0.000 ; free physical = 16922 ; free virtual = 27524
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete | Checksum: 15dacdaf
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.312 ; gain = 1066.172 ; free physical = 16922 ; free virtual = 27523
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1771.079; main = 1771.079; forked = 266.884
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3307.441; main = 2652.281; forked = 963.555
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.289 ; gain = 0.000 ; free physical = 16922 ; free virtual = 27523
INFO: [Common 17-1381] The checkpoint '/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.runs/synth_1/SoC.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SoC_utilization_synth.rpt -pb SoC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 25 11:51:36 2026...
