(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (NP (JJ programmable) (NN threshold) (NN logic) (NN gate) (-LRB- -LRB-) (NP (NN TLG)) (-RRB- -RRB-) (NN crossbar) (NN array)) (VP (VBN based) (PP (IN on) (NP (NP (VBN modified) (NN TLG) (NNS cells)) (PP (IN for) (NP (NML (JJ high) (NN speed)) (NN processing) (CC and) (NN computation)))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN TLG) (NN array) (NN operation)) (VP (VBZ does) (RB not) (VP (VB depend) (PP (IN on) (NP (NML (NN input) (NN signal) (CC and) (NN time)) (NNS pulses))) (, ,) (S (VP (VBG comparing) (PP (IN to) (NP (DT the) (VBG existing) (NNS architectures))))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ is) (VP (VBN implemented) (S (VP (VBG using) (NP (NNP TSMC) (ADJP (NP ($ $) (CD 180nm)) (NP ($ $) (CD CMOS))) (NN technology)))))) (. .))
