STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Thu Jan 27 08:09:23 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Thu Jan 27 08:08:50 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "DFT Compiler O-2018.06-SP1"  *}
      Ann {*       Collapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       5424 *}
      Ann {*   detected_by_simulation         DS      (5424) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD        433 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-redundant         UR       (424) *}
      Ann {* ATPG untestable                  AU        666 *}
      Ann {*   atpg_untestable-not_detected   AN       (666) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              6523 *}
      Ann {* test coverage                            89.06% *}
      Ann {* fault coverage                           83.15% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          19 *}
      Ann {*     #basic_scan patterns                    19 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       22  nonscan cell disturb *}
      Ann {* S22   warning        1  multiply clocked scan chain *}
      Ann {* S29   warning        1  invalid dependent slave operation  (mask) *}
      Ann {* V14   warning        4  missing state *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wen                 1 *}
      Ann {* wptr_clr            0 *}
      Ann {* ren                 1 *}
      Ann {* rptr_clr            0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In; "test_si_2" In; "test_si_3" In; "rdata[7]" Out;
   "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out; "rdata[2]" Out;
   "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out; "near_empty" Out;
   "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; } "test_so_1" Out;
   "test_so_2" Out; "test_so_3" Out; "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo;
   "occ_rclk/U2/Z" Pseudo; "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so"' { ScanOut; } // #signals=1
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si"' { ScanIn; } // #signals=1
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 193;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" "async_fifo.LOCKUP.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" "async_fifo.sync_r2w.temp_reg_0_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_0_.D" "async_fifo.sync_r2w.temp_reg_1_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_1_.D" "async_fifo.sync_r2w.temp_reg_2_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_2_.D" "async_fifo.R_0.SD" "async_fifo.R_1.SD" 
      "async_fifo.R_2.SD" "async_fifo.fifo_mem.mem_reg_0__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__1_.SD" "async_fifo.fifo_mem.mem_reg_0__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__3_.SD" "async_fifo.fifo_mem.mem_reg_0__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__5_.SD" "async_fifo.fifo_mem.mem_reg_0__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__7_.SD" "async_fifo.fifo_mem.mem_reg_1__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__1_.SD" "async_fifo.fifo_mem.mem_reg_1__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__3_.SD" "async_fifo.fifo_mem.mem_reg_1__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__5_.SD" "async_fifo.fifo_mem.mem_reg_1__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__7_.SD" "async_fifo.fifo_mem.mem_reg_2__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__1_.SD" "async_fifo.fifo_mem.mem_reg_2__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__3_.SD" "async_fifo.fifo_mem.mem_reg_2__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__5_.SD" "async_fifo.fifo_mem.mem_reg_2__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__7_.SD" "async_fifo.fifo_mem.mem_reg_3__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__1_.SD" "async_fifo.fifo_mem.mem_reg_3__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__3_.SD" "async_fifo.fifo_mem.mem_reg_3__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__5_.SD" "async_fifo.fifo_mem.mem_reg_3__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__7_.SD" "async_fifo.fifo_mem.mem_reg_4__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__1_.SD" "async_fifo.fifo_mem.mem_reg_4__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__3_.SD" "async_fifo.fifo_mem.mem_reg_4__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__5_.SD" "async_fifo.fifo_mem.mem_reg_4__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__7_.SD" "async_fifo.fifo_mem.mem_reg_5__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__1_.SD" "async_fifo.fifo_mem.mem_reg_5__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__3_.SD" "async_fifo.fifo_mem.mem_reg_5__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__5_.SD" "async_fifo.fifo_mem.mem_reg_5__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__7_.SD" "async_fifo.fifo_mem.mem_reg_6__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__1_.SD" "async_fifo.fifo_mem.mem_reg_6__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__3_.SD" "async_fifo.fifo_mem.mem_reg_6__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__5_.SD" "async_fifo.fifo_mem.mem_reg_6__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__7_.SD" "async_fifo.fifo_mem.mem_reg_7__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__1_.SD" "async_fifo.fifo_mem.mem_reg_7__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__3_.SD" "async_fifo.fifo_mem.mem_reg_7__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__5_.SD" "async_fifo.fifo_mem.mem_reg_7__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__7_.SD" "async_fifo.fifo_mem.mem_reg_8__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__1_.SD" "async_fifo.fifo_mem.mem_reg_8__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__3_.SD" "async_fifo.fifo_mem.mem_reg_8__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__5_.SD" "async_fifo.fifo_mem.mem_reg_8__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__7_.SD" "async_fifo.fifo_mem.mem_reg_9__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__1_.SD" "async_fifo.fifo_mem.mem_reg_9__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__3_.SD" "async_fifo.fifo_mem.mem_reg_9__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__5_.SD" "async_fifo.fifo_mem.mem_reg_9__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__7_.SD" "async_fifo.fifo_mem.mem_reg_10__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__1_.SD" "async_fifo.fifo_mem.mem_reg_10__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__3_.SD" "async_fifo.fifo_mem.mem_reg_10__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__5_.SD" "async_fifo.fifo_mem.mem_reg_10__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__7_.SD" "async_fifo.fifo_mem.mem_reg_11__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__1_.SD" "async_fifo.fifo_mem.mem_reg_11__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__3_.SD" "async_fifo.fifo_mem.mem_reg_11__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__5_.SD" "async_fifo.fifo_mem.mem_reg_11__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__7_.SD" "async_fifo.fifo_mem.mem_reg_12__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__1_.SD" "async_fifo.fifo_mem.mem_reg_12__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__3_.SD" "async_fifo.fifo_mem.mem_reg_12__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__5_.SD" "async_fifo.fifo_mem.mem_reg_12__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__7_.SD" "async_fifo.fifo_mem.mem_reg_13__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__1_.SD" "async_fifo.fifo_mem.mem_reg_13__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__3_.SD" "async_fifo.fifo_mem.mem_reg_13__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__5_.SD" "async_fifo.fifo_mem.mem_reg_13__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__7_.SD" "async_fifo.fifo_mem.mem_reg_14__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__1_.SD" "async_fifo.fifo_mem.mem_reg_14__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__3_.SD" "async_fifo.fifo_mem.mem_reg_14__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__5_.SD" "async_fifo.fifo_mem.mem_reg_14__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__7_.SD" "async_fifo.fifo_mem.mem_reg_15__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__1_.SD" "async_fifo.fifo_mem.mem_reg_15__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__3_.SD" "async_fifo.fifo_mem.mem_reg_15__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__5_.SD" "async_fifo.fifo_mem.mem_reg_15__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__7_.SD" "async_fifo.sync_r2w.temp_reg_3_.SD" 
      "async_fifo.sync_r2w.temp_reg_4_.SD" "async_fifo.sync_rst_w.dff1_reg.SD" 
      "async_fifo.sync_rst_w.dff2_reg.SD" "async_fifo.wptr_full_full_reg.SD" 
      "async_fifo.wptr_full_near_full_reg.SD" "async_fifo.wptr_full_over_flow_reg.SD" 
      "async_fifo.wptr_full_wbin_reg_0_.SD" "async_fifo.wptr_full_wbin_reg_1_.SD" 
      "async_fifo.wptr_full_wbin_reg_2_.SD" "async_fifo.wptr_full_wbin_reg_3_.SD" 
      "async_fifo.wptr_full_wbin_reg_4_.SD" "async_fifo.wptr_full_wptr_reg_0_.SD" 
      "async_fifo.wptr_full_wptr_reg_1_.SD" "async_fifo.wptr_full_wptr_reg_2_.SD" 
      "async_fifo.wptr_full_wptr_reg_3_.SD" "async_fifo.sync_w2r.temp_reg_0_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_0_.D" "async_fifo.sync_w2r.temp_reg_1_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_1_.D" "async_fifo.sync_w2r.temp_reg_2_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_2_.D" "async_fifo.sync_w2r.temp_reg_3_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_3_.D" "async_fifo.sync_w2r.temp_reg_4_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_4_.D" "async_fifo.rptr_empty_empty_reg.SD" 
      "async_fifo.rptr_empty_near_empty_reg.SD" "async_fifo.rptr_empty_rbin_reg_0_.SD" 
      "async_fifo.rptr_empty_rbin_reg_1_.SD" "async_fifo.rptr_empty_rbin_reg_2_.SD" 
      "async_fifo.rptr_empty_rbin_reg_3_.SD" "async_fifo.rptr_empty_rbin_reg_4_.SD" 
      "async_fifo.rptr_empty_rptr_reg_0_.SD" "async_fifo.rptr_empty_rptr_reg_1_.SD" 
      "async_fifo.rptr_empty_rptr_reg_2_.SD" "async_fifo.rptr_empty_rptr_reg_3_.SD" 
      "async_fifo.rptr_empty_under_flow_reg.SD" "async_fifo.sync_rst_r.dff1_reg.SD" 
      "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_wclk" "ate_rclk" ;
   }
}
PatternBurst "TM3_occ_bypass" {
   MacroDefs "TM3_occ_bypass";
   Procedures "TM3_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM3_occ_bypass" {
   PatternBurst "TM3_occ_bypass";
}
Procedures "TM3_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM3_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=#; "_so"=#; }
      }
   }
   "iddq_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "_po"=\r18 X ; }
      F { "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; 
          "pll_bypass"=1; "test_mode1"=1; }
      "forcePI": V { "_pi"=\r39 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=\r18 # ; }
   }
}
MacroDefs "TM3_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=0011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; }
   Call "iddq_capture" { 
      "_pi"=100011100010101010001001001101000111011; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHXLHHLLHHL; 
      "test_si"=0000010101000001110101101101100100010000010010111110110001011111101011100010111000001010100101110001000101100101011001100001011100000111001001010111000011111001101100100100101010001000000001000; }
   Call "iddq_capture" { 
      "_pi"=101000111100101000000001011101000111000; "_po"=LHLLLHHHLLLLLLLLLL; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LLLLLHLHLHLLLLLHHHLHLHHLHHLHHLLHLLLHLLLLLHLLHLHHHHHLHHLLLHLHHHHHHLHLHHHLLLHLHHHLLLLLHLHLHLLHLHHHLLLHLLLHLHHLLHLHLHHLLHHLLLLHLHHHLLLLLHHHLLHLLHLHLHHHLLLLHHHHHLLHHLHHLLHLLHLLHLHLHLLLHLLLXLLLLHLLL; 
      "test_si"=0111101110111100010001101000011001101101111101001000011010001000010101001111110011110101011010001100111011011000110010001100110011011000110111001000111101001110010011001000100011000101110110000; }
   Call "iddq_capture" { 
      "_pi"=110110011110101011010110110101000111111; "_po"=HLHHHLLHHHHHHLHLLL; }
   "pattern 3": Call "load_unload" { 
      "test_so"=LHHHHLHHHLHHHHLLLHLLLHHLHLLLLHHLLHHLHHLHHHHHLHLLHLLLLHHLHLLLHLLLLHLHLHLLHHHHHHLLHHHHLHLHLHHLHLLLHHLLHHHLHHLHHLLLHHLLHLLLHHLLHHLLHHLHHLLLHHLHHHLLHLLLHHHHLHLLHHHLLHLLHHLLHLLLHLLLHHLLLHLHXHLHHLLLL; 
      "test_si"=1110000001010000100011010101000011100101011000001000110011011111100001011001011000000100000111110000100001110100111010111111111111011000011111101001010110101100011111101100000100000000000000000; }
   Call "iddq_capture" { 
      "_pi"=110101000000101011001111001101000111101; "_po"=LLLHHHHHHHHHHHHLLL; }
   "pattern 4": Call "load_unload" { 
      "test_so"=HHHLLLLLLHLHLLLLHLLLHHLHLHLHLLLLHHHLLHLHLHHLLLLLHLLLHHLLHHLHHHHHHLLLLHLHHLLHLHHLLLLLLHLLLLLHHHHHLLLLHLLLLHHHLHLLHHHLHLHHHHHHHHHHHHLHHLLLLHHHHHHLHLLHLHLHHLHLHHLLLHHHHHHLHHLLLLLHLLLLLLLLXLLLLLLLL; 
      "test_si"=0001111100100111100110100011011111000110100110000100000000010001010010011001011111111111111101100111000010010110101000101000100010001101000110011111111111010101111101101110011110101101011001001; }
   Call "iddq_capture" { 
      "_pi"=101010100010101000010011111101000111110; "_po"=HLLLHHHHHHHHHLLLLL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=LLLHHHHHLLHLLHHHHLLHHLHLLLHHLHHHHHLLLHHLHLLHHLLLLHLLLLLLLLLHLLLHLHLLHLLHHLLHLHHHHHHHHHHHHHHHLHHLLHHHLLLLHLLHLHHLHLHLLLHLHLLLHLLLHLLLHHLHLLLHHLLHHHHHHHHHHHLHLHLHHHHHLHHLHHHLLHHHHLHLHHLHXHHLLHLLH; 
      "test_si"=0010001111111001010010110111000001110000001001111000010100011101111100110010010001000010110010111001000110101110100101111101001101101100110111010111000000110000100000111110000000101100110100000; }
   Call "iddq_capture" { 
      "_pi"=101101100000101001000100111101000111101; "_po"=LHHHHHHHLLHLLLHLLL; }
   "pattern 6": Call "load_unload" { 
      "test_so"=LLHLLLHHHHHHHLLHLHLLHLHHLHHHLLLLLHHHLLLLLLHLLHHHHLLLLHLHLLLHHHLHHHHHLLHHLLHLLHLLLHLLLLHLHHLLHLHHHLLHLLLHHLHLHHHLHLLHLHHHHHLHLLHHLHHLHHLLHHLHHHLHLHHHLLLLLLHHLLLLHLLLLLHHHHHLLLLLLLHLHHLLXHLHLLLLL; 
      "test_si"=1101000111001101010011111011001011101100010100111111101000000010110110010101101010110100010011111101010110001100000101001011011111111001001000100011100011000110101001100000010111100100010101000; }
   Call "iddq_capture" { 
      "_pi"=110100001100101011011100111101000111101; "_po"=HLHHHHLLHHLHHHLLLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=HHLHLLLHHHLLHHLHLHLLHHHHHLHHLLHLHHHLHHLLLHLHLLHHHHHHHLHLLLLLLLHLHHLHHLLHLHLHHLHLHLHHLHLLLHLLHHHHHHLHLHLHHLLLHHLLLLLHLHLLHLHHLHHHHHHHHLLHLLHLLLHLLLHHHLLLHHLLLHHLHLHLLHHLLLLLLHLHHHHLLHLLXHLHLHLLL; 
      "test_si"=1001100110000000010100010001100000001100101000100000111001101000001000101101010110110011100001000000101001100011011000001000010010100000010001011110101011111010110000010100011110011111111101101; }
   Call "iddq_capture" { 
      "_pi"=101101101000101000011011010101000111011; "_po"=LLLLLLHLHLLLLHLLLL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HLLHHLLHHLLLLLLLLHLHLLLHLLLHHLLLLLLLHHLLHLHLLLHLLLLLHHHLLHHLHLLLLLHLLLHLHHLHLHLHHLHHLLHHHLLLLHLLLLLLHLHLLHHLLLHHLHHLLLLLHLLLLHLLHLHLLLLLLHLLLHLHHHHLHLHLHHHHHLHLHHLLLLLHLHLLLHHHHLLHHHHHXHHHLHHLH; 
      "test_si"=0010101010010010000010010010100100101010011011010101010101111101101001011000101110001011101111101010100000010111001110111001111101001000111110100000011000011001110010011001011101011011110001000; }
   Call "iddq_capture" { 
      "_pi"=110110100100101011001110011101000111010; "_po"=LLLHLLHHHHHLHLHLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=LLHLHLHLHLLHLLHLLLLLHLLHLLHLHLLHLLHLHLHLLHHLHHLHLHLHLHLHLHHHHHLHHLHLLHLHHLLLHLHHHLLLHLHHHLHHHHHLHLHLHLLLLLLHLHHHLLHHHLHHHLLHHHHHLHLLHLLLHHHHHLHLLLLLLHHLLLLHHLLHHHLLHLLHHLLHLHHHLHLHHLHHXHLLLHLLL; 
      "test_si"=0011001010000110001011110100000110101101011011010110011101110000111011011011100000111100000001001101000010110111001000001101001001001110000000000011111100011010011110001011110011111000010111101; }
   Call "iddq_capture" { 
      "_pi"=101100111100101001010001001101000111110; "_po"=HLLHLLLLLHLHHLHLLL; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LLHHLLHLHLLLLHHLLLHLHHHHLHLLLLLHHLHLHHLHLHHLHHLHLHHLLHHHLHHHLLLLHHHLHHLHHLHHHLLLLLHHHHLLLLLLLHLLHHLHLLLLHLHHLHHHLLHLLLLLHHLHLLHLLHLLHHHLLLLLLLLLLLHHHHHHLLLHHLHLLHHHHLLLHLHHHHLLHHHHHLLLXHLHHHHLH; 
      "test_si"=1001100111101000111100001110101000001010101110110101100001110100001001010110110101000111000000111111011000000000100010100011111100111111000110010000101110000101011101101111000000011001111010100; }
   Call "iddq_capture" { 
      "_pi"=100001011010101010000001011101000111110; "_po"=LLHLLLLLHHLHLHLLLL; }
   "pattern 11": Call "load_unload" { 
      "test_so"=HLLHHLLHHHHLHLLLHHHHLLLLHHHLHLHLLLLLHLHLHLHHHLHHLHLHHLLLLHHHLHLLLLHLLHLHLHHLHHLHLHLLLHHHLLLLLLHHHHHHLHHLLLLLLLLLHLLLHLHLLLHHHHHHLLHHHHHHLLLHHLLHLLLLHLHHHLLLLHLHLHHHLHHLHHHHLLLLLLLHHLLHXHHLHLHLL; 
      "test_si"=0010110001111100110101001010001100100111001011111010011011110101111111110101111011100110100000100111001110010110111011001100001110010001100011100001010001010111101101111101100111000010011101110; }
   Call "iddq_capture" { 
      "_pi"=100101001110101010010010010101000111011; "_po"=HLHHLLHHLHLLHLHLLL; }
   "pattern 12": Call "load_unload" { 
      "test_so"=LLHLHHLLLHHHHHLLHHLHLHLLHLHLLLHHLLHLLHHHLLHLHHHHHLHLLHHLHHHHLHLHHHHHHHHHLHLHHHHLHHHLLHHLHLLLLLHLLHHHLLHHHLLHLHHLHHHLHHLLHHLLLLHHHLLHLLLHHLLLHHHLLLLHLHLLLHLHLHHHHLHHLHHHHHLHHLLHHHLLLLHLXHHHLHHHL; 
      "test_si"=1011100001000000001001000000101111000111000100010010001011101101110110000010101100110101000110010011001000110100001011101010010000110000010010110011000100111010001110010100111001001110011100010; }
   Call "iddq_capture" { 
      "_pi"=111100100110101000000111101101000111001; "_po"=LLLLHLLLLHHLLHHLLL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=HLHHHLLLLHLLLLLLLLHLLHLLLLLLHLHHHHLLLHHHLLLHLLLHLLHLLLHLHHHLHHLHHHLHHLLLLLHLHLHHLLHHLHLHLLLHHLLHLLHHLLHLLLHHLHLLLLHLHHHLHLHLLHLLLLHHLLLLLHLLHLHHLLHHLLLHLLHHHLHLLLHHHLLHLHLLHHHLLHLLHHHLXHHHLLLHL; 
      "test_si"=1001110101000110101001110100110001001001011001110110111010111011100001101111110100110001100100000111011011010000101010000001011001001000111000011111001101101100000011100010111001111001011111010; }
   Call "iddq_capture" { 
      "_pi"=110101111110101010010000111101000111101; "_po"=HLLLHLLLHLLHLHLLLL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HLLHHHLHLHLLLHHLHLHLLHHHLHLLHHLLLHLLHLLHLHHLLHHHLHHLHHHLHLHHHLHHHLLLLHHLHHHHHHLHLLHHLLLHHLLHLLLLLHHHLHHLHHLHLLLLHLHLHLLLLLLHLHHLLHLLHLLLHHHLLLLHHHHHLLHHLHHLHHLLLLLLHHHLLLHLHHHLLHHHHLLHXHHHHHLHL; 
      "test_si"=1101011110011110111001011101110011000100101010110001011011101000011011111111110100001101011111101000010011111101010111110100000011100000101100100010111100001110011010011111001111001011011100001; }
   Call "iddq_capture" { 
      "_pi"=111011011010101011011010001101000111011; "_po"=HLHLHLHHHHHHLHLLLL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=HHLHLHHHHLLHHHHLHHHLLHLHHHLHHHLLHHLLLHLLHLHLHLHHLLLHLHHLHHHLHLLLLHHLHHHHHHHHHHLHLLLLHHLHLHHHHHHLHLLLLHLLHHHHHHLHLHLHHHHHLHLLLLLLHHHLLLLLHLHHLLHLLLHLHHHHLLLLHHHLLHHLHLLHHHHHLLHHHHLLHLHHXHHHLLLLH; 
      "test_si"=1000001100011000011011011000110101100000111100011111001000011001011100111001100010110000101100111111010110000100001011000011010000100011100010110110001111000001011110100001101011000000010000101; }
   Call "iddq_capture" { 
      "_pi"=101011001000101011011011110101000111011; "_po"=LLHHHHLLLLLHHHLLLL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=HLLLLLHHLLLHHLLLLHHLHHLHHLLLHHLHLHHLLLLLHHHHLLLHHHHHLLHLLLLHHLLHLHHHLLHHHLLHHLLLHLHHLLLLHLHHLLHHHHHHLHLHHLLLLHLLLLHLHHLLLLHHLHLLLLHLLLHHHLLLHLHHLHHLLLHHHHLLLLLHLHHHHLHLLLLHHLHLHHLLLLLLXHLLLLHLH; 
      "test_si"=1010111110000010101011101011010111101101110000000010010001000101010011000000100110111110110001010000111010111011000110000100100010010111100001111110001110010101000111010010110110001001010000011; }
   Call "iddq_capture" { 
      "_pi"=110011111010101000000000000101000111100; "_po"=LLLHHLHHHLLLLHHLLL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HLHLHHHHHLLLLLHLHLHLHHHLHLHHLHLHHHHLHHLHHHLLLLLLLLHLLHLLLHLLLHLHLHLLHHLLLLLLHLLHHLHHHHHLHHLLLHLHLLLLHHHLHLHHHLHHLLLHHLLLLHLLHLLLHLLHLHHHHLLLLHHHHHHLLLHHHLLHLHLHLLLHHHLHLLHLHHLHHLLLHLLHXHLLLLLHH; 
      "test_si"=1111111110001010010111101010111011101111010101110000101011010000101101101110111001000111111000110111001100101100110000110010001001101101001011001001000000001111111001111011011000100000111001110; }
   Call "iddq_capture" { 
      "_pi"=100100010110101000001101001101000111010; "_po"=LLHHHHHLLHHHLHHLLL; }
   "pattern 18": Call "load_unload" { 
      "test_so"=HHHHHHHHHLLLHLHLLHLHHHHLHLHLHHHLHHHLHHHHLHLHLHHHLLLLHLHLHHLHLLLLHLHHLHHLHHHLHHHLLHLLLHHHHHHLLLHHLHHHLLHHLLHLHHLLHHLLLLHHLLHLLLHLLHHLHHLHLLHLHHLLHLLHLLLLLLLLHHHHHHHLLHHHHLHHLHHLLLHLLLLLXHHLLHHHL; 
      "test_si"=0011001110101001110011100100011100001001010010000000011010111101011001001111011111011001001101100001001000111101100111001110101000000100011110011000010001100000011101100001111000011011000110100; }
   Call "iddq_capture" { 
      "_pi"=110010011010101001010110001101000111001; "_po"=LLHLLHLLHHLHHLHLLL; }
   "end 18 unload": Call "load_unload" { 
      "test_so"=LLHHLLHHHLHLHLLHHHLLHHHLLHLLLHHHLLLLHLLHLHLLHLLLLLLLLHHLHLHHHHLHLHHLLHLLHHHHLHHHHHLHHLLHLLHHLHHLLLLHLLHLLLHHHHLHHLLHHHLLHHHLHLHLLLLLLHLLLHHHHLLHHLLLLHLLLHHLLLLLLHHHLHHLLLLHHHHLLLLHHLHHXLLHHLHLL; }
}

// Patterns reference 80 V statements, generating 3920 test cycles
