Fitter report for SingleCycle
Fri Oct 25 22:54:48 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |top_cpu|processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ALTSYNCRAM
 26. |top_cpu|processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 25 22:54:48 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; SingleCycle                                    ;
; Top-level Entity Name              ; top_cpu                                        ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M50DAF484C7G                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 1,888 / 49,760 ( 4 % )                         ;
;     Total combinational functions  ; 1,691 / 49,760 ( 3 % )                         ;
;     Dedicated logic registers      ; 1,027 / 49,760 ( 2 % )                         ;
; Total registers                    ; 1027                                           ;
; Total pins                         ; 66 / 360 ( 18 % )                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 10,240 / 1,677,312 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C7G                        ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   3.9%      ;
;     Processor 4            ;   3.9%      ;
;     Processor 5            ;   3.8%      ;
;     Processor 6            ;   3.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; ARDUINO_IO[0]   ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[10]  ; PIN_AB19      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[11]  ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[12]  ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[13]  ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[14]  ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[15]  ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[1]   ; PIN_AB6       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[2]   ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[3]   ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[4]   ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[5]   ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[6]   ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[7]   ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[8]   ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[9]   ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_RESET_N ; PIN_F16       ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50       ; PIN_N14       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50        ; PIN_P11       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]    ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]   ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]   ; PIN_P20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]   ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]    ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]    ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]    ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]    ; PIN_U19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]    ; PIN_R18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]    ; PIN_P19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]      ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]      ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N      ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE        ; PIN_N22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK        ; PIN_L14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N       ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]      ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]     ; PIN_H21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]     ; PIN_H22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]     ; PIN_G22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]     ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]     ; PIN_G19       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]     ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]      ; PIN_Y20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]      ; PIN_AA22      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]      ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]      ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]      ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]      ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]      ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]      ; PIN_P21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]      ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N      ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM       ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N       ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; GPIO[0]         ; PIN_V10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[10]        ; PIN_W5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[11]        ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; GPIO[12]        ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; GPIO[13]        ; PIN_W13       ; QSF Assignment ;
; Location ;                ;              ; GPIO[14]        ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; GPIO[15]        ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; GPIO[16]        ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; GPIO[17]        ; PIN_Y11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[18]        ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; GPIO[19]        ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; GPIO[1]         ; PIN_W10       ; QSF Assignment ;
; Location ;                ;              ; GPIO[20]        ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[21]        ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; GPIO[22]        ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; GPIO[23]        ; PIN_Y8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[24]        ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; GPIO[25]        ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[26]        ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; GPIO[27]        ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[28]        ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; GPIO[29]        ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; GPIO[2]         ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[30]        ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; GPIO[31]        ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; GPIO[32]        ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; GPIO[33]        ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; GPIO[34]        ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[35]        ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; GPIO[3]         ; PIN_W9        ; QSF Assignment ;
; Location ;                ;              ; GPIO[4]         ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[5]         ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; GPIO[6]         ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[7]         ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; GPIO[8]         ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; GPIO[9]         ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_CS_N   ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT[1] ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_INT[2] ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SCLK   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SDI    ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; G_SENSOR_SDO    ; PIN_V12       ; QSF Assignment ;
; Location ;                ;              ; HEX0[7]         ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; HEX1[7]         ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; HEX2[7]         ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; HEX3[7]         ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; HEX4[7]         ; PIN_F17       ; QSF Assignment ;
; Location ;                ;              ; HEX5[7]         ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; SW[9]           ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]        ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]        ; PIN_T1        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]        ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]        ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]        ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]        ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]        ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]        ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; VGA_HS          ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]        ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]        ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]        ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]        ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS          ; PIN_N1        ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2935 ) ; 0.00 % ( 0 / 2935 )        ; 0.00 % ( 0 / 2935 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2935 ) ; 0.00 % ( 0 / 2935 )        ; 0.00 % ( 0 / 2935 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2919 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/output_files/SingleCycle.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 1,888 / 49,760 ( 4 % )       ;
;     -- Combinational with no register       ; 861                          ;
;     -- Register only                        ; 197                          ;
;     -- Combinational with a register        ; 830                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1491                         ;
;     -- 3 input functions                    ; 149                          ;
;     -- <=2 input functions                  ; 51                           ;
;     -- Register only                        ; 197                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1597                         ;
;     -- arithmetic mode                      ; 94                           ;
;                                             ;                              ;
; Total registers*                            ; 1,027 / 51,509 ( 2 % )       ;
;     -- Dedicated logic registers            ; 1,027 / 49,760 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 143 / 3,110 ( 5 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 66 / 360 ( 18 % )            ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )               ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )              ;
;                                             ;                              ;
; M9Ks                                        ; 2 / 182 ( 1 % )              ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                ;
; Total block memory bits                     ; 10,240 / 1,677,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 18,432 / 1,677,312 ( 1 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global signals                              ; 2                            ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 3.0% / 3.0% / 2.9%           ;
; Peak interconnect usage (total/H/V)         ; 32.1% / 31.8% / 33.3%        ;
; Maximum fan-out                             ; 1745                         ;
; Highest non-global fan-out                  ; 1034                         ;
; Total fan-out                               ; 10385                        ;
; Average fan-out                             ; 3.38                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1888 / 49760 ( 4 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 861                  ; 0                              ;
;     -- Register only                        ; 197                  ; 0                              ;
;     -- Combinational with a register        ; 830                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1491                 ; 0                              ;
;     -- 3 input functions                    ; 149                  ; 0                              ;
;     -- <=2 input functions                  ; 51                   ; 0                              ;
;     -- Register only                        ; 197                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1597                 ; 0                              ;
;     -- arithmetic mode                      ; 94                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1027                 ; 0                              ;
;     -- Dedicated logic registers            ; 1027 / 49760 ( 2 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 143 / 3110 ( 5 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 66                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )      ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 10240                ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                              ;
; M9K                                         ; 2 / 182 ( 1 % )      ; 0 / 182 ( 0 % )                ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 0 / 24 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )      ; 0 / 2 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 10967                ; 8                              ;
;     -- Registered Connections               ; 2195                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 14                   ; 0                              ;
;     -- Output Ports                         ; 52                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_ADC_10 ; N5    ; 2        ; 0            ; 23           ; 21           ; 24                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[0]       ; B8    ; 7        ; 46           ; 54           ; 28           ; 1034                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[1]       ; A7    ; 7        ; 49           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; KEY[2]       ; P11   ; 3        ; 34           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; KEY[3]       ; T20   ; 5        ; 78           ; 20           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; SW[0]        ; C10   ; 7        ; 51           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[1]        ; C11   ; 7        ; 51           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[2]        ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[3]        ; C12   ; 7        ; 54           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[4]        ; A12   ; 7        ; 54           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[5]        ; B12   ; 7        ; 49           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[6]        ; A13   ; 7        ; 54           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[7]        ; A14   ; 7        ; 58           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; SW[8]        ; B14   ; 7        ; 56           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0] ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1] ; E15   ; 7        ; 74           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2] ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3] ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4] ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5] ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6] ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0] ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1] ; D18   ; 6        ; 78           ; 49           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2] ; E18   ; 6        ; 78           ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3] ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4] ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5] ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6] ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0] ; B20   ; 6        ; 78           ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1] ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2] ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3] ; A21   ; 6        ; 78           ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4] ; B21   ; 6        ; 78           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5] ; C22   ; 6        ; 78           ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6] ; B22   ; 6        ; 78           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0] ; F21   ; 6        ; 78           ; 35           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1] ; E22   ; 6        ; 78           ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2] ; E21   ; 6        ; 78           ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3] ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4] ; C20   ; 6        ; 78           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5] ; D19   ; 6        ; 78           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6] ; E17   ; 6        ; 78           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0] ; F18   ; 6        ; 78           ; 40           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1] ; E20   ; 6        ; 78           ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2] ; E19   ; 6        ; 78           ; 40           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3] ; J18   ; 6        ; 78           ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4] ; H19   ; 6        ; 78           ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5] ; F19   ; 6        ; 78           ; 40           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6] ; F20   ; 6        ; 78           ; 35           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0] ; J20   ; 6        ; 78           ; 45           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1] ; K20   ; 6        ; 78           ; 42           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2] ; L18   ; 6        ; 78           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3] ; N18   ; 6        ; 78           ; 34           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4] ; M20   ; 6        ; 78           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5] ; N19   ; 6        ; 78           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6] ; N20   ; 6        ; 78           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0] ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1] ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2] ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3] ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4] ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5] ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6] ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7] ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8] ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9] ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 36 ( 3 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 40 ( 3 % )   ; 2.5V          ; --           ;
; 6        ; 27 / 60 ( 45 % ) ; 2.5V          ; --           ;
; 7        ; 36 / 52 ( 69 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; LEDR[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; LEDR[1]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; LEDR[2]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; LEDR[8]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; SW[4]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; SW[6]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; SW[7]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; HEX1[4]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; HEX1[5]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; HEX2[1]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; HEX2[3]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB3      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB12     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                                         ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; LEDR[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; LEDR[9]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; SW[5]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; SW[8]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; HEX1[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; HEX1[6]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; HEX2[2]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; HEX2[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B21      ; 367        ; 6        ; HEX2[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 365        ; 6        ; HEX2[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; LEDR[5]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; HEX0[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; HEX0[2]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; HEX0[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; HEX0[6]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; HEX1[0]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; HEX3[3]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; HEX3[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; HEX2[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                          ; input  ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; LEDR[4]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; LEDR[7]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; HEX0[5]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; HEX1[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D19      ; 359        ; 6        ; HEX3[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; LEDR[6]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; HEX0[1]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; HEX0[4]                                        ; output ; 2.5 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; HEX3[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E18      ; 387        ; 6        ; HEX1[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E19      ; 352        ; 6        ; HEX4[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E20      ; 355        ; 6        ; HEX4[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E21      ; 335        ; 6        ; HEX3[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 333        ; 6        ; HEX3[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; HEX4[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F19      ; 353        ; 6        ; HEX4[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 342        ; 6        ; HEX4[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 340        ; 6        ; HEX3[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; HEX4[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; HEX4[3]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; HEX5[0]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; HEX5[1]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; HEX5[2]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; HEX5[4]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; CLOCK_ADC_10                                   ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; HEX5[3]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ; 338        ; 6        ; HEX5[5]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 339        ; 6        ; HEX5[6]                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; KEY[2]                                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P19      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P20      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 297        ; 5        ; KEY[3]                                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W12      ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W13      ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; KEY[1]       ; Incomplete set of assignments ;
; KEY[2]       ; Incomplete set of assignments ;
; KEY[3]       ; Incomplete set of assignments ;
; LEDR[0]      ; Incomplete set of assignments ;
; LEDR[1]      ; Incomplete set of assignments ;
; LEDR[2]      ; Incomplete set of assignments ;
; LEDR[3]      ; Incomplete set of assignments ;
; LEDR[4]      ; Incomplete set of assignments ;
; LEDR[5]      ; Incomplete set of assignments ;
; LEDR[6]      ; Incomplete set of assignments ;
; LEDR[7]      ; Incomplete set of assignments ;
; LEDR[8]      ; Incomplete set of assignments ;
; LEDR[9]      ; Incomplete set of assignments ;
; HEX0[0]      ; Incomplete set of assignments ;
; HEX0[1]      ; Incomplete set of assignments ;
; HEX0[2]      ; Incomplete set of assignments ;
; HEX0[3]      ; Incomplete set of assignments ;
; HEX0[4]      ; Incomplete set of assignments ;
; HEX0[5]      ; Incomplete set of assignments ;
; HEX0[6]      ; Incomplete set of assignments ;
; HEX1[0]      ; Incomplete set of assignments ;
; HEX1[1]      ; Incomplete set of assignments ;
; HEX1[2]      ; Incomplete set of assignments ;
; HEX1[3]      ; Incomplete set of assignments ;
; HEX1[4]      ; Incomplete set of assignments ;
; HEX1[5]      ; Incomplete set of assignments ;
; HEX1[6]      ; Incomplete set of assignments ;
; HEX2[0]      ; Incomplete set of assignments ;
; HEX2[1]      ; Incomplete set of assignments ;
; HEX2[2]      ; Incomplete set of assignments ;
; HEX2[3]      ; Incomplete set of assignments ;
; HEX2[4]      ; Incomplete set of assignments ;
; HEX2[5]      ; Incomplete set of assignments ;
; HEX2[6]      ; Incomplete set of assignments ;
; HEX3[0]      ; Incomplete set of assignments ;
; HEX3[1]      ; Incomplete set of assignments ;
; HEX3[2]      ; Incomplete set of assignments ;
; HEX3[3]      ; Incomplete set of assignments ;
; HEX3[4]      ; Incomplete set of assignments ;
; HEX3[5]      ; Incomplete set of assignments ;
; HEX3[6]      ; Incomplete set of assignments ;
; HEX4[0]      ; Incomplete set of assignments ;
; HEX4[1]      ; Incomplete set of assignments ;
; HEX4[2]      ; Incomplete set of assignments ;
; HEX4[3]      ; Incomplete set of assignments ;
; HEX4[4]      ; Incomplete set of assignments ;
; HEX4[5]      ; Incomplete set of assignments ;
; HEX4[6]      ; Incomplete set of assignments ;
; HEX5[0]      ; Incomplete set of assignments ;
; HEX5[1]      ; Incomplete set of assignments ;
; HEX5[2]      ; Incomplete set of assignments ;
; HEX5[3]      ; Incomplete set of assignments ;
; HEX5[4]      ; Incomplete set of assignments ;
; HEX5[5]      ; Incomplete set of assignments ;
; HEX5[6]      ; Incomplete set of assignments ;
; SW[0]        ; Incomplete set of assignments ;
; SW[1]        ; Incomplete set of assignments ;
; SW[2]        ; Incomplete set of assignments ;
; SW[3]        ; Incomplete set of assignments ;
; SW[4]        ; Incomplete set of assignments ;
; SW[5]        ; Incomplete set of assignments ;
; SW[6]        ; Incomplete set of assignments ;
; SW[7]        ; Incomplete set of assignments ;
; SW[8]        ; Incomplete set of assignments ;
; KEY[0]       ; Incomplete set of assignments ;
; CLOCK_ADC_10 ; Incomplete set of assignments ;
; KEY[2]       ; Missing location assignment   ;
; KEY[3]       ; Missing location assignment   ;
+--------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                        ; Entity Name       ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |top_cpu                                     ; 1888 (25)   ; 1027 (24)                 ; 0 (0)         ; 10240       ; 2    ; 1          ; 0            ; 0       ; 0         ; 66   ; 0            ; 861 (1)      ; 197 (0)           ; 830 (24)         ; 0          ; |top_cpu                                                                                                   ; top_cpu           ; work         ;
;    |bcd7seg:comb_138|                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|bcd7seg:comb_138                                                                                  ; bcd7seg           ; work         ;
;    |bcd7seg:comb_139|                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_cpu|bcd7seg:comb_139                                                                                  ; bcd7seg           ; work         ;
;    |bcd7seg:comb_140|                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_cpu|bcd7seg:comb_140                                                                                  ; bcd7seg           ; work         ;
;    |bcd7seg:comb_141|                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |top_cpu|bcd7seg:comb_141                                                                                  ; bcd7seg           ; work         ;
;    |bcd7seg:comb_142|                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|bcd7seg:comb_142                                                                                  ; bcd7seg           ; work         ;
;    |bcd7seg:pccounter|                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|bcd7seg:pccounter                                                                                 ; bcd7seg           ; work         ;
;    |processor:cpu|                           ; 1827 (6)    ; 1003 (5)                  ; 0 (0)         ; 10240       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 824 (1)      ; 197 (0)           ; 806 (5)          ; 0          ; |top_cpu|processor:cpu                                                                                     ; processor         ; work         ;
;       |ALU:alu|                              ; 166 (166)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (163)    ; 0 (0)             ; 3 (3)            ; 0          ; |top_cpu|processor:cpu|ALU:alu                                                                             ; ALU               ; work         ;
;       |ANDGate:branchAnd|                    ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|processor:cpu|ANDGate:branchAnd                                                                   ; ANDGate           ; work         ;
;       |adder:branchAdder|                    ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 1 (1)            ; 0          ; |top_cpu|processor:cpu|adder:branchAdder                                                                   ; adder             ; work         ;
;       |controlUnit:CU|                       ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 2 (2)            ; 0          ; |top_cpu|processor:cpu|controlUnit:CU                                                                      ; controlUnit       ; work         ;
;       |dataMemory:DM|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|processor:cpu|dataMemory:DM                                                                       ; dataMemory        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|processor:cpu|dataMemory:DM|altsyncram:altsyncram_component                                       ; altsyncram        ; work         ;
;             |altsyncram_8km1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated        ; altsyncram_8km1   ; work         ;
;       |instructionMemory:IM|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|processor:cpu|instructionMemory:IM                                                                ; instructionMemory ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;             |altsyncram_38e1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |top_cpu|processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated ; altsyncram_38e1   ; work         ;
;       |mux2x1:ALUMux|                        ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 1 (1)            ; 0          ; |top_cpu|processor:cpu|mux2x1:ALUMux                                                                       ; mux2x1            ; work         ;
;       |mux2x1:RFMux|                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |top_cpu|processor:cpu|mux2x1:RFMux                                                                        ; mux2x1            ; work         ;
;       |mux2x1:WBMux|                         ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 30 (30)          ; 0          ; |top_cpu|processor:cpu|mux2x1:WBMux                                                                        ; mux2x1            ; work         ;
;       |programCounter:pc|                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |top_cpu|processor:cpu|programCounter:pc                                                                   ; programCounter    ; work         ;
;       |registerFile:RF|                      ; 1570 (1570) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 578 (578)    ; 197 (197)         ; 795 (795)        ; 0          ; |top_cpu|processor:cpu|registerFile:RF                                                                     ; registerFile      ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[2]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[3]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]       ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; CLOCK_ADC_10 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                       ;
+--------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------+-------------------+---------+
; KEY[1]                                                 ;                   ;         ;
; KEY[2]                                                 ;                   ;         ;
; KEY[3]                                                 ;                   ;         ;
; SW[0]                                                  ;                   ;         ;
; SW[1]                                                  ;                   ;         ;
; SW[2]                                                  ;                   ;         ;
; SW[3]                                                  ;                   ;         ;
; SW[4]                                                  ;                   ;         ;
; SW[5]                                                  ;                   ;         ;
; SW[6]                                                  ;                   ;         ;
; SW[7]                                                  ;                   ;         ;
; SW[8]                                                  ;                   ;         ;
; KEY[0]                                                 ;                   ;         ;
;      - clk_counter[23]                                 ; 1                 ; 0       ;
;      - processor:cpu|cycles_consumed[1]                ; 1                 ; 0       ;
;      - processor:cpu|cycles_consumed[2]                ; 1                 ; 0       ;
;      - processor:cpu|cycles_consumed[3]                ; 1                 ; 0       ;
;      - processor:cpu|cycles_consumed[4]                ; 1                 ; 0       ;
;      - clk_counter[22]                                 ; 1                 ; 0       ;
;      - clk_counter[21]                                 ; 1                 ; 0       ;
;      - clk_counter[20]                                 ; 1                 ; 0       ;
;      - clk_counter[19]                                 ; 1                 ; 0       ;
;      - clk_counter[18]                                 ; 1                 ; 0       ;
;      - clk_counter[17]                                 ; 1                 ; 0       ;
;      - clk_counter[16]                                 ; 1                 ; 0       ;
;      - clk_counter[15]                                 ; 1                 ; 0       ;
;      - clk_counter[14]                                 ; 1                 ; 0       ;
;      - clk_counter[13]                                 ; 1                 ; 0       ;
;      - clk_counter[12]                                 ; 1                 ; 0       ;
;      - clk_counter[11]                                 ; 1                 ; 0       ;
;      - clk_counter[10]                                 ; 1                 ; 0       ;
;      - clk_counter[9]                                  ; 1                 ; 0       ;
;      - clk_counter[8]                                  ; 1                 ; 0       ;
;      - clk_counter[7]                                  ; 1                 ; 0       ;
;      - clk_counter[6]                                  ; 1                 ; 0       ;
;      - clk_counter[5]                                  ; 1                 ; 0       ;
;      - clk_counter[4]                                  ; 1                 ; 0       ;
;      - clk_counter[3]                                  ; 1                 ; 0       ;
;      - clk_counter[2]                                  ; 1                 ; 0       ;
;      - clk_counter[1]                                  ; 1                 ; 0       ;
;      - clk_counter[0]                                  ; 1                 ; 0       ;
;      - processor:cpu|cycles_consumed[0]                ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][3]   ; 1                 ; 0       ;
;      - processor:cpu|programCounter:pc|PCout[0]        ; 1                 ; 0       ;
;      - processor:cpu|programCounter:pc|PCout[1]        ; 1                 ; 0       ;
;      - processor:cpu|programCounter:pc|PCout[2]        ; 1                 ; 0       ;
;      - processor:cpu|programCounter:pc|PCout[3]        ; 1                 ; 0       ;
;      - processor:cpu|hlt_logic                         ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][31]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][31] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][31] ; 1                 ; 0       ;
;      - processor:cpu|controlUnit:CU|WideOr3~1          ; 0                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][30]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][30] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][29]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][29] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][28]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][28] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][27]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][27] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][26]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][26] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][25]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][25] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][24]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][24] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][23]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][23] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][22]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][22] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][21]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][21] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][20]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][20] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][19]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][19] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][18]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][18] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][17]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][17] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][16]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][16] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][15]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][15] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][14]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][14] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][13]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][13] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][12]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][12] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][11]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][11] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][10]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][10] ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][9]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][9]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][8]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][8]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][7]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][7]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][6]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][6]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][5]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][5]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[2][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[3][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[1][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[5][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[4][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][4]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][4]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][3]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][3]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][2]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][2]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][1]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][1]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[26][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[22][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[18][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[30][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[21][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[25][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[17][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[29][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[24][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[20][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[16][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[28][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[27][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[23][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[19][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[31][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[9][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[10][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[8][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[11][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[6][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[7][0]   ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[14][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[13][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[12][0]  ; 1                 ; 0       ;
;      - processor:cpu|registerFile:RF|registers[15][0]  ; 1                 ; 0       ;
;      - processor:cpu|controlUnit:CU|RegWriteEn~4       ; 0                 ; 0       ;
;      - processor:cpu|ANDGate:branchAnd|out~1           ; 0                 ; 0       ;
;      - processor:cpu|controlUnit:CU|MemWriteEn~1       ; 1                 ; 0       ;
;      - processor:cpu|controlUnit:CU|RegWriteEn~7       ; 1                 ; 0       ;
;      - processor:cpu|programCounter:pc|PCout[4]        ; 1                 ; 0       ;
;      - processor:cpu|programCounter:pc|PCout[5]        ; 1                 ; 0       ;
;      - LEDR[0]~output                                  ; 1                 ; 0       ;
; CLOCK_ADC_10                                           ;                   ;         ;
+--------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                        ;
+-------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                      ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLOCK_ADC_10                              ; PIN_N5             ; 23      ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; CLOCK_ADC_10                              ; PIN_N5             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                    ; PIN_B8             ; 1034    ; Async. clear ; no     ; --                   ; --               ; --                        ;
; processor:cpu|controlUnit:CU|MemWriteEn~2 ; LCCOMB_X32_Y32_N26 ; 2       ; Write enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|controlUnit:CU|MemtoReg~0   ; LCCOMB_X32_Y34_N0  ; 2       ; Read enable  ; no     ; --                   ; --               ; --                        ;
; processor:cpu|hlt_logic                   ; LCCOMB_X45_Y52_N28 ; 1006    ; Clock        ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~19 ; LCCOMB_X43_Y29_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~21 ; LCCOMB_X42_Y32_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~22 ; LCCOMB_X43_Y29_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~23 ; LCCOMB_X39_Y37_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~24 ; LCCOMB_X43_Y29_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~25 ; LCCOMB_X42_Y32_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~26 ; LCCOMB_X34_Y29_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~27 ; LCCOMB_X34_Y29_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~28 ; LCCOMB_X43_Y29_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~30 ; LCCOMB_X36_Y33_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~31 ; LCCOMB_X34_Y29_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~32 ; LCCOMB_X43_Y29_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~33 ; LCCOMB_X36_Y33_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~34 ; LCCOMB_X34_Y29_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~35 ; LCCOMB_X43_Y29_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~36 ; LCCOMB_X43_Y29_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~37 ; LCCOMB_X43_Y29_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~38 ; LCCOMB_X39_Y37_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~39 ; LCCOMB_X36_Y33_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~40 ; LCCOMB_X37_Y33_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~41 ; LCCOMB_X36_Y33_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~42 ; LCCOMB_X43_Y29_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~43 ; LCCOMB_X43_Y29_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~44 ; LCCOMB_X43_Y29_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~45 ; LCCOMB_X43_Y29_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~46 ; LCCOMB_X43_Y29_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~47 ; LCCOMB_X43_Y29_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~48 ; LCCOMB_X34_Y29_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~49 ; LCCOMB_X34_Y29_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~50 ; LCCOMB_X39_Y37_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:cpu|registerFile:RF|Decoder0~51 ; LCCOMB_X34_Y29_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                         ;
+-------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                    ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_ADC_10            ; PIN_N5             ; 23      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; processor:cpu|hlt_logic ; LCCOMB_X45_Y52_N28 ; 1006    ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
+-------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+--------------+------------------+
; Name         ; Fan-Out          ;
+--------------+------------------+
; KEY[0]~input ; 1034             ;
+--------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                         ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                     ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ALTSYNCRAM        ; M9K  ; Single Port ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; dataMemoryInitializationFile.mif        ; M9K_X33_Y34_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; Single Clock ; 64           ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 64                          ; 32                          ; --                          ; --                          ; 2048                ; 1    ; instructionMemoryInitializationFile.mif ; M9K_X33_Y32_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_cpu|processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ALTSYNCRAM                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_cpu|processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ALTSYNCRAM                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000010000000000001001) (-294767285) (536936457) (20010009)    ;(00100000010000100000000000000001) (-274567295) (541196289) (20420001)   ;(00010000010000010000000000000010) (2020200002) (272695298) (10410002)   ;(00010000001000011111111111111110) (2010377776) (270663678) (1021FFFE)   ;(11111100000000000000000000000000) (-400000000) (-67108864) (-4000000)   ;(00100000000000110000000000000011) (-294367293) (537067523) (20030003)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,947 / 148,641 ( 3 % ) ;
; C16 interconnects     ; 116 / 5,382 ( 2 % )     ;
; C4 interconnects      ; 3,044 / 106,704 ( 3 % ) ;
; Direct links          ; 286 / 148,641 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )         ;
; Local interconnects   ; 936 / 49,760 ( 2 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 151 / 5,406 ( 3 % )     ;
; R4 interconnects      ; 4,144 / 147,764 ( 3 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.20) ; Number of LABs  (Total = 143) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 7                             ;
; 3                                           ; 3                             ;
; 4                                           ; 3                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 3                             ;
; 9                                           ; 1                             ;
; 10                                          ; 4                             ;
; 11                                          ; 2                             ;
; 12                                          ; 4                             ;
; 13                                          ; 3                             ;
; 14                                          ; 7                             ;
; 15                                          ; 5                             ;
; 16                                          ; 92                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.78) ; Number of LABs  (Total = 143) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 133                           ;
; 1 Clock                            ; 133                           ;
; 1 Clock enable                     ; 21                            ;
; 2 Clock enables                    ; 110                           ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.15) ; Number of LABs  (Total = 143) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 6                             ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 0                             ;
; 15                                           ; 2                             ;
; 16                                           ; 6                             ;
; 17                                           ; 7                             ;
; 18                                           ; 10                            ;
; 19                                           ; 6                             ;
; 20                                           ; 8                             ;
; 21                                           ; 4                             ;
; 22                                           ; 7                             ;
; 23                                           ; 5                             ;
; 24                                           ; 9                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 5                             ;
; 28                                           ; 7                             ;
; 29                                           ; 4                             ;
; 30                                           ; 8                             ;
; 31                                           ; 4                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.95) ; Number of LABs  (Total = 143) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 9                             ;
; 2                                                ; 9                             ;
; 3                                                ; 2                             ;
; 4                                                ; 0                             ;
; 5                                                ; 2                             ;
; 6                                                ; 3                             ;
; 7                                                ; 11                            ;
; 8                                                ; 6                             ;
; 9                                                ; 5                             ;
; 10                                               ; 12                            ;
; 11                                               ; 8                             ;
; 12                                               ; 7                             ;
; 13                                               ; 4                             ;
; 14                                               ; 4                             ;
; 15                                               ; 6                             ;
; 16                                               ; 6                             ;
; 17                                               ; 5                             ;
; 18                                               ; 5                             ;
; 19                                               ; 3                             ;
; 20                                               ; 8                             ;
; 21                                               ; 4                             ;
; 22                                               ; 2                             ;
; 23                                               ; 5                             ;
; 24                                               ; 10                            ;
; 25                                               ; 4                             ;
; 26                                               ; 0                             ;
; 27                                               ; 0                             ;
; 28                                               ; 0                             ;
; 29                                               ; 1                             ;
; 30                                               ; 0                             ;
; 31                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 26.24) ; Number of LABs  (Total = 143) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 0                             ;
; 4                                            ; 6                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 0                             ;
; 9                                            ; 3                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 2                             ;
; 14                                           ; 0                             ;
; 15                                           ; 4                             ;
; 16                                           ; 3                             ;
; 17                                           ; 3                             ;
; 18                                           ; 4                             ;
; 19                                           ; 1                             ;
; 20                                           ; 1                             ;
; 21                                           ; 2                             ;
; 22                                           ; 6                             ;
; 23                                           ; 0                             ;
; 24                                           ; 8                             ;
; 25                                           ; 0                             ;
; 26                                           ; 3                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 5                             ;
; 30                                           ; 9                             ;
; 31                                           ; 3                             ;
; 32                                           ; 5                             ;
; 33                                           ; 11                            ;
; 34                                           ; 7                             ;
; 35                                           ; 5                             ;
; 36                                           ; 15                            ;
; 37                                           ; 21                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 64           ; 0            ; 64           ; 0            ; 0            ; 66        ; 64           ; 0            ; 66        ; 66        ; 0            ; 52           ; 0            ; 0            ; 14           ; 0            ; 52           ; 14           ; 0            ; 0            ; 0            ; 52           ; 0            ; 0            ; 0            ; 0            ; 0            ; 66        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 2            ; 66           ; 2            ; 66           ; 66           ; 0         ; 2            ; 66           ; 0         ; 0         ; 66           ; 14           ; 66           ; 66           ; 52           ; 66           ; 14           ; 52           ; 66           ; 66           ; 66           ; 14           ; 66           ; 66           ; 66           ; 66           ; 66           ; 0         ; 66           ; 66           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_ADC_10       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; KEY[0]               ; 416.0             ;
; KEY[0],I/O      ; KEY[0]               ; 179.9             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                    ; Destination Register                                                                                                              ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; KEY[0]                                                                                                                             ; processor:cpu|registerFile:RF|registers[31][12]                                                                                   ; 3.594             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a26~porta_address_reg0 ; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a1~porta_address_reg0 ; 2.694             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a29~porta_address_reg0 ; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a1~porta_address_reg0 ; 2.694             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a28~porta_address_reg0 ; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a1~porta_address_reg0 ; 2.694             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a27~porta_address_reg0 ; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a1~porta_address_reg0 ; 2.694             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a31~porta_address_reg0 ; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a1~porta_address_reg0 ; 2.694             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a30~porta_address_reg0 ; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a1~porta_address_reg0 ; 2.694             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a0~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.543             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a5~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.543             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a4~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.543             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a1~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.543             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a2~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.543             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a3~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.543             ;
; processor:cpu|registerFile:RF|registers[10][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[9][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[8][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[11][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[21][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[25][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[17][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[29][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[26][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[22][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[18][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[30][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[20][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[24][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[16][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[28][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[27][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[23][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[19][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[31][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[2][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[3][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[1][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[5][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[6][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[4][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[7][7]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[13][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[14][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[12][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[15][7]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a7~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a17~porta_address_reg0 ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a16~porta_address_reg0 ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a19~porta_address_reg0 ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a18~porta_address_reg0 ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a20~porta_address_reg0 ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7~porta_address_reg0        ; 2.216             ;
; processor:cpu|registerFile:RF|registers[26][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[22][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[18][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[30][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[21][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[25][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[17][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[29][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[20][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[24][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[16][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[28][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[27][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[23][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[19][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[31][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[9][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[10][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[8][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[11][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[2][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[3][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[1][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[6][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[5][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[4][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[7][6]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[14][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[13][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[12][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[15][6]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_38e1:auto_generated|ram_block1a6~porta_address_reg0  ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3~porta_address_reg0        ; 2.075             ;
; processor:cpu|registerFile:RF|registers[26][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[22][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[18][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[30][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[21][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[25][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[17][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[29][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[20][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[24][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[16][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[28][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[27][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[23][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[19][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[31][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[9][2]                                                                                      ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
; processor:cpu|registerFile:RF|registers[10][2]                                                                                     ; processor:cpu|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8~porta_address_reg0        ; 2.017             ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 10M50DAF484C7G for design "SingleCycle"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484I7G is compatible
    Info (176445): Device 10M08DAF484I7P is compatible
    Info (176445): Device 10M16DAF484A7G is compatible
    Info (176445): Device 10M16DAF484C7G is compatible
    Info (176445): Device 10M16DAF484I7G is compatible
    Info (176445): Device 10M16DAF484I7P is compatible
    Info (176445): Device 10M25DAF484A7G is compatible
    Info (176445): Device 10M25DAF484C7G is compatible
    Info (176445): Device 10M25DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7G is compatible
    Info (176445): Device 10M50DAF484I7P is compatible
    Info (176445): Device 10M40DAF484C7G is compatible
    Info (176445): Device 10M40DAF484I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SingleCycle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_ADC_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) File: D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/top_cpu.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clk_counter[23] File: D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/top_cpu.v Line: 41
Info (176353): Automatically promoted node processor:cpu|hlt_logic  File: D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/processor.v Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node LEDR[2]~output File: D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/top_cpu.v Line: 9
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 36 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:54
Info (11888): Total time spent on timing analysis during the Fitter is 3.07 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/output_files/SingleCycle.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 5815 megabytes
    Info: Processing ended: Fri Oct 25 22:54:49 2024
    Info: Elapsed time: 00:01:13
    Info: Total CPU time (on all processors): 00:01:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/JoSDC Comp Folder/Qualifying phase (0)/Qualifying Phase/SiliCore_Qualifying_code/SiliCore_Qualifying_code/SiliCore_Qualifying_code/output_files/SingleCycle.fit.smsg.


