vhdl work "SIGNAL_PLACEHOLDER.vhd"
vhdl work "ipcore_dir/Clock/example_design/Clock_exdes.vhd"
