INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'guest' on host 'cse-HP-ProDesk-600-G6-Microtower-PC' (Linux_x86_64 version 5.15.0-67-generic) on Mon Apr 03 21:48:56 IST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/guest/Documents/experiments/dilithium_2'
Sourcing Tcl script '/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project crypto_sign 
INFO: [HLS 200-10] Opening project '/home/guest/Documents/experiments/dilithium_2/crypto_sign'.
INFO: [HLS 200-1510] Running: set_top crypto_sign 
INFO: [HLS 200-1510] Running: add_files symmetric-shake.c 
INFO: [HLS 200-10] Adding design file 'symmetric-shake.c' to the project
INFO: [HLS 200-1510] Running: add_files symmetric-aes.c 
INFO: [HLS 200-10] Adding design file 'symmetric-aes.c' to the project
INFO: [HLS 200-1510] Running: add_files sign.c 
INFO: [HLS 200-10] Adding design file 'sign.c' to the project
INFO: [HLS 200-1510] Running: add_files rounding.c 
INFO: [HLS 200-10] Adding design file 'rounding.c' to the project
INFO: [HLS 200-1510] Running: add_files rng.c 
INFO: [HLS 200-10] Adding design file 'rng.c' to the project
INFO: [HLS 200-1510] Running: add_files reduce.c 
INFO: [HLS 200-10] Adding design file 'reduce.c' to the project
INFO: [HLS 200-1510] Running: add_files polyvec.c 
INFO: [HLS 200-10] Adding design file 'polyvec.c' to the project
INFO: [HLS 200-1510] Running: add_files poly.c 
INFO: [HLS 200-10] Adding design file 'poly.c' to the project
INFO: [HLS 200-1510] Running: add_files packing.c 
INFO: [HLS 200-10] Adding design file 'packing.c' to the project
INFO: [HLS 200-1510] Running: add_files ntt.c 
INFO: [HLS 200-10] Adding design file 'ntt.c' to the project
INFO: [HLS 200-1510] Running: add_files fips202.c 
INFO: [HLS 200-10] Adding design file 'fips202.c' to the project
INFO: [HLS 200-1510] Running: add_files aes256ctr.c 
INFO: [HLS 200-10] Adding design file 'aes256ctr.c' to the project
INFO: [HLS 200-1510] Running: add_files aes.c 
INFO: [HLS 200-10] Adding design file 'aes.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb PQCgenKAT_sign.c -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'PQCgenKAT_sign.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10000ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 10000 -name default 
INFO: [HLS 200-1510] Running: source ./crypto_sign/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name crypto_sign crypto_sign 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 34115
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.2 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2.08 seconds. Total CPU system time: 0.61 seconds. Total elapsed time: 13.87 seconds; peak allocated memory: 756.770 MB.
