Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design afifo_loopback.ngc ...
WARNING:NetListWriters:298 - No output is written to afifo_loopback.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifo_din<55 : 0> on block afifo_loopback
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file afifo_loopback.edif ...
ngc2edif: Total memory usage is 75184 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design afifo_loopback.ngc ...
WARNING:NetListWriters:298 - No output is written to afifo_loopback.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifo_din<55 : 0> on block afifo_loopback
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file afifo_loopback.edif ...
ngc2edif: Total memory usage is 75184 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block fifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 74248 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block fifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 74568 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to data_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_fifo.edif ...
ngc2edif: Total memory usage is 74440 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to data_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_fifo.edif ...
ngc2edif: Total memory usage is 74568 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design afifo_loopback.ngc ...
WARNING:NetListWriters:298 - No output is written to afifo_loopback.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus fifo_din<55 : 0> on block afifo_loopback
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file afifo_loopback.edif ...
ngc2edif: Total memory usage is 74568 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 :
   0> on block fifo is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file fifo.edif ...
ngc2edif: Total memory usage is 74568 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to data_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_fifo.edif ...
ngc2edif: Total memory usage is 74696 kilobytes

