Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 23:06:45 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42/post_route_timing.rpt
| Design       : ram_288_0_42
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
raddr[0]                       u_dual_port_ram/ram_reg_0/ADDRARDADDR[6]
                                                              inf           
raddr[1]                       u_dual_port_ram/ram_reg_0/ADDRARDADDR[7]
                                                              inf           
raddr[2]                       u_dual_port_ram/ram_reg_0/ADDRARDADDR[8]
                                                              inf           
waddr[0]                       u_dual_port_ram/ram_reg_0/ADDRBWRADDR[6]
                                                              inf           
waddr[1]                       u_dual_port_ram/ram_reg_0/ADDRBWRADDR[7]
                                                              inf           
waddr[2]                       u_dual_port_ram/ram_reg_0/ADDRBWRADDR[8]
                                                              inf           
wdata[0]                       u_dual_port_ram/ram_reg_0/DIADI[0]
                                                              inf           
wdata[10]                      u_dual_port_ram/ram_reg_0/DIADI[10]
                                                              inf           
wdata[11]                      u_dual_port_ram/ram_reg_0/DIADI[11]
                                                              inf           
wdata[12]                      u_dual_port_ram/ram_reg_0/DIADI[12]
                                                              inf           
wdata[13]                      u_dual_port_ram/ram_reg_0/DIADI[13]
                                                              inf           
wdata[14]                      u_dual_port_ram/ram_reg_0/DIADI[14]
                                                              inf           
wdata[15]                      u_dual_port_ram/ram_reg_0/DIADI[15]
                                                              inf           
wdata[16]                      u_dual_port_ram/ram_reg_0/DIADI[16]
                                                              inf           
wdata[17]                      u_dual_port_ram/ram_reg_0/DIADI[17]
                                                              inf           
wdata[18]                      u_dual_port_ram/ram_reg_0/DIADI[18]
                                                              inf           
wdata[19]                      u_dual_port_ram/ram_reg_0/DIADI[19]
                                                              inf           
wdata[1]                       u_dual_port_ram/ram_reg_0/DIADI[1]
                                                              inf           
wdata[20]                      u_dual_port_ram/ram_reg_0/DIADI[20]
                                                              inf           
wdata[21]                      u_dual_port_ram/ram_reg_0/DIADI[21]
                                                              inf           
wdata[22]                      u_dual_port_ram/ram_reg_0/DIADI[22]
                                                              inf           
wdata[23]                      u_dual_port_ram/ram_reg_0/DIADI[23]
                                                              inf           
wdata[24]                      u_dual_port_ram/ram_reg_0/DIADI[24]
                                                              inf           
wdata[25]                      u_dual_port_ram/ram_reg_0/DIADI[25]
                                                              inf           
wdata[26]                      u_dual_port_ram/ram_reg_0/DIADI[26]
                                                              inf           
wdata[27]                      u_dual_port_ram/ram_reg_0/DIADI[27]
                                                              inf           
wdata[28]                      u_dual_port_ram/ram_reg_0/DIADI[28]
                                                              inf           
wdata[29]                      u_dual_port_ram/ram_reg_0/DIADI[29]
                                                              inf           
wdata[2]                       u_dual_port_ram/ram_reg_0/DIADI[2]
                                                              inf           
wdata[30]                      u_dual_port_ram/ram_reg_0/DIADI[30]
                                                              inf           
wdata[31]                      u_dual_port_ram/ram_reg_0/DIADI[31]
                                                              inf           
wdata[3]                       u_dual_port_ram/ram_reg_0/DIADI[3]
                                                              inf           
wdata[4]                       u_dual_port_ram/ram_reg_0/DIADI[4]
                                                              inf           
wdata[5]                       u_dual_port_ram/ram_reg_0/DIADI[5]
                                                              inf           
wdata[6]                       u_dual_port_ram/ram_reg_0/DIADI[6]
                                                              inf           
wdata[7]                       u_dual_port_ram/ram_reg_0/DIADI[7]
                                                              inf           
wdata[8]                       u_dual_port_ram/ram_reg_0/DIADI[8]
                                                              inf           
wdata[9]                       u_dual_port_ram/ram_reg_0/DIADI[9]
                                                              inf           
wdata[32]                      u_dual_port_ram/ram_reg_0/DIBDI[0]
                                                              inf           
wdata[42]                      u_dual_port_ram/ram_reg_0/DIBDI[10]
                                                              inf           
wdata[43]                      u_dual_port_ram/ram_reg_0/DIBDI[11]
                                                              inf           
wdata[44]                      u_dual_port_ram/ram_reg_0/DIBDI[12]
                                                              inf           
wdata[45]                      u_dual_port_ram/ram_reg_0/DIBDI[13]
                                                              inf           
wdata[46]                      u_dual_port_ram/ram_reg_0/DIBDI[14]
                                                              inf           
wdata[47]                      u_dual_port_ram/ram_reg_0/DIBDI[15]
                                                              inf           
wdata[48]                      u_dual_port_ram/ram_reg_0/DIBDI[16]
                                                              inf           
wdata[49]                      u_dual_port_ram/ram_reg_0/DIBDI[17]
                                                              inf           
wdata[50]                      u_dual_port_ram/ram_reg_0/DIBDI[18]
                                                              inf           
wdata[51]                      u_dual_port_ram/ram_reg_0/DIBDI[19]
                                                              inf           
wdata[33]                      u_dual_port_ram/ram_reg_0/DIBDI[1]
                                                              inf           
wdata[52]                      u_dual_port_ram/ram_reg_0/DIBDI[20]
                                                              inf           
wdata[53]                      u_dual_port_ram/ram_reg_0/DIBDI[21]
                                                              inf           
wdata[54]                      u_dual_port_ram/ram_reg_0/DIBDI[22]
                                                              inf           
wdata[55]                      u_dual_port_ram/ram_reg_0/DIBDI[23]
                                                              inf           
wdata[56]                      u_dual_port_ram/ram_reg_0/DIBDI[24]
                                                              inf           
wdata[57]                      u_dual_port_ram/ram_reg_0/DIBDI[25]
                                                              inf           
wdata[58]                      u_dual_port_ram/ram_reg_0/DIBDI[26]
                                                              inf           
wdata[59]                      u_dual_port_ram/ram_reg_0/DIBDI[27]
                                                              inf           
wdata[60]                      u_dual_port_ram/ram_reg_0/DIBDI[28]
                                                              inf           
wdata[61]                      u_dual_port_ram/ram_reg_0/DIBDI[29]
                                                              inf           
wdata[34]                      u_dual_port_ram/ram_reg_0/DIBDI[2]
                                                              inf           
wdata[62]                      u_dual_port_ram/ram_reg_0/DIBDI[30]
                                                              inf           
wdata[63]                      u_dual_port_ram/ram_reg_0/DIBDI[31]
                                                              inf           
wdata[35]                      u_dual_port_ram/ram_reg_0/DIBDI[3]
                                                              inf           
wdata[36]                      u_dual_port_ram/ram_reg_0/DIBDI[4]
                                                              inf           
wdata[37]                      u_dual_port_ram/ram_reg_0/DIBDI[5]
                                                              inf           
wdata[38]                      u_dual_port_ram/ram_reg_0/DIBDI[6]
                                                              inf           
wdata[39]                      u_dual_port_ram/ram_reg_0/DIBDI[7]
                                                              inf           
wdata[40]                      u_dual_port_ram/ram_reg_0/DIBDI[8]
                                                              inf           
wdata[41]                      u_dual_port_ram/ram_reg_0/DIBDI[9]
                                                              inf           
wdata[64]                      u_dual_port_ram/ram_reg_0/DIPADIP[0]
                                                              inf           
wdata[65]                      u_dual_port_ram/ram_reg_0/DIPADIP[1]
                                                              inf           
wdata[66]                      u_dual_port_ram/ram_reg_0/DIPADIP[2]
                                                              inf           
wdata[67]                      u_dual_port_ram/ram_reg_0/DIPADIP[3]
                                                              inf           
wdata[68]                      u_dual_port_ram/ram_reg_0/DIPBDIP[0]
                                                              inf           
wdata[69]                      u_dual_port_ram/ram_reg_0/DIPBDIP[1]
                                                              inf           
wdata[70]                      u_dual_port_ram/ram_reg_0/DIPBDIP[2]
                                                              inf           
wdata[71]                      u_dual_port_ram/ram_reg_0/DIPBDIP[3]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/ENBWREN
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[0]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[1]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[2]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[3]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[4]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[5]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[6]
                                                              inf           
wen                            u_dual_port_ram/ram_reg_0/WEBWE[7]
                                                              inf           
raddr[0]                       u_dual_port_ram/ram_reg_1/ADDRARDADDR[6]
                                                              inf           
raddr[1]                       u_dual_port_ram/ram_reg_1/ADDRARDADDR[7]
                                                              inf           
raddr[2]                       u_dual_port_ram/ram_reg_1/ADDRARDADDR[8]
                                                              inf           
waddr[0]                       u_dual_port_ram/ram_reg_1/ADDRBWRADDR[6]
                                                              inf           
waddr[1]                       u_dual_port_ram/ram_reg_1/ADDRBWRADDR[7]
                                                              inf           
waddr[2]                       u_dual_port_ram/ram_reg_1/ADDRBWRADDR[8]
                                                              inf           
wdata[72]                      u_dual_port_ram/ram_reg_1/DIADI[0]
                                                              inf           
wdata[82]                      u_dual_port_ram/ram_reg_1/DIADI[10]
                                                              inf           
wdata[83]                      u_dual_port_ram/ram_reg_1/DIADI[11]
                                                              inf           
wdata[84]                      u_dual_port_ram/ram_reg_1/DIADI[12]
                                                              inf           
wdata[85]                      u_dual_port_ram/ram_reg_1/DIADI[13]
                                                              inf           
wdata[86]                      u_dual_port_ram/ram_reg_1/DIADI[14]
                                                              inf           
wdata[87]                      u_dual_port_ram/ram_reg_1/DIADI[15]
                                                              inf           



