Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec  5 21:11:23 2021
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.302        0.000                      0                 4823        0.026        0.000                      0                 4823        4.020        0.000                       0                  2039  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.302        0.000                      0                 4823        0.026        0.000                      0                 4823        4.020        0.000                       0                  2039  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[0])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[0]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_157
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[10])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[10]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_147
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[11])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[11]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_146
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[12])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[12]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_145
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[13])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[13]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_144
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[14])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[14]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_143
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[15])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[15]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_142
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[16])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[16]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_141
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[17])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[17]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_140
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 4.733ns (67.243%)  route 2.306ns (32.757%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.703     3.011    design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ap_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     3.893 r  design_1_i/NeuralNetwork_0/inst/weights_s_U/NeuralNetwork_weiibs_ram_U/ram_reg_3/DOADO[1]
                         net (fo=66, routed)          2.304     6.197    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/q0[7]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[18])
                                                      3.851    10.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product/PCOUT[18]
                         net (fo=1, routed)           0.002    10.050    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/tmp_product_n_139
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        1.598    12.790    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/ap_clk
    DSP48_X0Y19          DSP48E1                                      r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg/CLK
                         clock pessimism              0.116    12.906    
                         clock uncertainty           -0.154    12.752    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.352    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_muldEe_U0/NeuralNetwork_muldEe_MulnS_0_U/p_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_3_reg_1196_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_0_i_reg_389_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.860%)  route 0.149ns (50.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.559     0.900    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_clk
    SLICE_X20Y50         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_3_reg_1196_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_3_reg_1196_reg[1]/Q
                         net (fo=1, routed)           0.149     1.196    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_3_reg_1196[1]
    SLICE_X20Y49         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_0_i_reg_389_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.831     1.201    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_clk
    SLICE_X20Y49         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_0_i_reg_389_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)        -0.001     1.171    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_0_i_reg_389_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_reg_pp1_iter2_tmp_12_mid2_v_reg_1129_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/resArray2_addr_1_reg_1166_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.325%)  route 0.227ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.564     0.905    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_clk
    SLICE_X33Y49         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_reg_pp1_iter2_tmp_12_mid2_v_reg_1129_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_reg_pp1_iter2_tmp_12_mid2_v_reg_1129_reg[6]/Q
                         net (fo=2, routed)           0.227     1.272    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_reg_pp1_iter2_tmp_12_mid2_v_reg_1129[6]
    SLICE_X29Y50         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/resArray2_addr_1_reg_1166_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.831     1.201    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/resArray2_addr_1_reg_1166_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.072     1.244    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/resArray2_addr_1_reg_1166_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_1_i_reg_411_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_23_mid2_v_reg_1228_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.001%)  route 0.201ns (51.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.564     0.905    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_clk
    SLICE_X26Y49         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_1_i_reg_411_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_1_i_reg_411_reg[1]/Q
                         net (fo=2, routed)           0.201     1.247    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_1_i_reg_411[1]
    SLICE_X26Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_23_mid2_v_reg_1228[1]_i_1/O
                         net (fo=1, routed)           0.000     1.292    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_23_mid2_v_fu_860_p3[1]
    SLICE_X26Y50         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_23_mid2_v_reg_1228_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.831     1.201    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_clk
    SLICE_X26Y50         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_23_mid2_v_reg_1228_reg[1]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_23_mid2_v_reg_1228_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.155%)  route 0.170ns (42.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.170     1.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X3Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.322 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.215     1.280    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/inst/i_0_i6_reg_130_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/inst/tmp_35_reg_314_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.116%)  route 0.235ns (58.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.560     0.901    design_1_i/NeuralNetwork_0/inst/ap_clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/i_0_i6_reg_130_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/NeuralNetwork_0/inst/i_0_i6_reg_130_reg[4]/Q
                         net (fo=4, routed)           0.235     1.299    design_1_i/NeuralNetwork_0/inst/i_0_i6_reg_130[4]
    SLICE_X23Y45         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/tmp_35_reg_314_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.828     1.198    design_1_i/NeuralNetwork_0/inst/ap_clk
    SLICE_X23Y45         FDRE                                         r  design_1_i/NeuralNetwork_0/inst/tmp_35_reg_314_reg[4]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.076     1.240    design_1_i/NeuralNetwork_0/inst/tmp_35_reg_314_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.832%)  route 0.148ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.148     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.832%)  route 0.148ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.148     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.832%)  route 0.148ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.148     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.832%)  route 0.148ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.148     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2041, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y42  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y44   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



