// Seed: 564574946
module module_0 ();
  task id_1;
    output id_2, id_3;
  endtask
  id_4(
      id_2 < ~&1, id_2, id_2
  ); id_5(
      1, 1, 1
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    output tri id_6
    , id_15,
    output tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri0 id_11,
    output wire id_12,
    input wire id_13
);
  supply0 id_16 = 1, id_17;
  wand id_18, id_19;
  assign id_5 = id_16;
  final id_18 = id_4;
  supply1 id_20 = "" + id_19;
  assign id_6 = id_18;
  module_0 modCall_1 ();
  assign id_11 = 1;
  wire id_21;
  assign id_5 = id_9;
endmodule
