// Seed: 2070662979
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    input supply1 id_6,
    output wand id_7,
    output supply0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    input wire id_15,
    input wand id_16,
    input tri0 id_17,
    output tri0 id_18,
    input tri1 id_19,
    input supply0 id_20,
    input wire id_21,
    input tri0 id_22,
    input tri1 id_23,
    output tri0 id_24,
    input wor id_25,
    output supply0 id_26,
    input wire id_27,
    output wor id_28
);
  assign id_24 = id_20;
  assign module_1._id_14 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd39
) (
    input  tri0  id_0,
    input  wor   id_1,
    output tri0  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  tri   id_7,
    inout  wand  id_8,
    input  tri0  id_9,
    output tri   id_10,
    input  uwire id_11,
    output uwire id_12,
    output tri   id_13,
    input  tri1  _id_14,
    input  uwire id_15
);
  logic [1 : id_14] id_17;
  ;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_15,
      id_5,
      id_13,
      id_3,
      id_11,
      id_12,
      id_12,
      id_3,
      id_15,
      id_8,
      id_13,
      id_11,
      id_1,
      id_11,
      id_0,
      id_6,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_13,
      id_5,
      id_10,
      id_5,
      id_12
  );
endmodule
