// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _load_shortcut_HH_
#define _load_shortcut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FracNet_mul_29s_9lbW.h"
#include "FracNet_mul_9ns_3mb6.h"
#include "FracNet_mac_muladncg.h"

namespace ap_rtl {

struct load_shortcut : public sc_module {
    // Port declarations 185
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > out_buf_sc_0_V_address0;
    sc_out< sc_logic > out_buf_sc_0_V_ce0;
    sc_out< sc_logic > out_buf_sc_0_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_0_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_1_V_address0;
    sc_out< sc_logic > out_buf_sc_1_V_ce0;
    sc_out< sc_logic > out_buf_sc_1_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_1_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_2_V_address0;
    sc_out< sc_logic > out_buf_sc_2_V_ce0;
    sc_out< sc_logic > out_buf_sc_2_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_2_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_3_V_address0;
    sc_out< sc_logic > out_buf_sc_3_V_ce0;
    sc_out< sc_logic > out_buf_sc_3_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_3_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_4_V_address0;
    sc_out< sc_logic > out_buf_sc_4_V_ce0;
    sc_out< sc_logic > out_buf_sc_4_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_4_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_5_V_address0;
    sc_out< sc_logic > out_buf_sc_5_V_ce0;
    sc_out< sc_logic > out_buf_sc_5_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_5_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_6_V_address0;
    sc_out< sc_logic > out_buf_sc_6_V_ce0;
    sc_out< sc_logic > out_buf_sc_6_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_6_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_7_V_address0;
    sc_out< sc_logic > out_buf_sc_7_V_ce0;
    sc_out< sc_logic > out_buf_sc_7_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_7_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_8_V_address0;
    sc_out< sc_logic > out_buf_sc_8_V_ce0;
    sc_out< sc_logic > out_buf_sc_8_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_8_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_9_V_address0;
    sc_out< sc_logic > out_buf_sc_9_V_ce0;
    sc_out< sc_logic > out_buf_sc_9_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_9_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_10_V_address0;
    sc_out< sc_logic > out_buf_sc_10_V_ce0;
    sc_out< sc_logic > out_buf_sc_10_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_10_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_11_V_address0;
    sc_out< sc_logic > out_buf_sc_11_V_ce0;
    sc_out< sc_logic > out_buf_sc_11_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_11_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_12_V_address0;
    sc_out< sc_logic > out_buf_sc_12_V_ce0;
    sc_out< sc_logic > out_buf_sc_12_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_12_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_13_V_address0;
    sc_out< sc_logic > out_buf_sc_13_V_ce0;
    sc_out< sc_logic > out_buf_sc_13_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_13_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_14_V_address0;
    sc_out< sc_logic > out_buf_sc_14_V_ce0;
    sc_out< sc_logic > out_buf_sc_14_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_14_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_15_V_address0;
    sc_out< sc_logic > out_buf_sc_15_V_ce0;
    sc_out< sc_logic > out_buf_sc_15_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_15_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_16_V_address0;
    sc_out< sc_logic > out_buf_sc_16_V_ce0;
    sc_out< sc_logic > out_buf_sc_16_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_16_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_17_V_address0;
    sc_out< sc_logic > out_buf_sc_17_V_ce0;
    sc_out< sc_logic > out_buf_sc_17_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_17_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_18_V_address0;
    sc_out< sc_logic > out_buf_sc_18_V_ce0;
    sc_out< sc_logic > out_buf_sc_18_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_18_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_19_V_address0;
    sc_out< sc_logic > out_buf_sc_19_V_ce0;
    sc_out< sc_logic > out_buf_sc_19_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_19_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_20_V_address0;
    sc_out< sc_logic > out_buf_sc_20_V_ce0;
    sc_out< sc_logic > out_buf_sc_20_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_20_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_21_V_address0;
    sc_out< sc_logic > out_buf_sc_21_V_ce0;
    sc_out< sc_logic > out_buf_sc_21_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_21_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_22_V_address0;
    sc_out< sc_logic > out_buf_sc_22_V_ce0;
    sc_out< sc_logic > out_buf_sc_22_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_22_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_23_V_address0;
    sc_out< sc_logic > out_buf_sc_23_V_ce0;
    sc_out< sc_logic > out_buf_sc_23_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_23_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_24_V_address0;
    sc_out< sc_logic > out_buf_sc_24_V_ce0;
    sc_out< sc_logic > out_buf_sc_24_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_24_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_25_V_address0;
    sc_out< sc_logic > out_buf_sc_25_V_ce0;
    sc_out< sc_logic > out_buf_sc_25_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_25_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_26_V_address0;
    sc_out< sc_logic > out_buf_sc_26_V_ce0;
    sc_out< sc_logic > out_buf_sc_26_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_26_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_27_V_address0;
    sc_out< sc_logic > out_buf_sc_27_V_ce0;
    sc_out< sc_logic > out_buf_sc_27_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_27_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_28_V_address0;
    sc_out< sc_logic > out_buf_sc_28_V_ce0;
    sc_out< sc_logic > out_buf_sc_28_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_28_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_29_V_address0;
    sc_out< sc_logic > out_buf_sc_29_V_ce0;
    sc_out< sc_logic > out_buf_sc_29_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_29_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_30_V_address0;
    sc_out< sc_logic > out_buf_sc_30_V_ce0;
    sc_out< sc_logic > out_buf_sc_30_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_30_V_d0;
    sc_out< sc_lv<10> > out_buf_sc_31_V_address0;
    sc_out< sc_logic > out_buf_sc_31_V_ce0;
    sc_out< sc_logic > out_buf_sc_31_V_we0;
    sc_out< sc_lv<16> > out_buf_sc_31_V_d0;
    sc_out< sc_logic > m_axi_DDR_buf_V_AWVALID;
    sc_in< sc_logic > m_axi_DDR_buf_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_DDR_buf_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_DDR_buf_V_AWID;
    sc_out< sc_lv<32> > m_axi_DDR_buf_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_DDR_buf_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DDR_buf_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_DDR_buf_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DDR_buf_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DDR_buf_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_DDR_buf_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_DDR_buf_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_DDR_buf_V_AWUSER;
    sc_out< sc_logic > m_axi_DDR_buf_V_WVALID;
    sc_in< sc_logic > m_axi_DDR_buf_V_WREADY;
    sc_out< sc_lv<512> > m_axi_DDR_buf_V_WDATA;
    sc_out< sc_lv<64> > m_axi_DDR_buf_V_WSTRB;
    sc_out< sc_logic > m_axi_DDR_buf_V_WLAST;
    sc_out< sc_lv<1> > m_axi_DDR_buf_V_WID;
    sc_out< sc_lv<1> > m_axi_DDR_buf_V_WUSER;
    sc_out< sc_logic > m_axi_DDR_buf_V_ARVALID;
    sc_in< sc_logic > m_axi_DDR_buf_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_DDR_buf_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_DDR_buf_V_ARID;
    sc_out< sc_lv<32> > m_axi_DDR_buf_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_DDR_buf_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DDR_buf_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_DDR_buf_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DDR_buf_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DDR_buf_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_DDR_buf_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_DDR_buf_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_DDR_buf_V_ARUSER;
    sc_in< sc_logic > m_axi_DDR_buf_V_RVALID;
    sc_out< sc_logic > m_axi_DDR_buf_V_RREADY;
    sc_in< sc_lv<512> > m_axi_DDR_buf_V_RDATA;
    sc_in< sc_logic > m_axi_DDR_buf_V_RLAST;
    sc_in< sc_lv<1> > m_axi_DDR_buf_V_RID;
    sc_in< sc_lv<1> > m_axi_DDR_buf_V_RUSER;
    sc_in< sc_lv<2> > m_axi_DDR_buf_V_RRESP;
    sc_in< sc_logic > m_axi_DDR_buf_V_BVALID;
    sc_out< sc_logic > m_axi_DDR_buf_V_BREADY;
    sc_in< sc_lv<2> > m_axi_DDR_buf_V_BRESP;
    sc_in< sc_lv<1> > m_axi_DDR_buf_V_BID;
    sc_in< sc_lv<1> > m_axi_DDR_buf_V_BUSER;
    sc_in< sc_lv<26> > DDR_buf_V_offset;
    sc_in< sc_lv<8> > H_fmap_out;
    sc_in< sc_lv<12> > in_channels;
    sc_in< sc_lv<32> > out_channel_start;
    sc_in< sc_lv<32> > row_tile_start;
    sc_in< sc_lv<1> > switch_bank;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    load_shortcut(sc_module_name name);
    SC_HAS_PROCESS(load_shortcut);

    ~load_shortcut();

    sc_trace_file* mVcdFile;

    FracNet_mul_29s_9lbW<1,2,29,9,36>* FracNet_mul_29s_9lbW_U777;
    FracNet_mul_9ns_3mb6<1,2,9,36,44>* FracNet_mul_9ns_3mb6_U778;
    FracNet_mac_muladncg<1,1,8,4,7,11>* FracNet_mac_muladncg_U779;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > DDR_buf_V_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter4_reg;
    sc_signal< sc_logic > DDR_buf_V_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter11_reg;
    sc_signal< sc_lv<11> > indvar_flatten_reg_752;
    sc_signal< sc_lv<4> > row_0_reg_763;
    sc_signal< sc_lv<7> > col_0_reg_774;
    sc_signal< sc_lv<28> > ddr_channel_ptr_fu_833_p3;
    sc_signal< sc_lv<28> > ddr_channel_ptr_reg_1374;
    sc_signal< sc_lv<29> > select_ln254_fu_885_p3;
    sc_signal< sc_lv<29> > select_ln254_reg_1382;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<36> > grp_fu_896_p2;
    sc_signal< sc_lv<36> > mul_ln261_reg_1402;
    sc_signal< sc_lv<11> > bound_fu_902_p3;
    sc_signal< sc_lv<11> > bound_reg_1407;
    sc_signal< sc_lv<44> > zext_ln258_1_fu_910_p1;
    sc_signal< sc_lv<44> > zext_ln258_1_reg_1412;
    sc_signal< sc_lv<1> > icmp_ln258_fu_923_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter13;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln258_reg_1417_pp0_iter12_reg;
    sc_signal< sc_lv<11> > add_ln258_1_fu_928_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<7> > select_ln258_fu_940_p3;
    sc_signal< sc_lv<7> > select_ln258_reg_1426;
    sc_signal< sc_lv<7> > select_ln258_reg_1426_pp0_iter1_reg;
    sc_signal< sc_lv<7> > select_ln258_reg_1426_pp0_iter2_reg;
    sc_signal< sc_lv<7> > select_ln258_reg_1426_pp0_iter3_reg;
    sc_signal< sc_lv<4> > select_ln258_1_fu_948_p3;
    sc_signal< sc_lv<4> > select_ln258_1_reg_1432;
    sc_signal< sc_lv<7> > col_fu_956_p2;
    sc_signal< sc_lv<36> > add_ln261_fu_974_p2;
    sc_signal< sc_lv<36> > add_ln261_reg_1444;
    sc_signal< sc_lv<11> > grp_fu_1366_p3;
    sc_signal< sc_lv<11> > add_ln339_reg_1449;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter2_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter3_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter4_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter5_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter6_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter7_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter8_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter9_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter10_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter11_reg;
    sc_signal< sc_lv<11> > add_ln339_reg_1449_pp0_iter12_reg;
    sc_signal< sc_lv<44> > grp_fu_988_p2;
    sc_signal< sc_lv<44> > mul_ln261_1_reg_1459;
    sc_signal< sc_lv<44> > add_ln261_2_fu_1002_p2;
    sc_signal< sc_lv<44> > add_ln261_2_reg_1464;
    sc_signal< sc_lv<16> > trunc_ln647_fu_1017_p1;
    sc_signal< sc_lv<16> > trunc_ln647_reg_1475;
    sc_signal< sc_lv<16> > p_Result_2_1_reg_1480;
    sc_signal< sc_lv<16> > p_Result_2_2_reg_1485;
    sc_signal< sc_lv<16> > p_Result_2_3_reg_1490;
    sc_signal< sc_lv<16> > p_Result_2_4_reg_1495;
    sc_signal< sc_lv<16> > p_Result_2_5_reg_1500;
    sc_signal< sc_lv<16> > p_Result_2_6_reg_1505;
    sc_signal< sc_lv<16> > p_Result_2_7_reg_1510;
    sc_signal< sc_lv<16> > p_Result_2_8_reg_1515;
    sc_signal< sc_lv<16> > p_Result_2_9_reg_1520;
    sc_signal< sc_lv<16> > p_Result_2_s_reg_1525;
    sc_signal< sc_lv<16> > p_Result_2_10_reg_1530;
    sc_signal< sc_lv<16> > p_Result_2_11_reg_1535;
    sc_signal< sc_lv<16> > p_Result_2_12_reg_1540;
    sc_signal< sc_lv<16> > p_Result_2_13_reg_1545;
    sc_signal< sc_lv<16> > p_Result_2_14_reg_1550;
    sc_signal< sc_lv<16> > p_Result_2_15_reg_1555;
    sc_signal< sc_lv<16> > p_Result_2_16_reg_1560;
    sc_signal< sc_lv<16> > p_Result_2_17_reg_1565;
    sc_signal< sc_lv<16> > p_Result_2_18_reg_1570;
    sc_signal< sc_lv<16> > p_Result_2_19_reg_1575;
    sc_signal< sc_lv<16> > p_Result_2_20_reg_1580;
    sc_signal< sc_lv<16> > p_Result_2_21_reg_1585;
    sc_signal< sc_lv<16> > p_Result_2_22_reg_1590;
    sc_signal< sc_lv<16> > p_Result_2_23_reg_1595;
    sc_signal< sc_lv<16> > p_Result_2_24_reg_1600;
    sc_signal< sc_lv<16> > p_Result_2_25_reg_1605;
    sc_signal< sc_lv<16> > p_Result_2_26_reg_1610;
    sc_signal< sc_lv<16> > p_Result_2_27_reg_1615;
    sc_signal< sc_lv<16> > p_Result_2_28_reg_1620;
    sc_signal< sc_lv<16> > p_Result_2_29_reg_1625;
    sc_signal< sc_lv<16> > p_Result_2_30_reg_1630;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_lv<4> > ap_phi_mux_row_0_phi_fu_767_p4;
    sc_signal< sc_lv<64> > sext_ln339_fu_1331_p1;
    sc_signal< sc_lv<64> > sext_ln261_3_fu_1007_p1;
    sc_signal< sc_lv<32> > sub_ln253_fu_793_p2;
    sc_signal< sc_lv<27> > tmp_s_fu_799_p4;
    sc_signal< sc_lv<28> > zext_ln253_fu_809_p1;
    sc_signal< sc_lv<27> > tmp_1_fu_819_p4;
    sc_signal< sc_lv<1> > tmp_4_fu_785_p3;
    sc_signal< sc_lv<28> > sub_ln253_1_fu_813_p2;
    sc_signal< sc_lv<28> > zext_ln253_1_fu_829_p1;
    sc_signal< sc_lv<6> > trunc_ln255_4_fu_844_p4;
    sc_signal< sc_lv<28> > zext_ln255_fu_854_p1;
    sc_signal< sc_lv<1> > icmp_ln255_fu_858_p2;
    sc_signal< sc_lv<28> > sub_ln255_fu_863_p2;
    sc_signal< sc_lv<28> > ddr_channel_ptr_1_fu_868_p3;
    sc_signal< sc_lv<29> > sext_ln255_fu_875_p1;
    sc_signal< sc_lv<29> > ddr_channel_ptr_2_fu_879_p2;
    sc_signal< sc_lv<29> > sext_ln253_fu_841_p1;
    sc_signal< sc_lv<9> > grp_fu_896_p1;
    sc_signal< sc_lv<8> > zext_ln259_fu_914_p1;
    sc_signal< sc_lv<1> > icmp_ln259_fu_918_p2;
    sc_signal< sc_lv<4> > row_fu_934_p2;
    sc_signal< sc_lv<32> > zext_ln258_fu_962_p1;
    sc_signal< sc_lv<32> > add_ln258_fu_965_p2;
    sc_signal< sc_lv<36> > sext_ln261_1_fu_970_p1;
    sc_signal< sc_lv<9> > grp_fu_988_p0;
    sc_signal< sc_lv<44> > zext_ln339_1_fu_994_p1;
    sc_signal< sc_lv<44> > add_ln261_1_fu_997_p2;
    sc_signal< sc_lv<8> > grp_fu_1366_p0;
    sc_signal< sc_lv<4> > grp_fu_1366_p1;
    sc_signal< sc_lv<7> > grp_fu_1366_p2;
    sc_signal< sc_logic > grp_fu_988_ce;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<11> > grp_fu_1366_p10;
    sc_signal< sc_lv<11> > grp_fu_1366_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<28> ap_const_lv28_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<29> ap_const_lv29_20;
    static const sc_lv<36> ap_const_lv36_E2;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<44> ap_const_lv44_E1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<32> ap_const_lv32_B0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_CF;
    static const sc_lv<32> ap_const_lv32_D0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_EF;
    static const sc_lv<32> ap_const_lv32_F0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_10F;
    static const sc_lv<32> ap_const_lv32_110;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_12F;
    static const sc_lv<32> ap_const_lv32_130;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_14F;
    static const sc_lv<32> ap_const_lv32_150;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_16F;
    static const sc_lv<32> ap_const_lv32_170;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_18F;
    static const sc_lv<32> ap_const_lv32_190;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1AF;
    static const sc_lv<32> ap_const_lv32_1B0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1CF;
    static const sc_lv<32> ap_const_lv32_1D0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1EF;
    static const sc_lv<32> ap_const_lv32_1F0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<11> ap_const_lv11_71;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_DDR_buf_V_blk_n_AR();
    void thread_DDR_buf_V_blk_n_R();
    void thread_add_ln258_1_fu_928_p2();
    void thread_add_ln258_fu_965_p2();
    void thread_add_ln261_1_fu_997_p2();
    void thread_add_ln261_2_fu_1002_p2();
    void thread_add_ln261_fu_974_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter5();
    void thread_ap_block_state11_pp0_stage0_iter6();
    void thread_ap_block_state12_pp0_stage0_iter7();
    void thread_ap_block_state13_pp0_stage0_iter8();
    void thread_ap_block_state14_pp0_stage0_iter9();
    void thread_ap_block_state15_pp0_stage0_iter10();
    void thread_ap_block_state16_pp0_stage0_iter11();
    void thread_ap_block_state17_pp0_stage0_iter12();
    void thread_ap_block_state18_pp0_stage0_iter13();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_row_0_phi_fu_767_p4();
    void thread_ap_ready();
    void thread_bound_fu_902_p3();
    void thread_col_fu_956_p2();
    void thread_ddr_channel_ptr_1_fu_868_p3();
    void thread_ddr_channel_ptr_2_fu_879_p2();
    void thread_ddr_channel_ptr_fu_833_p3();
    void thread_grp_fu_1366_p0();
    void thread_grp_fu_1366_p1();
    void thread_grp_fu_1366_p10();
    void thread_grp_fu_1366_p2();
    void thread_grp_fu_1366_p20();
    void thread_grp_fu_896_p1();
    void thread_grp_fu_988_ce();
    void thread_grp_fu_988_p0();
    void thread_icmp_ln255_fu_858_p2();
    void thread_icmp_ln258_fu_923_p2();
    void thread_icmp_ln259_fu_918_p2();
    void thread_m_axi_DDR_buf_V_ARADDR();
    void thread_m_axi_DDR_buf_V_ARBURST();
    void thread_m_axi_DDR_buf_V_ARCACHE();
    void thread_m_axi_DDR_buf_V_ARID();
    void thread_m_axi_DDR_buf_V_ARLEN();
    void thread_m_axi_DDR_buf_V_ARLOCK();
    void thread_m_axi_DDR_buf_V_ARPROT();
    void thread_m_axi_DDR_buf_V_ARQOS();
    void thread_m_axi_DDR_buf_V_ARREGION();
    void thread_m_axi_DDR_buf_V_ARSIZE();
    void thread_m_axi_DDR_buf_V_ARUSER();
    void thread_m_axi_DDR_buf_V_ARVALID();
    void thread_m_axi_DDR_buf_V_AWADDR();
    void thread_m_axi_DDR_buf_V_AWBURST();
    void thread_m_axi_DDR_buf_V_AWCACHE();
    void thread_m_axi_DDR_buf_V_AWID();
    void thread_m_axi_DDR_buf_V_AWLEN();
    void thread_m_axi_DDR_buf_V_AWLOCK();
    void thread_m_axi_DDR_buf_V_AWPROT();
    void thread_m_axi_DDR_buf_V_AWQOS();
    void thread_m_axi_DDR_buf_V_AWREGION();
    void thread_m_axi_DDR_buf_V_AWSIZE();
    void thread_m_axi_DDR_buf_V_AWUSER();
    void thread_m_axi_DDR_buf_V_AWVALID();
    void thread_m_axi_DDR_buf_V_BREADY();
    void thread_m_axi_DDR_buf_V_RREADY();
    void thread_m_axi_DDR_buf_V_WDATA();
    void thread_m_axi_DDR_buf_V_WID();
    void thread_m_axi_DDR_buf_V_WLAST();
    void thread_m_axi_DDR_buf_V_WSTRB();
    void thread_m_axi_DDR_buf_V_WUSER();
    void thread_m_axi_DDR_buf_V_WVALID();
    void thread_out_buf_sc_0_V_address0();
    void thread_out_buf_sc_0_V_ce0();
    void thread_out_buf_sc_0_V_d0();
    void thread_out_buf_sc_0_V_we0();
    void thread_out_buf_sc_10_V_address0();
    void thread_out_buf_sc_10_V_ce0();
    void thread_out_buf_sc_10_V_d0();
    void thread_out_buf_sc_10_V_we0();
    void thread_out_buf_sc_11_V_address0();
    void thread_out_buf_sc_11_V_ce0();
    void thread_out_buf_sc_11_V_d0();
    void thread_out_buf_sc_11_V_we0();
    void thread_out_buf_sc_12_V_address0();
    void thread_out_buf_sc_12_V_ce0();
    void thread_out_buf_sc_12_V_d0();
    void thread_out_buf_sc_12_V_we0();
    void thread_out_buf_sc_13_V_address0();
    void thread_out_buf_sc_13_V_ce0();
    void thread_out_buf_sc_13_V_d0();
    void thread_out_buf_sc_13_V_we0();
    void thread_out_buf_sc_14_V_address0();
    void thread_out_buf_sc_14_V_ce0();
    void thread_out_buf_sc_14_V_d0();
    void thread_out_buf_sc_14_V_we0();
    void thread_out_buf_sc_15_V_address0();
    void thread_out_buf_sc_15_V_ce0();
    void thread_out_buf_sc_15_V_d0();
    void thread_out_buf_sc_15_V_we0();
    void thread_out_buf_sc_16_V_address0();
    void thread_out_buf_sc_16_V_ce0();
    void thread_out_buf_sc_16_V_d0();
    void thread_out_buf_sc_16_V_we0();
    void thread_out_buf_sc_17_V_address0();
    void thread_out_buf_sc_17_V_ce0();
    void thread_out_buf_sc_17_V_d0();
    void thread_out_buf_sc_17_V_we0();
    void thread_out_buf_sc_18_V_address0();
    void thread_out_buf_sc_18_V_ce0();
    void thread_out_buf_sc_18_V_d0();
    void thread_out_buf_sc_18_V_we0();
    void thread_out_buf_sc_19_V_address0();
    void thread_out_buf_sc_19_V_ce0();
    void thread_out_buf_sc_19_V_d0();
    void thread_out_buf_sc_19_V_we0();
    void thread_out_buf_sc_1_V_address0();
    void thread_out_buf_sc_1_V_ce0();
    void thread_out_buf_sc_1_V_d0();
    void thread_out_buf_sc_1_V_we0();
    void thread_out_buf_sc_20_V_address0();
    void thread_out_buf_sc_20_V_ce0();
    void thread_out_buf_sc_20_V_d0();
    void thread_out_buf_sc_20_V_we0();
    void thread_out_buf_sc_21_V_address0();
    void thread_out_buf_sc_21_V_ce0();
    void thread_out_buf_sc_21_V_d0();
    void thread_out_buf_sc_21_V_we0();
    void thread_out_buf_sc_22_V_address0();
    void thread_out_buf_sc_22_V_ce0();
    void thread_out_buf_sc_22_V_d0();
    void thread_out_buf_sc_22_V_we0();
    void thread_out_buf_sc_23_V_address0();
    void thread_out_buf_sc_23_V_ce0();
    void thread_out_buf_sc_23_V_d0();
    void thread_out_buf_sc_23_V_we0();
    void thread_out_buf_sc_24_V_address0();
    void thread_out_buf_sc_24_V_ce0();
    void thread_out_buf_sc_24_V_d0();
    void thread_out_buf_sc_24_V_we0();
    void thread_out_buf_sc_25_V_address0();
    void thread_out_buf_sc_25_V_ce0();
    void thread_out_buf_sc_25_V_d0();
    void thread_out_buf_sc_25_V_we0();
    void thread_out_buf_sc_26_V_address0();
    void thread_out_buf_sc_26_V_ce0();
    void thread_out_buf_sc_26_V_d0();
    void thread_out_buf_sc_26_V_we0();
    void thread_out_buf_sc_27_V_address0();
    void thread_out_buf_sc_27_V_ce0();
    void thread_out_buf_sc_27_V_d0();
    void thread_out_buf_sc_27_V_we0();
    void thread_out_buf_sc_28_V_address0();
    void thread_out_buf_sc_28_V_ce0();
    void thread_out_buf_sc_28_V_d0();
    void thread_out_buf_sc_28_V_we0();
    void thread_out_buf_sc_29_V_address0();
    void thread_out_buf_sc_29_V_ce0();
    void thread_out_buf_sc_29_V_d0();
    void thread_out_buf_sc_29_V_we0();
    void thread_out_buf_sc_2_V_address0();
    void thread_out_buf_sc_2_V_ce0();
    void thread_out_buf_sc_2_V_d0();
    void thread_out_buf_sc_2_V_we0();
    void thread_out_buf_sc_30_V_address0();
    void thread_out_buf_sc_30_V_ce0();
    void thread_out_buf_sc_30_V_d0();
    void thread_out_buf_sc_30_V_we0();
    void thread_out_buf_sc_31_V_address0();
    void thread_out_buf_sc_31_V_ce0();
    void thread_out_buf_sc_31_V_d0();
    void thread_out_buf_sc_31_V_we0();
    void thread_out_buf_sc_3_V_address0();
    void thread_out_buf_sc_3_V_ce0();
    void thread_out_buf_sc_3_V_d0();
    void thread_out_buf_sc_3_V_we0();
    void thread_out_buf_sc_4_V_address0();
    void thread_out_buf_sc_4_V_ce0();
    void thread_out_buf_sc_4_V_d0();
    void thread_out_buf_sc_4_V_we0();
    void thread_out_buf_sc_5_V_address0();
    void thread_out_buf_sc_5_V_ce0();
    void thread_out_buf_sc_5_V_d0();
    void thread_out_buf_sc_5_V_we0();
    void thread_out_buf_sc_6_V_address0();
    void thread_out_buf_sc_6_V_ce0();
    void thread_out_buf_sc_6_V_d0();
    void thread_out_buf_sc_6_V_we0();
    void thread_out_buf_sc_7_V_address0();
    void thread_out_buf_sc_7_V_ce0();
    void thread_out_buf_sc_7_V_d0();
    void thread_out_buf_sc_7_V_we0();
    void thread_out_buf_sc_8_V_address0();
    void thread_out_buf_sc_8_V_ce0();
    void thread_out_buf_sc_8_V_d0();
    void thread_out_buf_sc_8_V_we0();
    void thread_out_buf_sc_9_V_address0();
    void thread_out_buf_sc_9_V_ce0();
    void thread_out_buf_sc_9_V_d0();
    void thread_out_buf_sc_9_V_we0();
    void thread_row_fu_934_p2();
    void thread_select_ln254_fu_885_p3();
    void thread_select_ln258_1_fu_948_p3();
    void thread_select_ln258_fu_940_p3();
    void thread_sext_ln253_fu_841_p1();
    void thread_sext_ln255_fu_875_p1();
    void thread_sext_ln261_1_fu_970_p1();
    void thread_sext_ln261_3_fu_1007_p1();
    void thread_sext_ln339_fu_1331_p1();
    void thread_sub_ln253_1_fu_813_p2();
    void thread_sub_ln253_fu_793_p2();
    void thread_sub_ln255_fu_863_p2();
    void thread_tmp_1_fu_819_p4();
    void thread_tmp_4_fu_785_p3();
    void thread_tmp_s_fu_799_p4();
    void thread_trunc_ln255_4_fu_844_p4();
    void thread_trunc_ln647_fu_1017_p1();
    void thread_zext_ln253_1_fu_829_p1();
    void thread_zext_ln253_fu_809_p1();
    void thread_zext_ln255_fu_854_p1();
    void thread_zext_ln258_1_fu_910_p1();
    void thread_zext_ln258_fu_962_p1();
    void thread_zext_ln259_fu_914_p1();
    void thread_zext_ln339_1_fu_994_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
