0.6
2018.3
Dec  7 2018
00:33:28
D:/ALL_Project/PCexp/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v,1672215600,verilog,,,,glbl,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sim_1/imports/sim/testbench.v,1683441068,verilog,,,,testbench,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/adder.v,1683450717,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/alu.v,,adder,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/alu.v,1683450823,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/aludec.v,,alu,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/aludec.v,1683450515,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/controller.v,,aludec,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/controller.v,1683379790,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/datapath.v,,controller,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/datapath.v,1683450621,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/eqcmp.v,,datapath,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/eqcmp.v,1683450778,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenr.v,,eqcmp,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenr.v,1683450956,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenrc.v,,flopenr,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenrc.v,1683450934,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v,,flopenrc,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v,1683450587,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v,,flopr,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v,1683450547,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/hazard.v,,floprc,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/hazard.v,1683450847,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/maindec.v,,hazard,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/maindec.v,1683379212,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mips.v,,maindec,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mips.v,1683450463,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux2.v,,mips,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux2.v,1683450733,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux3.v,,mux2,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux3.v,1683450807,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/pc.v,,mux3,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/pc.v,1683450703,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/regfile.v,,pc,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/regfile.v,1683450748,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/signext.v,,regfile,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/signext.v,1672215600,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/sl2.v,,signext,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/sl2.v,1683450901,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/top.v,,sl2,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/top.v,1683441010,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sim_1/imports/sim/testbench.v,,top,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/data_ram/sim/data_ram.v,1683423540,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,,data_ram,,,,,,,,
D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1683389490,verilog,,D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/adder.v,,inst_ram,,,,,,,,
