

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Wed Nov 29 19:42:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|        ?|  0.120 us|         ?|   13|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |                                             |                                  |        Latency (cycles)       |    Latency (absolute)   |          Interval         | Pipeline|
        |                   Instance                  |              Module              |   min   |         max         |    min    |     max     | min |         max         |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+
        |grp_matprod_Pipeline_1_fu_153                |matprod_Pipeline_1                |        4|  4611686018427387904|  40.000 ns|  4.6e+10 sec|    4|  4611686018427387904|       no|
        |grp_matprod_Pipeline_2_fu_162                |matprod_Pipeline_2                |        4|  4611686018427387904|  40.000 ns|  4.6e+10 sec|    4|  4611686018427387904|       no|
        |grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171  |matprod_Pipeline_VITIS_LOOP_26_1  |        2|                 1008|  20.000 ns|    10.080 us|    2|                 1008|       no|
        |grp_matprod_Pipeline_4_fu_185                |matprod_Pipeline_4                |        5|  4611686018427387904|  50.000 ns|  4.6e+10 sec|    5|  4611686018427387904|       no|
        +---------------------------------------------+----------------------------------+---------+---------------------+-----------+-------------+-----+---------------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   12|    2952|   3007|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    459|    -|
|Register         |        -|    -|     631|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   12|    3583|   3526|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    5|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |BUS1_s_axi_U                                 |BUS1_s_axi                        |        0|   0|  360|   616|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|  718|  1282|    0|
    |grp_matprod_Pipeline_1_fu_153                |matprod_Pipeline_1                |        0|   0|  286|   155|    0|
    |grp_matprod_Pipeline_2_fu_162                |matprod_Pipeline_2                |        0|   0|  286|   155|    0|
    |grp_matprod_Pipeline_4_fu_185                |matprod_Pipeline_4                |        0|   0|  226|   155|    0|
    |grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171  |matprod_Pipeline_VITIS_LOOP_26_1  |        0|   3|  581|   494|    0|
    |mul_32s_32s_32_2_1_U27                       |mul_32s_32s_32_2_1                |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U28                       |mul_32s_32s_32_2_1                |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U29                       |mul_32s_32s_32_2_1                |        0|   3|  165|    50|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |        0|  12| 2952|  3007|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m1_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m2_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |m3_buffer_U  |m1_buffer_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state13_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state34                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_206_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln24_fu_234_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln42_fu_262_p2               |      icmp|   0|  0|  18|          32|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          99|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  159|         35|    1|         35|
    |gmem_ARADDR         |   21|          5|   64|        320|
    |gmem_ARLEN          |   21|          5|   32|        160|
    |gmem_ARVALID        |   17|          4|    1|          4|
    |gmem_AWADDR         |   13|          3|   64|        192|
    |gmem_AWLEN          |   13|          3|   32|         96|
    |gmem_AWVALID        |   13|          3|    1|          3|
    |gmem_BREADY         |   13|          3|    1|          3|
    |gmem_RREADY         |   13|          3|    1|          3|
    |gmem_WVALID         |    9|          2|    1|          2|
    |gmem_blk_n_AR       |    9|          2|    1|          2|
    |gmem_blk_n_AW       |    9|          2|    1|          2|
    |gmem_blk_n_B        |    9|          2|    1|          2|
    |grp_fu_202_ce       |    9|          2|    1|          2|
    |grp_fu_202_p0       |   13|          3|   32|         96|
    |grp_fu_202_p1       |   13|          3|   32|         96|
    |m1_buffer_address0  |   13|          3|   10|         30|
    |m1_buffer_ce0       |   13|          3|    1|          3|
    |m1_buffer_we0       |    9|          2|    1|          2|
    |m2_buffer_address0  |   13|          3|   10|         30|
    |m2_buffer_ce0       |   13|          3|    1|          3|
    |m2_buffer_we0       |    9|          2|    1|          2|
    |m3_buffer_address0  |   13|          3|   10|         30|
    |m3_buffer_ce0       |   13|          3|    1|          3|
    |m3_buffer_we0       |    9|          2|    1|          2|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  459|        104|  302|       1123|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |N1_read_reg_300                                           |  32|   0|   32|          0|
    |N2_read_reg_293                                           |  32|   0|   32|          0|
    |N3_read_reg_286                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                 |  34|   0|   34|          0|
    |grp_matprod_Pipeline_1_fu_153_ap_start_reg                |   1|   0|    1|          0|
    |grp_matprod_Pipeline_2_fu_162_ap_start_reg                |   1|   0|    1|          0|
    |grp_matprod_Pipeline_4_fu_185_ap_start_reg                |   1|   0|    1|          0|
    |grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln23_reg_339                                         |   1|   0|    1|          0|
    |icmp_ln24_reg_361                                         |   1|   0|    1|          0|
    |icmp_ln42_reg_383                                         |   1|   0|    1|          0|
    |m1_read_reg_317                                           |  64|   0|   64|          0|
    |m2_read_reg_312                                           |  64|   0|   64|          0|
    |m3_read_reg_307                                           |  64|   0|   64|          0|
    |mul_ln23_reg_332                                          |  32|   0|   32|          0|
    |mul_ln24_reg_354                                          |  32|   0|   32|          0|
    |mul_ln42_reg_376                                          |  32|   0|   32|          0|
    |p_cast1_reg_365                                           |  62|   0|   62|          0|
    |p_cast3_reg_387                                           |  62|   0|   62|          0|
    |p_cast_reg_343                                            |  62|   0|   62|          0|
    |trunc_ln6_1_reg_327                                       |  10|   0|   10|          0|
    |trunc_ln6_reg_322                                         |  10|   0|   10|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 631|   0|  631|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWADDR    |   in|    7|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WVALID    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WREADY    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WDATA     |   in|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WSTRB     |   in|    4|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARADDR    |   in|    7|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RDATA     |  out|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BVALID    |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BREADY    |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BRESP     |  out|    2|       s_axi|          BUS1|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       matprod|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       matprod|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

