INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sources_1/ip/clk_5Mhz/clk_5Mhz_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5Mhz
INFO: [VRFC 10-311] analyzing module clk_5Mhz_clk_5Mhz_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto7segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sources_1/new/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/lab2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab10_2_1
INFO: [VRFC 10-2458] undeclared symbol clk_out, assumed default net type wire [C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/lab2_2_1.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sources_1/imports/new/three_by_three_bit_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_by_four_bit_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.srcs/sim_1/imports/new/three_by_three_bit_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab10_2_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Tony/Desktop/EE 260 Lab/lab10_2_1/lab10_2_1.sim/sim_1/behav/xsim/glbl.v:6]
