/*
 * Copyright 2015 DResearch Fahrzeugelektronik GmbH
 * Copyright 2013 Boundary Devices
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
		ethernet0 = &fec;
	};

	memory {
		reg = <0x10000000 0x80000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x3a000000>;
			linux,cma-default;
		};
	};

	clocks {
		clk24m: clk24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
		};
	};

	regulators {
		compatible = "simple-bus";

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "adv739x";
		interface_pix_fmt = "BT656";
		mode_str ="BT656-PAL";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "adv739x";
		interface_pix_fmt = "BT656";
		mode_str ="BT656-PAL";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

#if 0
	backlight_lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
	};
#endif

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	gpio-poweroff {
		compatible = "gpio-poweroff";
		gpios = <&gpio7 12 GPIO_ACTIVE_LOW>;
	};

	sound {
		compatible = "fsl,imx6q-sabrelite-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-sabrelite-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <4>;
	};
};

&audmux {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	flash: m25p32@0 {
		compatible = "mx25l3205d";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0 {
			label = "u-boot";
			reg = <0x0 0x3E0000>;
		};
		partition@3E0000 {
			label = "u-boot-env";
			reg = <0x3E0000 0x20000>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	direct-switch;
#if 0
#define GP_ENET_PHY_RESET	<&gpio1 25 GPIO_ACTIVE_LOW>
	phy-reset-gpios = GP_ENET_PHY_RESET;
#endif
	status = "okay";

	#address-cells = <0>;
	#size-cells = <1>;
	phy_int {
		reg = <0x6>;
#define GPIRQ_ENET_PHY		<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
		interrupts-extended = GPIRQ_ENET_PHY;
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

#if 0
&hdmi_audio {
	status = "okay";
};

&hdmi_core {
	ipu_id = <1>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};
#endif

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_sgtl5000>;
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3_5>;
        status = "okay";

	adv7391: adv7391@2b {
		compatible = "adv,mxc_adv739x";
		reg = <0x2b>;
		pinctrl-names = "default", "enable";
		pinctrl-0 = <&pinctrl_adv7391_off>;
		pinctrl-1 = <&pinctrl_adv7391>;
#if 0
		rst-gpios = GP_ADV7391_RESET;
#endif
		ipu_id = <0>;
		disp_id = <1>;
        };

	adv7391_2: adv7391@2a {
		compatible = "adv,mxc_adv739x";
		reg = <0x2a>;
		pinctrl-names = "default", "enable";
		pinctrl-0 = <&pinctrl_adv7391_off_2>;
		pinctrl-1 = <&pinctrl_adv7391_2>;
#if 0
		rst-gpios = GP_ADV7391_RESET;
#endif
		ipu_id = <1>;
		disp_id = <0>;
        };
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	i2c3 {
		pinctrl_i2c3_5: i2c3grp-5 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL  0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA  0x4001b8b1
			>;
		};
	};

	imx6q-nitrogen6x {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
		/*		MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x130b0	*/	/* AUD_MCK */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x0b868		/* LTE_ON_OFF */
				MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M	0x00068		/* USB 24MHz CLK */
		/*		MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x80000000 */	/* /RST_USB_HUB */
		/*		MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x000b0	*/	/* BYP_SEL[0] */
		/*		MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x80000000 */	/* BYP_SEL[1] */
		/*		MX6QDL_PAD_GPIO_16__GPIO7_IO11		0x80000000 */	/* BYP_SEL[2] */
		/*		MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x0b0b0	*/	/* HOST_RUNNING */
                                MX6QDL_PAD_GPIO_18__GPIO7_IO13          0x1b0b0		/* ADV_BYP[0] */
                                MX6QDL_PAD_GPIO_19__GPIO4_IO05          0x1b0b0		/* ADV_BYP[1] */
				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x80000000	/* spi-nor CS */
		/*		MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0	*/	/* /ETH_INT */
				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x80000000	/* USDHC3 CD */
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1f0b0		/* /SD3_WP*/
		/*		MX6QDL_PAD_SD4_DAT4__GPIO2_IO12		0x1b0b0	*/	/* HDD_USABLE */
		/*		MX6QDL_PAD_SD4_DAT5__GPIO2_IO13		0x1b0b0	*/	/* WLAN_ON */
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x80000000	/* uSDHC4 CD */
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x80000000	/* /SD4_WP */
			>;
		};

		pinctrl_i2c1_sgtl5000: i2c1-sgtl5000grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* sys_mclk */
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT0__AUD4_RXD		0x130b0
				MX6QDL_PAD_SD2_DAT3__AUD4_TXC		0x130b0
				MX6QDL_PAD_SD2_DAT2__AUD4_TXD		0x110b0
				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS		0x130b0
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x80000000
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x0f0b0		/* ethernet phy reset */
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0		/* ethernet phy interrupt */
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17059
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL  0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA  0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

		pinctrl_adv7391: adv7391grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK 0x10		/* Pixclk */
				MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12  0x10
				MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13  0x10
				MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14  0x10
				MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15  0x10
				MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16  0x10
				MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17  0x10
				MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18  0x10
				MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19  0x10
			>;
		};

		pinctrl_adv7391_off: adv7391grp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A16__GPIO2_IO22	0x0b0b0		/* Pixclk */
#if 0
MST
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18		0x0b0b0		/* HSYNC */
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19		0x0b0b0		/* VSYNC */
#endif
				MX6QDL_PAD_EIM_A17__GPIO2_IO21	0x0b0b0
				MX6QDL_PAD_EIM_A18__GPIO2_IO20	0x0b0b0
				MX6QDL_PAD_EIM_A19__GPIO2_IO19	0x0b0b0
				MX6QDL_PAD_EIM_A20__GPIO2_IO18	0x0b0b0
				MX6QDL_PAD_EIM_A21__GPIO2_IO17	0x0b0b0
				MX6QDL_PAD_EIM_A22__GPIO2_IO16	0x0b0b0
				MX6QDL_PAD_EIM_A23__GPIO6_IO06	0x0b0b0
				MX6QDL_PAD_EIM_A24__GPIO5_IO04	0x0b0b0
#if 0
#define GP_ADV7391_RESET	<&gpio4 20 GPIO_ACTIVE_LOW>
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20		0x000b0		/* reset */
#endif
			>;
		};

		pinctrl_adv7391_2: adv7391grp-3 {
		/* IPU2 pins for iMX6Q */
		};

		pinctrl_adv7391_off_2: adv7391grp-4 {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16	0x0b0b0		/* Pixclk */
#if 0
MST
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18		0x0b0b0		/* HSYNC */
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19		0x0b0b0		/* VSYNC */
#endif
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x0b0b0
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07	0x0b0b0
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	0x0b0b0
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x0b0b0
				MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10	0x0b0b0
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	0x0b0b0
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x0b0b0
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13	0x0b0b0
#if 0
#define GP_ADV7391_RESET	<&gpio4 20 GPIO_ACTIVE_LOW>
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20		0x000b0		/* reset */
#endif
			>;
		};
	};

	pwm3 {
		pinctrl_pwm3_2: pwm3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
			>;
		};
	};

	pwm4 {
		pinctrl_pwm4_2: pwm4grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
			>;
		};
	};

	uart1 {
		pinctrl_uart1_2: uart1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
			>;
		};
	};


	uart2 {
		pinctrl_uart2_1: uart2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
			>;
		};
	};
	uart3 {
		pinctrl_uart3_2: uart3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B   0x1b0b1
				MX6QDL_PAD_EIM_D31__UART3_RTS_B   0x1b0b1
			>;
		};
	};
	uart4 {
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
			>;
		};
	};
};

#if 0
&ldb {
	ext_ref = <1>;
	status = "okay";

	lvds-channel@0 {
		crtc = "ipu1-di1";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: 1280p60 {
				clock-frequency = <79503000>;
				hactive = <1280>;
				vactive = <768>;
				hback-porch = <192>;
				hfront-porch = <64>;
				vback-porch = <3>;
				vfront-porch = <20>;
				hsync-len = <128>;
				vsync-len = <7>;
			};
		};
	};
};

&mlb {
	clocks = <&clks IMX6QDL_CLK_MLB>,
		 <&clks IMX6QDL_CLK_PLL8_MLB>;
	clock-names = "mlb", "pll8_mlb";
	pinctrl-names = "default";
#if 0
	pinctrl-0 = <&pinctrl_mlb_2>;
#endif
	status = "okay";
};
#endif

&pcie {
	status = "okay";
};

#if 0
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_1>;
	status = "okay";
};
#endif

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_2>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4_2>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	dma-names = "", "tx";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_2>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usbh1 {
	reset-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	cd-gpios = <&gpio7 0 0>;
	cd-inverted;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	cd-gpios = <&gpio2 6 0>;
	cd-inverted;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};
