$date
	Wed May 29 10:51:57 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module operation_s_16_tb $end
$var wire 1 ! CLK $end
$var wire 16 " IN [15:0] $end
$var wire 1 # RD $end
$var wire 16 $ RES [15:0] $end
$var wire 1 % RST $end
$var wire 1 & ST $end
$var reg 1 ' rCLK $end
$var reg 16 ( rIN [15:0] $end
$var reg 1 ) rRST $end
$var reg 1 * rST $end
$scope module op_s $end
$var wire 1 ! CLK $end
$var wire 16 + IN [15:0] $end
$var wire 1 % RST $end
$var wire 1 & ST $end
$var reg 1 , RD $end
$var reg 16 - RES [15:0] $end
$var reg 1 . STold $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
bx -
x,
b10 +
0*
1)
b10 (
0'
0&
1%
bx $
x#
b10 "
0!
$end
#5
0.
1,
1#
1'
1!
#10
0'
0!
#15
1'
1!
0)
0%
#20
0'
0!
#25
1.
0,
0#
1'
1!
1*
1&
#30
0'
0!
#35
1,
1#
b11 -
b11 $
1'
1!
#40
0'
0!
#45
1'
1!
#50
0'
0!
#55
1'
1!
#60
0'
0!
#65
1'
1!
