# Lab Sessions 

## Day 1: Introduction to TCL and VSDSYNTH Toolbox

 ![image](figures/day0/day_0_csv)
			   Input design csv file to vsdsynth toolbox
 ![image](figures/day0/yosys_day0.png)
                           Yosys Tool Installation
 ![image](figures/day0/day_0_directory.png)
			   vsdsynth working directory 
 ![image](figures/day0/opentimer_day0.png)
		           Opentimer tool installation
 
## VSD TOOLBOX
  ![image](figures/day0/vsdtoolbox_day0.png)
  ![image](figures/day0/day_1_vsdsynth_0.1.png)
  ![image](figures/day0/day_1_vsdsynth_0.1_2.png)
  ![image](figures/day0/day_1_vsdsynth_0.png)
  ![image](figures/day0/day_1_vsdsynth_1.png)
  ![image](figures/day0/day_1_vsdsynth_2.1.png)
  ![image](figures/day0/day_1_vsdsynth_2.png)


# DAY 2: VARIABLE CREATION AND PROCESSING CONSTRAINTS FROM CSV 
  ![image](figures/day2/day_2_img_1.png)
  ![image](figures/day2/day_2_img_2.png)
  ![image](figures/day2/day2_img_3.png)
  ![image](figures/day2/day_2_image_4.png)

### Demo for computing row numbers 
  ![image](figures/day2/day_2_img_5.png)
  ![image](figures/day2/day_2_img_6.png)
  ![image](figures/day2/day2_img_7.png)




  
