
*** Running vivado
    with args -log cycle_basic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cycle_basic.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cycle_basic.tcl -notrace
Command: synth_design -top cycle_basic -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 283.508 ; gain = 73.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cycle_basic' [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:3]
	Parameter GREEN_red bound to: 3'b000 
	Parameter YELLOW_red bound to: 3'b001 
	Parameter RED_green bound to: 3'b010 
	Parameter RED_yellow bound to: 3'b011 
	Parameter RED_red bound to: 3'b100 
	Parameter off bound to: 3'b000 
	Parameter green bound to: 3'b100 
	Parameter yellow bound to: 3'b010 
	Parameter red bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_clk_div.v:22]
	Parameter n bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_clk_div.v:22]
INFO: [Synth 8-638] synthesizing module 'module_synchro' [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/sync.v:22]
INFO: [Synth 8-256] done synthesizing module 'module_synchro' (2#1) [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/sync.v:22]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/debouncer.v:23]
WARNING: [Synth 8-3848] Net out in module/entity debouncer does not have driver. [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/debouncer.v:25]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:40]
WARNING: [Synth 8-3848] Net rst in module/entity cycle_basic does not have driver. [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:16]
WARNING: [Synth 8-3848] Net sig in module/entity cycle_basic does not have driver. [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:17]
WARNING: [Synth 8-3848] Net en in module/entity cycle_basic does not have driver. [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:18]
INFO: [Synth 8-256] done synthesizing module 'cycle_basic' (4#1) [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:3]
WARNING: [Synth 8-3331] design debouncer has unconnected port out
WARNING: [Synth 8-3331] design debouncer has unconnected port en
WARNING: [Synth 8-3331] design debouncer has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 320.906 ; gain = 111.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clock:rst to constant 0 [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:16]
WARNING: [Synth 8-3295] tying undriven pin sync:sig to constant 0 [C:/Users/karenkhafagy/project_1/project_1.srcs/sources_1/new/module_cycle_basic.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 320.906 ; gain = 111.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/karenkhafagy/project_1/project_1.srcs/constrs_1/new/module_cycle_basic.xdc]
Finished Parsing XDC File [C:/Users/karenkhafagy/project_1/project_1.srcs/constrs_1/new/module_cycle_basic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/karenkhafagy/project_1/project_1.srcs/constrs_1/new/module_cycle_basic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cycle_basic_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cycle_basic_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 613.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cycle_basic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module module_synchro 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'tBASE_reg[3]' (FDRE) to 'tEXT_reg[2]'
INFO: [Synth 8-3886] merging instance 'tBASE_reg[2]' (FDSE) to 'tEXT_reg[0]'
INFO: [Synth 8-3886] merging instance 'tBASE_reg[0]' (FDRE) to 'tEXT_reg[2]'
INFO: [Synth 8-3886] merging instance 'tBASE_reg[1]' (FDSE) to 'tEXT_reg[0]'
INFO: [Synth 8-3886] merging instance 'tYEL_reg[3]' (FDRE) to 'tEXT_reg[2]'
INFO: [Synth 8-3886] merging instance 'tYEL_reg[0]' (FDRE) to 'tEXT_reg[2]'
INFO: [Synth 8-3886] merging instance 'tYEL_reg[1]' (FDSE) to 'tEXT_reg[0]'
INFO: [Synth 8-3886] merging instance 'tYEL_reg[2]' (FDRE) to 'tEXT_reg[2]'
INFO: [Synth 8-3886] merging instance 'm_light_reg[3]' (FDE) to 'm_light_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_light_reg[0] )
INFO: [Synth 8-3886] merging instance 'tEXT_reg[3]' (FDRE) to 'tEXT_reg[2]'
INFO: [Synth 8-3886] merging instance 'tEXT_reg[0]' (FDSE) to 'tEXT_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tEXT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tEXT_reg[2] )
INFO: [Synth 8-3886] merging instance 's_light_reg[3]' (FDE) to 's_light_reg[0]'
INFO: [Synth 8-3886] merging instance 's_light_reg[1]' (FDE) to 's_light_reg[2]'
INFO: [Synth 8-3886] merging instance 'm_light_reg[0]' (FDE) to 'm_light_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_light_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_light_reg[2] )
WARNING: [Synth 8-3332] Sequential element (m_light_reg[2]) is unused and will be removed from module cycle_basic.
WARNING: [Synth 8-3332] Sequential element (m_light_reg[1]) is unused and will be removed from module cycle_basic.
WARNING: [Synth 8-3332] Sequential element (tEXT_reg[2]) is unused and will be removed from module cycle_basic.
WARNING: [Synth 8-3332] Sequential element (tEXT_reg[1]) is unused and will be removed from module cycle_basic.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |LUT2   |     3|
|5     |LUT3   |     5|
|6     |LUT4   |     9|
|7     |LUT5   |    45|
|8     |LUT6   |     7|
|9     |FDRE   |    49|
|10    |IBUF   |     4|
|11    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   170|
|2     |  clock  |clk_div |   113|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 613.172 ; gain = 403.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 613.172 ; gain = 111.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.172 ; gain = 403.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 613.172 ; gain = 403.426
INFO: [Common 17-1381] The checkpoint 'C:/Users/karenkhafagy/project_1/project_1.runs/synth_1/cycle_basic.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 613.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 16 16:41:18 2019...
