+incdir+./src/core
./src/debug/jtag_dm.v
./src/debug/jtag_top.v
./src/debug/jtag_driver.v
./src/debug/uart_debug.v
./src/utils/full_handshake_tx.v
./src/utils/full_handshake_rx.v
./src/utils/gen_buf.v
./src/utils/gen_dff.v
./src/core/biriscv_trace_sim.v
./src/core/biriscv_lsu.v
./src/core/biriscv_regfile.v
./src/core/biriscv_csr_regfile.v
./src/core/biriscv_npc.v
./src/core/biriscv_alu.v
./src/core/biriscv_divider.v
./src/core/biriscv_fetch.v
./src/core/biriscv_csr.v
./src/core/biriscv_decode.v
./src/core/biriscv_issue.v
./src/core/biriscv_multiplier.v
./src/core/biriscv_exec.v
./src/core/biriscv_mmu.v
./src/core/biriscv_defs.v
./src/core/biriscv_xilinx_2r1w.v
./src/core/biriscv_frontend.v
./src/core/biriscv_pipe_ctrl.v
./src/core/biriscv_decoder.v
./src/core/riscv_core.v
./src/dcache/dcache_mux.v
./src/dcache/dcache_axi.v
./src/dcache/dcache_core_data_ram.v
./src/dcache/dcache_core.v
./src/dcache/dcache_axi_axi.v
./src/dcache/dcache_core_tag_ram.v
./src/dcache/dcache.v
./src/dcache/dcache_pmem_mux.v
./src/dcache/dcache_if_pmem.v
./src/icache/icache.v
./src/icache/icache_tag_ram.v
./src/icache/icache_data_ram.v
./src/top/riscv_top.v
./tb/tb_core_icarus/tcm_mem_ram.v
./tb/tb_core_icarus/tb_top.v
./tb/tb_core_icarus/tcm_mem.v
