// Seed: 1470862271
module module_0 ();
  reg id_1 = (id_1);
  initial begin
    id_1 <= id_1;
    id_1 = id_1;
    id_1 <= id_1;
    id_1 <= 1;
  end
  assign id_1 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input wand id_2,
    output uwire id_3,
    output logic id_4,
    output wor id_5,
    input supply0 id_6,
    input wor id_7,
    output tri1 id_8
);
  always_latch @(posedge id_2) id_4 <= #1  ~id_6;
  module_0();
endmodule
