<!DOCTYPE html>

<html lang="en" data-content_root="../../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>9.1.16. Intel IPU6 Driver &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../../_static/alabaster.css?v=3918102e" />
    <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../_static/doctools.js?v=9a2dae69"></script>
    <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="9.2.1. Idea behind the dvb-usb-framework" href="dvb-usb.html" />
    <link rel="prev" title="9.1.14. MIPI CCS camera sensor driver" href="ccs/ccs.html" />
   
  <link rel="stylesheet" href="../../../_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/logo.svg" alt="Logo of The Linux Kernel"/>
            </a></p>
<h1 class="logo"><a href="../../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.12.0</p>







<search id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../process/index.html">All development-process docs</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../core-api/index.html">Core API</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">Driver APIs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../index.html#general-information-for-driver-authors">General information for driver authors</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../index.html#useful-support-libraries">Useful support libraries</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../index.html#bus-level-documentation">Bus-level documentation</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../index.html#subsystem-specific-apis">Subsystem-specific APIs</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../80211/index.html">Linux 802.11 Driver Developer’s Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../acpi/index.html">ACPI Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../backlight/lp855x-driver.html">Kernel driver lp855x</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../clk.html">The Common Clk Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../console.html">Console Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../crypto/index.html">Crypto Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../dmaengine/index.html">DMAEngine documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../dpll.html">The Linux kernel dpll subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../edac.html">Error Detection And Correction (EDAC) Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../firmware/index.html">Linux Firmware API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../fpga/index.html">FPGA Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../frame-buffer.html">Frame Buffer Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../aperture.html">Managing Ownership of the Framebuffer Aperture</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../generic-counter.html">Generic Counter Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../gpio/index.html">General Purpose Input/Output (GPIO)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../hsi.html">High Speed Synchronous Serial Interface (HSI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../hte/index.html">The Linux Hardware Timestamping Engine (HTE)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../i2c.html">I<sup>2</sup>C and SMBus Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../infiniband.html">InfiniBand and Remote DMA (RDMA) Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../input.html">Input Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../interconnect.html">Generic System Interconnect Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../ipmb.html">IPMB Driver for a Satellite MC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../ipmi.html">The Linux IPMI Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../libata.html">libATA Developer’s Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../mailbox.html">The Common Mailbox Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../md/index.html">RAID</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../index.html">Media subsystem kernel internal API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../mei/index.html">Intel(R) Management Engine Interface (Intel(R) MEI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../memory-devices/index.html">Memory Controller drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../message-based.html">Message-based devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../misc_devices.html">Miscellaneous Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../miscellaneous.html">Parallel Port Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../miscellaneous.html#x50-uart-driver">16x50 UART Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../miscellaneous.html#pulse-width-modulation-pwm">Pulse-Width Modulation (PWM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../mmc/index.html">MMC/SD/SDIO card support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../mtd/index.html">Memory Technology Device (MTD)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../mtdnand.html">MTD NAND Driver Programming Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../nfc/index.html">Near Field Communication</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../ntb.html">NTB Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../nvdimm/index.html">Non-Volatile Memory Device (NVDIMM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../nvmem.html">NVMEM Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../parport-lowlevel.html">PARPORT interface documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../phy/index.html">Generic PHY Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../pin-control.html">PINCTRL (PIN CONTROL) subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../pldmfw/index.html">PLDM Firmware Flash Update Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../pldmfw/index.html#overview-of-the-pldmfw-library">Overview of the <code class="docutils literal notranslate"><span class="pre">pldmfw</span></code> library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../pps.html">PPS - Pulse Per Second</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../ptp.html">PTP hardware clock infrastructure for Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../pwm.html">Pulse Width Modulation (PWM) interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../pwrseq.html">Power Sequencing API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../regulator.html">Voltage and current regulator API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../reset.html">Reset controller API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../rfkill.html">rfkill - RF kill switch support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../s390-drivers.html">Writing s390 channel device drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../scsi.html">SCSI Interfaces Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../serial/index.html">Support for Serial devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../sm501.html">SM501 Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../soundwire/index.html">SoundWire Documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../spi.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../surface_aggregator/index.html">Surface System Aggregator Module (SSAM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../switchtec.html">Linux Switchtec Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../sync_file.html">Sync File API Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../target.html">target and iSCSI Interfaces Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tee.html">TEE (Trusted Execution Environment) driver API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../thermal/index.html">Thermal</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../tty/index.html">TTY</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../wbrf.html">WBRF - Wifi Band RFI Mitigations</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../wmi.html">WMI Driver API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../xilinx/index.html">Xilinx FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../zorro.html">Writing Device Drivers for Zorro Devices</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../../_sources/driver-api/media/drivers/ipu6.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="intel-ipu6-driver">
<h1><span class="section-number">9.1.16. </span>Intel IPU6 Driver<a class="headerlink" href="#intel-ipu6-driver" title="Link to this heading">¶</a></h1>
<p>Author: Bingbu Cao &lt;<a class="reference external" href="mailto:bingbu&#46;cao&#37;&#52;&#48;intel&#46;com">bingbu<span>&#46;</span>cao<span>&#64;</span>intel<span>&#46;</span>com</a>&gt;</p>
<section id="overview">
<h2><span class="section-number">9.1.16.1. </span>Overview<a class="headerlink" href="#overview" title="Link to this heading">¶</a></h2>
<p>Intel IPU6 is the sixth generation of Intel Image Processing Unit used in some
Intel Chipsets such as Tiger Lake, Jasper Lake, Alder Lake, Raptor Lake and
Meteor Lake. IPU6 consists of two major systems: Input System (ISYS) and
Processing System (PSYS). IPU6 are visible on the PCI bus as a single device, it
can be found by <code class="docutils literal notranslate"><span class="pre">lspci</span></code>:</p>
<p><code class="docutils literal notranslate"><span class="pre">0000:00:05.0</span> <span class="pre">Multimedia</span> <span class="pre">controller:</span> <span class="pre">Intel</span> <span class="pre">Corporation</span> <span class="pre">Device</span> <span class="pre">xxxx</span> <span class="pre">(rev</span> <span class="pre">xx)</span></code></p>
<p>IPU6 has a 16 MB BAR in PCI configuration Space for MMIO registers which is
visible for driver.</p>
</section>
<section id="buttress">
<h2><span class="section-number">9.1.16.2. </span>Buttress<a class="headerlink" href="#buttress" title="Link to this heading">¶</a></h2>
<p>The IPU6 is connecting to the system fabric with Buttress which is enabling host
driver to control the IPU6, it also allows IPU6 access the system memory to
store and load frame pixel streams and any other metadata.</p>
<p>Buttress mainly manages several system functionalities: power management,
interrupt handling, firmware authentication and global timer sync.</p>
<section id="isys-and-psys-power-flow">
<h3><span class="section-number">9.1.16.2.1. </span>ISYS and PSYS Power flow<a class="headerlink" href="#isys-and-psys-power-flow" title="Link to this heading">¶</a></h3>
<p>IPU6 driver initialize the ISYS and PSYS power up or down request by setting the
Buttress frequency control register for ISYS and PSYS
(<code class="docutils literal notranslate"><span class="pre">IPU6_BUTTRESS_REG_IS_FREQ_CTL</span></code> and <code class="docutils literal notranslate"><span class="pre">IPU6_BUTTRESS_REG_PS_FREQ_CTL</span></code>) in
function:</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.ipu6_buttress_power">
<span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ipu6_buttress_power</span></span></span><span class="sig-paren">(</span><span class="p"><span class="pre">...</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.ipu6_buttress_power" title="Link to this definition">¶</a><br /></dt>
<dd></dd></dl>

<p>Buttress forwards the request to Punit, after Punit execute the power up flow,
Buttress indicates driver that ISYS or PSYS is powered up by updating the power
status registers.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>ISYS power up needs take place prior to PSYS power up, ISYS power down
needs take place after PSYS power down due to hardware limitation.</p>
</div>
</section>
<section id="interrupt">
<h3><span class="section-number">9.1.16.2.2. </span>Interrupt<a class="headerlink" href="#interrupt" title="Link to this heading">¶</a></h3>
<p>IPU6 interrupt can be generated as MSI or INTA, interrupt will be triggered when
ISYS, PSYS, Buttress event or error happen, driver can get the interrupt cause
by reading the interrupt status register <code class="docutils literal notranslate"><span class="pre">BUTTRESS_REG_ISR_STATUS</span></code>, driver
clears the irq status and then calls specific ISYS or PSYS irq handler.</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.ipu6_buttress_isr">
<span class="n"><span class="pre">irqreturn_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ipu6_buttress_isr</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="n"><span class="pre">irq</span></span>, <span class="p"><span class="pre">...</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.ipu6_buttress_isr" title="Link to this definition">¶</a><br /></dt>
<dd></dd></dl>

</section>
<section id="security-and-firmware-authentication">
<h3><span class="section-number">9.1.16.2.3. </span>Security and firmware authentication<a class="headerlink" href="#security-and-firmware-authentication" title="Link to this heading">¶</a></h3>
<p>To address the IPU6 firmware security concerns, the IPU6 firmware needs to
undergo an authentication process before it is allowed to executed on the IPU6
internal processors. The IPU6 driver will work with Converged Security Engine
(CSE) to complete authentication process. The CSE is responsible of
authenticating the IPU6 firmware. The authenticated firmware binary is copied
into an isolated memory region. Firmware authentication process is implemented
by CSE following an IPC handshake with the IPU6 driver. There are some Buttress
registers used by the CSE and the IPU6 driver to communicate with each other via
IPC.</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.ipu6_buttress_authenticate">
<span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ipu6_buttress_authenticate</span></span></span><span class="sig-paren">(</span><span class="p"><span class="pre">...</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.ipu6_buttress_authenticate" title="Link to this definition">¶</a><br /></dt>
<dd></dd></dl>

</section>
<section id="global-timer-sync">
<h3><span class="section-number">9.1.16.2.4. </span>Global timer sync<a class="headerlink" href="#global-timer-sync" title="Link to this heading">¶</a></h3>
<p>The IPU6 driver initiates a Hammock Harbor synchronization flow each time it
starts camera operation. The IPU6 will synchronizes an internal counter in the
Buttress with a copy of the SoC time, this counter maintains the up-to-date time
until camera operation is stopped. The IPU6 driver can use this time counter to
calibrate the timestamp based on the timestamp in response event from firmware.</p>
<dl class="c function">
<dt class="sig sig-object c" id="c.ipu6_buttress_start_tsc_sync">
<span class="kt"><span class="pre">int</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ipu6_buttress_start_tsc_sync</span></span></span><span class="sig-paren">(</span><span class="p"><span class="pre">...</span></span><span class="sig-paren">)</span><a class="headerlink" href="#c.ipu6_buttress_start_tsc_sync" title="Link to this definition">¶</a><br /></dt>
<dd></dd></dl>

</section>
</section>
<section id="dma-and-mmu">
<h2><span class="section-number">9.1.16.3. </span>DMA and MMU<a class="headerlink" href="#dma-and-mmu" title="Link to this heading">¶</a></h2>
<p>The IPU6 has its own scalar processor where the firmware run at and an internal
32-bit virtual address space. The IPU6 has MMU address translation hardware to
allow that scalar processors to access the internal memory and external system
memory through IPU6 virtual address. The address translation is based on two
levels of page lookup tables stored in system memory which are maintained by the
IPU6 driver. The IPU6 driver sets the level-1 page table base address to MMU
register and allows MMU to perform page table lookups.</p>
<p>The IPU6 driver exports its own DMA operations. The IPU6 driver will update the
page table entries for each DMA operation and invalidate the MMU TLB after each
unmap and free.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>const struct dma_map_ops ipu6_dma_ops = {
       .alloc = ipu6_dma_alloc,
       .free = ipu6_dma_free,
       .mmap = ipu6_dma_mmap,
       .map_sg = ipu6_dma_map_sg,
       .unmap_sg = ipu6_dma_unmap_sg,
       ...
};
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>IPU6 MMU works behind IOMMU so for each IPU6 DMA ops, driver will call
generic PCI DMA ops to ask IOMMU to do the additional mapping if VT-d
enabled.</p>
</div>
</section>
<section id="firmware-file-format">
<h2><span class="section-number">9.1.16.4. </span>Firmware file format<a class="headerlink" href="#firmware-file-format" title="Link to this heading">¶</a></h2>
<p>The IPU6 firmware is in Code Partition Directory (CPD) file format. The CPD
firmware contains a CPD header, several CPD entries and components. The CPD
component includes 3 entries - manifest, metadata and module data. Manifest and
metadata are defined by CSE and used by CSE for authentication. Module data is
specific to IPU6 which holds the binary data of firmware called package
directory. The IPU6 driver (<code class="docutils literal notranslate"><span class="pre">ipu6-cpd.c</span></code> in particular) parses and validates
the CPD firmware file and gets the package directory binary data of the IPU6
firmware, copies it to specific DMA buffer and sets its base address to Buttress
<code class="docutils literal notranslate"><span class="pre">FW_SOURCE_BASE</span></code> register. Finally the CSE will do authentication for this
firmware binary.</p>
</section>
<section id="syscom-interface">
<h2><span class="section-number">9.1.16.5. </span>Syscom interface<a class="headerlink" href="#syscom-interface" title="Link to this heading">¶</a></h2>
<p>The IPU6 driver communicates with firmware via the Syscom ABI. Syscom is an
inter-processor communication mechanism between the IPU scalar processors and
the CPU. There are a number of resources shared between firmware and software.
A system memory region where the message queues reside, firmware can access the
memory region via the IPU MMU. The Syscom queues are FIFO fixed depth queues
with a configurable number of tokens (messages). There are also common IPU6 MMIO
registers where the queue read and write indices reside. Software and firmware
function as producer and consumer of tokens in the queues and update the write
and read indices separately when sending or receiving each message.</p>
<p>The IPU6 driver must prepare and configure the number of input and output
queues, configure the count of tokens per queue and the size of per token before
initiating and starting the communication with firmware. Firmware and software
must use same configurations. The IPU6 Buttress has a number of firmware boot
parameter registers which can be used to store the address of configuration and
initialise the Syscom state, then driver can request firmware to start and run via
setting the scalar processor control status register.</p>
</section>
<section id="input-system">
<h2><span class="section-number">9.1.16.6. </span>Input System<a class="headerlink" href="#input-system" title="Link to this heading">¶</a></h2>
<p>IPU6 input system consists of MIPI D-PHY and several CSI-2 receivers.  It can
capture image pixel data from camera sensors or other MIPI CSI-2 output devices.</p>
<section id="d-phys-and-csi-2-ports-lane-mapping">
<h3><span class="section-number">9.1.16.6.1. </span>D-PHYs and CSI-2 ports lane mapping<a class="headerlink" href="#d-phys-and-csi-2-ports-lane-mapping" title="Link to this heading">¶</a></h3>
<p>The IPU6 integrates different D-PHY IPs on different SoCs, on Tiger Lake and
Alder Lake, IPU6 integrates MCD10 D-PHY, IPU6SE on Jasper Lake integrates JSL
D-PHY and IPU6EP on Meteor Lake integrates a Synopsys DWC D-PHY. There is an
adaptional layer between D-PHY and CSI-2 receiver controller which includes port
configuration, PHY wrapper or private test interfaces for D-PHY. There are 3
D-PHY drivers <code class="docutils literal notranslate"><span class="pre">ipu6-isys-mcd-phy.c</span></code>, <code class="docutils literal notranslate"><span class="pre">ipu6-isys-jsl-phy.c</span></code> and
<code class="docutils literal notranslate"><span class="pre">ipu6-isys-dwc-phy.c</span></code> program the above 3 D-PHYs in IPU6.</p>
<p>Different IPU6 versions have different D-PHY lanes mappings, On Tiger Lake,
there are 12 data lanes and 8 clock lanes, IPU6 support maximum 8 CSI-2 ports,
see the PPI mmapping in <code class="docutils literal notranslate"><span class="pre">ipu6-isys-mcd-phy.c</span></code> for more information. On Jasper
Lake and Alder Lake, D-PHY has 8 data lanes and 4 clock lanes, the IPU6 supports
maximum 4 CSI-2 ports. For Meteor Lake, D-PHY has 12 data lanes and 6 clock
lanes so IPU6 support maximum 6 CSI-2 ports.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Each pair of CSI-2 two ports is a single unit that can share the data
lanes. For example, for CSI-2 port 0 and 1, CSI-2 port 0 support
maximum 4 data lanes, CSI-2 port 1 support maximum 2 data lanes, CSI-2
port 0 with 2 data lanes can work together with CSI-2 port 1 with 2
data lanes. If trying to use CSI-2 port 0 with 4 lanes, CSI-2 port 1
will not be available as the 4 data lanes are shared by CSI-2 port 0
and 1. The same applies to CSI ports 2/3, 4/5 and 7/8.</p>
</div>
</section>
<section id="isys-firmware-abis">
<h3><span class="section-number">9.1.16.6.2. </span>ISYS firmware ABIs<a class="headerlink" href="#isys-firmware-abis" title="Link to this heading">¶</a></h3>
<p>The IPU6 firmware implements a series of ABIs for software access. In general,
software firstly prepares the stream configuration <code class="docutils literal notranslate"><span class="pre">struct</span>
<span class="pre">ipu6_fw_isys_stream_cfg_data_abi</span></code> and sends the configuration to firmware via
sending <code class="docutils literal notranslate"><span class="pre">STREAM_OPEN</span></code> command. Stream configuration includes input pins and
output pins, input pin <code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">ipu6_fw_isys_input_pin_info_abi</span></code> defines the
resolution and data type of input source, output pin <code class="docutils literal notranslate"><span class="pre">struct</span>
<span class="pre">ipu6_fw_isys_output_pin_info_abi</span></code> defines the output resolution, stride and
frame format, etc.</p>
<p>Once the driver gets the interrupt from firmware that indicates stream open
successfully, the driver will send the <code class="docutils literal notranslate"><span class="pre">STREAM_START</span></code> and <code class="docutils literal notranslate"><span class="pre">STREAM_CAPTURE</span></code>
command to request firmware to start capturing image frames. <code class="docutils literal notranslate"><span class="pre">STREAM_CAPTURE</span></code>
command queues the buffers to firmware with <code class="docutils literal notranslate"><span class="pre">struct</span>
<span class="pre">ipu6_fw_isys_frame_buff_set</span></code>, software then waits for the interrupt and
response from firmware, <code class="docutils literal notranslate"><span class="pre">PIN_DATA_READY</span></code> means a buffer is ready on a specific
output pin and then software can return the buffer to user.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>See <a class="reference internal" href="../../../admin-guide/media/ipu6-isys.html#ipu6-isys-capture-examples"><span class="std std-ref">Examples</span></a> about how to do
capture by IPU6 ISYS driver.</p>
</div>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &#169;The kernel development community.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 7.4.7</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 0.7.16</a>
      
      |
      <a href="../../../_sources/driver-api/media/drivers/ipu6.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>