#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb2e6b0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0xb339a0_0 .var "clk", 0 0;
v0xb5bee0_0 .var "clr", 0 0;
v0xb5bf80_0 .var "in1", 0 0;
v0xb5c080_0 .var "in10", 20 16;
v0xb5c150_0 .var "in11", 15 11;
v0xb5c1f0_0 .var "in12", 31 0;
v0xb5c2c0_0 .var "in13", 0 0;
v0xb5c390_0 .var "in2", 0 0;
v0xb5c460_0 .var "in3", 0 0;
v0xb5c5c0_0 .var "in4", 0 0;
v0xb5c690_0 .var "in5", 0 0;
v0xb5c760_0 .var "in6", 0 0;
v0xb5c830_0 .var "in7", 31 0;
v0xb5c900_0 .var "in8", 31 0;
v0xb5c9d0_0 .var "in9", 25 21;
v0xb5caa0_0 .net "out1", 0 0, v0xb5af60_0;  1 drivers
v0xb5cb70_0 .net "out10", 20 16, v0xb5b020_0;  1 drivers
v0xb5cd20_0 .net "out11", 15 11, v0xb5b1d0_0;  1 drivers
v0xb5cdc0_0 .net "out12", 31 0, v0xb5b270_0;  1 drivers
v0xb5ce60_0 .net "out13", 0 0, v0xb5b350_0;  1 drivers
v0xb5cf00_0 .net "out2", 0 0, v0xb5b410_0;  1 drivers
v0xb5cfd0_0 .net "out3", 0 0, v0xb5b4d0_0;  1 drivers
v0xb5d0a0_0 .net "out4", 0 0, v0xb5b590_0;  1 drivers
v0xb5d170_0 .net "out5", 0 0, v0xb5b650_0;  1 drivers
v0xb5d240_0 .net "out6", 0 0, v0xb5b710_0;  1 drivers
v0xb5d310_0 .net "out7", 31 0, v0xb5b7d0_0;  1 drivers
v0xb5d3e0_0 .net "out8", 31 0, v0xb5b8b0_0;  1 drivers
v0xb5d4b0_0 .net "out9", 25 21, v0xb5b990_0;  1 drivers
S_0xb2e830 .scope module, "reg3" "reg_e" 2 39, 3 37 0, S_0xb2e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "in1"
    .port_info 3 /INPUT 1 "in2"
    .port_info 4 /INPUT 1 "in3"
    .port_info 5 /INPUT 1 "in4"
    .port_info 6 /INPUT 1 "in5"
    .port_info 7 /INPUT 1 "in6"
    .port_info 8 /INPUT 32 "in7"
    .port_info 9 /INPUT 32 "in8"
    .port_info 10 /INPUT 5 "in9"
    .port_info 11 /INPUT 5 "in10"
    .port_info 12 /INPUT 5 "in11"
    .port_info 13 /INPUT 32 "in12"
    .port_info 14 /INPUT 1 "in13"
    .port_info 15 /OUTPUT 1 "out1"
    .port_info 16 /OUTPUT 1 "out2"
    .port_info 17 /OUTPUT 1 "out3"
    .port_info 18 /OUTPUT 1 "out4"
    .port_info 19 /OUTPUT 1 "out5"
    .port_info 20 /OUTPUT 1 "out6"
    .port_info 21 /OUTPUT 32 "out7"
    .port_info 22 /OUTPUT 32 "out8"
    .port_info 23 /OUTPUT 5 "out9"
    .port_info 24 /OUTPUT 5 "out10"
    .port_info 25 /OUTPUT 5 "out11"
    .port_info 26 /OUTPUT 32 "out12"
    .port_info 27 /OUTPUT 1 "out13"
v0xb36e60_0 .net "clk", 0 0, v0xb339a0_0;  1 drivers
v0xb5a330_0 .net "clr", 0 0, v0xb5bee0_0;  1 drivers
v0xb5a3f0_0 .net "in1", 0 0, v0xb5bf80_0;  1 drivers
v0xb5a4c0_0 .net "in10", 20 16, v0xb5c080_0;  1 drivers
v0xb5a5a0_0 .net "in11", 15 11, v0xb5c150_0;  1 drivers
v0xb5a6d0_0 .net "in12", 31 0, v0xb5c1f0_0;  1 drivers
v0xb5a7b0_0 .net "in13", 0 0, v0xb5c2c0_0;  1 drivers
v0xb5a870_0 .net "in2", 0 0, v0xb5c390_0;  1 drivers
v0xb5a930_0 .net "in3", 0 0, v0xb5c460_0;  1 drivers
v0xb5aa80_0 .net "in4", 0 0, v0xb5c5c0_0;  1 drivers
v0xb5ab40_0 .net "in5", 0 0, v0xb5c690_0;  1 drivers
v0xb5ac00_0 .net "in6", 0 0, v0xb5c760_0;  1 drivers
v0xb5acc0_0 .net "in7", 31 0, v0xb5c830_0;  1 drivers
v0xb5ada0_0 .net "in8", 31 0, v0xb5c900_0;  1 drivers
v0xb5ae80_0 .net "in9", 25 21, v0xb5c9d0_0;  1 drivers
v0xb5af60_0 .var "out1", 0 0;
v0xb5b020_0 .var "out10", 20 16;
v0xb5b1d0_0 .var "out11", 15 11;
v0xb5b270_0 .var "out12", 31 0;
v0xb5b350_0 .var "out13", 0 0;
v0xb5b410_0 .var "out2", 0 0;
v0xb5b4d0_0 .var "out3", 0 0;
v0xb5b590_0 .var "out4", 0 0;
v0xb5b650_0 .var "out5", 0 0;
v0xb5b710_0 .var "out6", 0 0;
v0xb5b7d0_0 .var "out7", 31 0;
v0xb5b8b0_0 .var "out8", 31 0;
v0xb5b990_0 .var "out9", 25 21;
E_0xb371f0 .event negedge, v0xb36e60_0;
    .scope S_0xb2e830;
T_0 ;
    %wait E_0xb371f0;
    %load/vec4 v0xb5a330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb5af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb5b410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb5b4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb5b590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb5b650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb5b710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb5b7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb5b8b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb5b990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb5b020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xb5b1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb5b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb5b350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xb5a3f0_0;
    %assign/vec4 v0xb5af60_0, 0;
    %load/vec4 v0xb5a870_0;
    %assign/vec4 v0xb5b410_0, 0;
    %load/vec4 v0xb5a930_0;
    %assign/vec4 v0xb5b4d0_0, 0;
    %load/vec4 v0xb5aa80_0;
    %assign/vec4 v0xb5b590_0, 0;
    %load/vec4 v0xb5ab40_0;
    %assign/vec4 v0xb5b650_0, 0;
    %load/vec4 v0xb5ac00_0;
    %assign/vec4 v0xb5b710_0, 0;
    %load/vec4 v0xb5acc0_0;
    %assign/vec4 v0xb5b7d0_0, 0;
    %load/vec4 v0xb5ada0_0;
    %assign/vec4 v0xb5b8b0_0, 0;
    %load/vec4 v0xb5ae80_0;
    %assign/vec4 v0xb5b990_0, 0;
    %load/vec4 v0xb5a4c0_0;
    %assign/vec4 v0xb5b020_0, 0;
    %load/vec4 v0xb5a5a0_0;
    %assign/vec4 v0xb5b1d0_0, 0;
    %load/vec4 v0xb5a6d0_0;
    %assign/vec4 v0xb5b270_0, 0;
    %load/vec4 v0xb5a7b0_0;
    %assign/vec4 v0xb5b350_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xb2e6b0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0xb339a0_0;
    %inv;
    %store/vec4 v0xb339a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0xb2e6b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb339a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb5bf80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb5c390_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb5c460_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb5c5c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb5c690_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb5c760_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0xb5c830_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0xb5c900_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0xb5c9d0_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0xb5c080_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0xb5c150_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0xb5c1f0_0, 0, 32;
    %delay 20, 0;
    %vpi_call 2 58 "$monitor", "clk is %d, clr is %d, input1 is %x, input2 is %x, input3 is %x, input4 is %x, input5 is %x , input6 is %x, input7 is %x, input8 is %x, input9 is %x, input10 is %x, input11 is %x, input12 is %x, output1 is %x, output2 is %x, output3 is %x, output4 is %x, output5 is %x, output6 is %x, output7 is %x, output8 is %x, output9 is %x, output10 is %x, output11 is %x, output12 is %x", v0xb339a0_0, v0xb5bee0_0, v0xb5bf80_0, v0xb5c390_0, v0xb5c460_0, v0xb5c5c0_0, v0xb5c690_0, v0xb5c760_0, v0xb5c830_0, v0xb5c900_0, v0xb5c900_0, v0xb5c080_0, v0xb5c150_0, v0xb5c1f0_0, v0xb5caa0_0, v0xb5cf00_0, v0xb5cfd0_0, v0xb5d0a0_0, v0xb5d170_0, v0xb5d240_0, v0xb5d310_0, v0xb5d3e0_0, v0xb5d4b0_0, v0xb5cb70_0, v0xb5cd20_0, v0xb5cdc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb5bee0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb5bee0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb5bee0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_e_test.v";
    "./../src/reg_e.v";
