TimeQuest Timing Analyzer report for HELEN
Thu Apr 12 21:20:16 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 38. Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 42. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 60. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; HELEN                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.9%      ;
;     Processor 3            ;  11.3%      ;
;     Processor 4            ;   7.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; helen/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Thu Apr 12 21:20:11 2018 ;
; helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Thu Apr 12 21:20:11 2018 ;
; helen/synthesis/submodules/helen_nios_2_cpu.sdc                         ; OK     ; Thu Apr 12 21:20:11 2018 ;
; helen/synthesis/submodules/helen_nios_1_cpu.sdc                         ; OK     ; Thu Apr 12 21:20:11 2018 ;
; HELEN.SDC                                                               ; OK     ; Thu Apr 12 21:20:11 2018 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; Clock Name                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                        ; Targets                         ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; altera_reserved_tck         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { altera_reserved_tck }         ;
; CLOCK_50                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK_50 }                    ;
; inst|altpll|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0] ; { inst|altpll|sd1|pll7|clk[0] } ;
; inst|altpll|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0] ; { inst|altpll|sd1|pll7|clk[1] } ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 68.12 MHz  ; 68.12 MHz       ; altera_reserved_tck         ;                                                               ;
; 119.43 MHz ; 119.43 MHz      ; inst|altpll|sd1|pll7|clk[0] ;                                                               ;
; 322.16 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 1.627  ; 0.000         ;
; CLOCK_50                    ; 16.896 ; 0.000         ;
; altera_reserved_tck         ; 42.660 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.298 ; 0.000         ;
; CLOCK_50                    ; 0.358 ; 0.000         ;
; altera_reserved_tck         ; 0.358 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 6.039  ; 0.000         ;
; CLOCK_50                    ; 18.263 ; 0.000         ;
; altera_reserved_tck         ; 48.112 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary               ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.913 ; 0.000         ;
; altera_reserved_tck         ; 1.044 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.929 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.735  ; 0.000         ;
; CLOCK_50                    ; 9.578  ; 0.000         ;
; altera_reserved_tck         ; 49.581 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.627 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.293      ;
; 1.630 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.290      ;
; 1.728 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.206      ;
; 1.729 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.205      ;
; 1.731 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.203      ;
; 1.732 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.202      ;
; 1.744 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 8.161      ;
; 1.747 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 8.158      ;
; 1.754 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 8.151      ;
; 1.757 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 8.148      ;
; 1.773 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 8.147      ;
; 1.846 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[6]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.966      ;
; 1.874 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.060      ;
; 1.875 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.059      ;
; 1.890 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 8.015      ;
; 1.894 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.040      ;
; 1.897 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 8.037      ;
; 1.900 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 8.005      ;
; 1.931 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 7.974      ;
; 1.933 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.392     ; 7.670      ;
; 1.934 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 7.971      ;
; 1.936 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.392     ; 7.667      ;
; 1.938 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 7.980      ;
; 1.942 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.974      ;
; 1.944 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.972      ;
; 1.946 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.970      ;
; 1.956 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.950      ;
; 1.956 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.950      ;
; 1.956 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.950      ;
; 1.956 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.950      ;
; 1.962 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[11]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 7.957      ;
; 1.965 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.959      ;
; 1.965 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[11]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 7.954      ;
; 1.968 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.956      ;
; 1.973 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.936      ;
; 1.975 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.934      ;
; 1.976 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.933      ;
; 1.978 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.931      ;
; 1.981 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 7.937      ;
; 1.981 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 7.937      ;
; 1.981 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 7.937      ;
; 1.981 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 7.937      ;
; 1.981 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 7.937      ;
; 1.994 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.928      ;
; 1.997 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.925      ;
; 2.006 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.896      ;
; 2.006 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.896      ;
; 2.006 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.896      ;
; 2.006 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.896      ;
; 2.006 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.896      ;
; 2.008 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.926      ;
; 2.011 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.909      ;
; 2.011 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.909      ;
; 2.011 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.909      ;
; 2.011 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.909      ;
; 2.011 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.923      ;
; 2.017 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.885      ;
; 2.017 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.885      ;
; 2.017 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.885      ;
; 2.017 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.885      ;
; 2.017 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 7.885      ;
; 2.020 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.884      ;
; 2.020 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.884      ;
; 2.020 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.884      ;
; 2.020 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 7.884      ;
; 2.022 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.898      ;
; 2.022 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.898      ;
; 2.022 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.898      ;
; 2.022 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.898      ;
; 2.027 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.876      ;
; 2.027 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.876      ;
; 2.027 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.876      ;
; 2.027 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.876      ;
; 2.034 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.869      ;
; 2.034 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.869      ;
; 2.034 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.869      ;
; 2.034 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.869      ;
; 2.036 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 7.869      ;
; 2.039 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.893      ;
; 2.039 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 7.866      ;
; 2.040 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.894      ;
; 2.040 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.892      ;
; 2.043 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.887      ;
; 2.044 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.886      ;
; 2.045 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.885      ;
; 2.045 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.871      ;
; 2.045 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.871      ;
; 2.045 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.871      ;
; 2.045 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.871      ;
; 2.045 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.871      ;
; 2.046 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.884      ;
; 2.047 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.883      ;
; 2.048 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.882      ;
; 2.052 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.863      ;
; 2.052 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.863      ;
; 2.052 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.863      ;
; 2.052 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.863      ;
; 2.052 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.863      ;
; 2.055 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 7.848      ;
; 2.059 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 7.842      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.896 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 3.388      ;
; 16.896 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 3.388      ;
; 17.032 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.901      ;
; 17.335 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.949      ;
; 17.335 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.949      ;
; 17.353 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.931      ;
; 17.353 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.931      ;
; 17.372 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.561      ;
; 17.400 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.533      ;
; 17.471 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.462      ;
; 17.488 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.445      ;
; 17.497 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.437      ;
; 17.497 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.437      ;
; 17.497 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 2.071      ;
; 17.549 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.385      ;
; 17.549 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.385      ;
; 17.633 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.301      ;
; 17.713 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.221      ;
; 17.713 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.221      ;
; 17.745 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.539      ;
; 17.745 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.539      ;
; 17.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.184      ;
; 17.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.184      ;
; 17.811 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.122      ;
; 17.812 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.472      ;
; 17.812 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.472      ;
; 17.832 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.101      ;
; 17.839 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.094      ;
; 17.852 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.081      ;
; 17.855 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.078      ;
; 17.862 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.706      ;
; 17.902 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.032      ;
; 17.916 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.018      ;
; 17.916 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.018      ;
; 17.936 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.998      ;
; 17.936 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.998      ;
; 17.940 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.628      ;
; 17.947 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.986      ;
; 17.965 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.603      ;
; 17.979 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.955      ;
; 17.979 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.954      ;
; 17.980 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.953      ;
; 17.981 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.952      ;
; 17.981 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.952      ;
; 17.981 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.953      ;
; 17.983 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.951      ;
; 17.988 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.296      ;
; 17.988 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 2.296      ;
; 17.998 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.936      ;
; 18.083 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.850      ;
; 18.101 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.833      ;
; 18.105 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.463      ;
; 18.111 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.457      ;
; 18.117 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.816      ;
; 18.121 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 2.164      ;
; 18.121 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.812      ;
; 18.139 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.429      ;
; 18.143 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.791      ;
; 18.169 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.765      ;
; 18.169 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.765      ;
; 18.172 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.396      ;
; 18.180 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.754      ;
; 18.192 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.741      ;
; 18.220 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.713      ;
; 18.267 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.667      ;
; 18.282 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 2.003      ;
; 18.287 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.646      ;
; 18.288 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.280      ;
; 18.289 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.279      ;
; 18.296 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.637      ;
; 18.297 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.636      ;
; 18.298 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.270      ;
; 18.298 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.635      ;
; 18.298 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.270      ;
; 18.298 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.635      ;
; 18.304 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.264      ;
; 18.305 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 1.263      ;
; 18.308 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.626      ;
; 18.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.622      ;
; 18.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.622      ;
; 18.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.621      ;
; 18.314 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.619      ;
; 18.318 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.615      ;
; 18.321 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.612      ;
; 18.321 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.612      ;
; 18.333 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.600      ;
; 18.346 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.588      ;
; 18.370 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.564      ;
; 18.373 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.561      ;
; 18.375 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.559      ;
; 18.423 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.510      ;
; 18.427 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.506      ;
; 18.431 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.502      ;
; 18.434 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.499      ;
; 18.438 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.495      ;
; 18.440 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.494      ;
; 18.442 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.492      ;
; 18.446 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.426     ; 1.123      ;
; 18.451 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.482      ;
; 18.463 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.470      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 7.460      ;
; 42.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 7.130      ;
; 43.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 7.081      ;
; 43.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 6.888      ;
; 43.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 6.671      ;
; 43.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 6.598      ;
; 43.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 6.440      ;
; 43.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 6.288      ;
; 43.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 6.192      ;
; 43.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 6.194      ;
; 43.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 6.163      ;
; 44.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 6.070      ;
; 44.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 5.877      ;
; 44.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 5.748      ;
; 44.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 5.623      ;
; 44.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 5.618      ;
; 44.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 5.592      ;
; 44.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 5.548      ;
; 44.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 5.409      ;
; 45.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 5.054      ;
; 45.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 4.171      ;
; 46.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 4.098      ;
; 46.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.747      ;
; 46.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 3.717      ;
; 46.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 3.511      ;
; 46.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 3.492      ;
; 46.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 3.448      ;
; 46.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 3.455      ;
; 46.689 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 3.409      ;
; 46.817 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.298      ;
; 46.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.211      ;
; 47.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.903      ;
; 47.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.801      ;
; 47.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 2.729      ;
; 47.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.520      ;
; 47.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.523      ;
; 47.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.311      ;
; 47.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.244      ;
; 48.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 1.973      ;
; 48.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 1.884      ;
; 49.251 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 0.848      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.657      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.401      ;
; 94.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.054      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 94.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.001      ;
; 95.127 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.798      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.761      ;
; 95.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.775      ;
; 95.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.775      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.727      ;
; 95.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.724      ;
; 95.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.675      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.661      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.661      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.661      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.661      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.661      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.661      ;
; 95.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.621      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.298 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[4]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.871      ;
; 0.307 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[0]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.880      ;
; 0.313 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.317 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[3]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.371      ; 0.875      ;
; 0.319 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[3]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.892      ;
; 0.323 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[27]                                                                                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.891      ;
; 0.324 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[2]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.897      ;
; 0.325 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[2]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.371      ; 0.883      ;
; 0.329 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[0]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.371      ; 0.887      ;
; 0.335 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[31]                                                                                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.903      ;
; 0.338 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.906      ;
; 0.340 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.908      ;
; 0.344 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.348 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[4]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.371      ; 0.906      ;
; 0.349 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.917      ;
; 0.352 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[29]                                                                                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.361      ; 0.900      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_instruction_master_translator|read_accepted                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_instruction_master_translator|read_accepted                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|MISO_reg                                                                                                                                  ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|MISO_reg                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                  ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|transmitting                                                                                                                              ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|transmitting                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|tx_holding_primed                                                                                                                         ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|tx_holding_primed                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                              ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                                  ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                  ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                                      ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                  ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                  ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                   ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                      ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                    ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                           ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd                  ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|resetlatch             ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|resetlatch                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|jtag_break             ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|jtag_break                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|break_on_reset         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|break_on_reset                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_spi_0:spi_0|TOE                                                                                                                                                                           ; helen:inst|helen_spi_0:spi_0|TOE                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_spi_0:spi_0|ROE                                                                                                                                                                           ; helen:inst|helen_spi_0:spi_0|ROE                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|MonDReg[26]                  ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|MonDReg[26]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_rd                      ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_rd                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_spi_0:spi_0|RRDY                                                                                                                                                                          ; helen:inst|helen_spi_0:spi_0|RRDY                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_spi_0:spi_0|SCLK_reg                                                                                                                                                                      ; helen:inst|helen_spi_0:spi_0|SCLK_reg                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_spi_0:spi_0|transmitting                                                                                                                                                                  ; helen:inst|helen_spi_0:spi_0|transmitting                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_spi_0:spi_0|tx_holding_primed                                                                                                                                                             ; helen:inst|helen_spi_0:spi_0|tx_holding_primed                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                  ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|go                                                                                                                                                                                ; helen:inst|helen_adc:adc|go                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                          ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[6]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[6]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[4]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[4]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[7]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[7]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[3]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[3]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[2]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[2]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[0]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|read                                                                                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|read                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|write                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|write                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.593      ;
; 0.375 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.398 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.616      ;
; 0.398 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.616      ;
; 0.420 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.638      ;
; 0.517 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.735      ;
; 0.577 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.796      ;
; 0.590 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.809      ;
; 0.608 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.826      ;
; 0.613 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.832      ;
; 0.628 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.847      ;
; 0.651 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.870      ;
; 0.657 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.875      ;
; 0.673 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.256      ;
; 0.688 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.907      ;
; 0.690 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.908      ;
; 0.709 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.927      ;
; 0.711 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.294      ;
; 0.725 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 0.593      ;
; 0.726 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.593      ;
; 0.757 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.975      ;
; 0.791 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.010      ;
; 0.793 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.012      ;
; 0.795 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.014      ;
; 0.809 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.028      ;
; 0.821 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.040      ;
; 0.822 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.041      ;
; 0.831 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.698      ;
; 0.835 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.054      ;
; 0.836 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.419      ;
; 0.842 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.709      ;
; 0.845 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.712      ;
; 0.848 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.067      ;
; 0.851 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.070      ;
; 0.867 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 0.735      ;
; 0.878 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.461      ;
; 0.883 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.102      ;
; 0.891 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.109      ;
; 0.912 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.131      ;
; 0.913 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.132      ;
; 0.922 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.141      ;
; 0.923 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.790      ;
; 0.936 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.962 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.181      ;
; 0.974 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.193      ;
; 0.984 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.203      ;
; 0.987 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.206      ;
; 0.997 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 0.865      ;
; 0.998 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.216      ;
; 1.009 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.228      ;
; 1.013 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.880      ;
; 1.013 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.880      ;
; 1.021 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 0.889      ;
; 1.042 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.260      ;
; 1.044 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.262      ;
; 1.081 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.300      ;
; 1.085 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.304      ;
; 1.132 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.351      ;
; 1.138 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.357      ;
; 1.140 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.359      ;
; 1.144 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.363      ;
; 1.152 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.371      ;
; 1.160 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.289     ; 1.028      ;
; 1.172 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.391      ;
; 1.197 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.416      ;
; 1.199 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.418      ;
; 1.203 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.422      ;
; 1.208 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.427      ;
; 1.211 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.430      ;
; 1.212 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 1.079      ;
; 1.215 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 1.082      ;
; 1.219 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 1.086      ;
; 1.222 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 1.089      ;
; 1.225 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 1.092      ;
; 1.225 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 1.092      ;
; 1.231 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 1.815      ;
; 1.263 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.481      ;
; 1.263 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.481      ;
; 1.264 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.482      ;
; 1.264 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.482      ;
; 1.265 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.484      ;
; 1.277 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.495      ;
; 1.278 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.496      ;
; 1.278 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.496      ;
; 1.280 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.498      ;
; 1.290 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.509      ;
; 1.295 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.514      ;
; 1.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.530      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.367 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.600      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.885      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[13]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[12]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[14]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[13]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.886      ;
; 0.382 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[12]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[11]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[30]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[29]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.317      ; 0.893      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.608      ;
; 0.392 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.610      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.392 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                           ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[2]                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.039 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][85]               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.882      ;
; 6.069 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[13] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.855      ;
; 6.139 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[1]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.785      ;
; 6.149 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|av_readdata_pre[10] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.780      ;
; 6.150 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|av_readdata_pre[25] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 3.792      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[1]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_enabled                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[3]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[3]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[0]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[16]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[17]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[18]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[19]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[21]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[23]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.539      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[1]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[1]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[2]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[2]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_bstatus_reg                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_estatus_reg                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_status_reg_pie                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[30]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[31]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[29]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[28]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[0]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[2]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.539      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[3]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.539      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[0]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.542      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[27]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.539      ;
; 6.366 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.554      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_wrctl_inst                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.538      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[17]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.553      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.553      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[16]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.553      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[15]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.553      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[18]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.553      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[19]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.548      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[20]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.548      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[21]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.548      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[22]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.553      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[24]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[23]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[22]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[21]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[20]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[19]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[18]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[25]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.548      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[25]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[26]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.548      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[26]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[3]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.538      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[2]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.538      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[1]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.538      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[12]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.548      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[27]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.552      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[14]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.548      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[15]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.553      ;
; 6.367 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_rd_ctl_reg                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.538      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[1]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[6]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[15]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[11]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[1]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[3]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[7]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_hi_imm16                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_ld_signed                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.376 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_ld                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[7]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[7]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[2]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[1]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[0]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[6]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[3]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[2]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[1]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[0]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.546      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[3]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.557      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[23]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.557      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_writedata[7]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.542      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[13]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.558      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.553      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.553      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[15]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.553      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.553      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.553      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.553      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.557      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[24]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.557      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_led:led|data_out[7]                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.542      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_led:led|data_out[6]                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.542      ;
; 6.377 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.542      ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.263 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.670      ;
; 18.263 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.670      ;
; 18.263 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.670      ;
; 18.263 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.670      ;
; 18.263 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.670      ;
; 18.263 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.670      ;
; 18.263 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.670      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.445 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.488      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.614 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.670      ;
; 18.623 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.661      ;
; 18.623 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 1.661      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 18.663 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.271      ;
; 98.796 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.289      ; 1.488      ;
; 98.796 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.289      ; 1.488      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 1.975      ;
; 48.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 1.975      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.514      ;
; 97.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.451      ;
; 97.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.442      ;
; 97.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.442      ;
; 97.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.442      ;
; 97.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.442      ;
; 97.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.442      ;
; 97.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.442      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.430      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.288      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.288      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.280      ;
; 97.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 2.432      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.209      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.161      ;
; 97.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.161      ;
; 97.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.170      ;
; 97.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.170      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.102      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.102      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.102      ;
; 97.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.102      ;
; 97.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.073      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.990      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.990      ;
; 97.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.990      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.975      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.986      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.986      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.986      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.986      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.986      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.986      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.913   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.131      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.941   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.524      ;
; 0.947   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.530      ;
; 0.947   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 1.530      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.111   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.329      ;
; 1.307   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.524      ;
; 1.307   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.524      ;
; 1.307   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.524      ;
; 1.307   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.524      ;
; 1.307   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.524      ;
; 1.307   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.524      ;
; 1.307   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.524      ;
; 100.726 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.426      ; 1.329      ;
; 100.726 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.426      ; 1.329      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.262      ;
; 1.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.266      ;
; 1.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.266      ;
; 1.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.460      ;
; 1.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.460      ;
; 1.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.460      ;
; 1.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.460      ;
; 1.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.460      ;
; 1.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.460      ;
; 1.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.460      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.470      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.470      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.470      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.470      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.469      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.469      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.469      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.469      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.469      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.688      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.736      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.790      ;
; 1.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.798      ;
; 1.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.798      ;
; 1.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.798      ;
; 1.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.798      ;
; 1.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.798      ;
; 1.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.798      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.821      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.816      ;
; 1.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.884      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.957      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.957      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.957      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.957      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.992      ;
; 1.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.992      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.000      ;
; 1.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.000      ;
; 1.795 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.320      ; 2.274      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
; 1.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.042      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 1.929 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.484      ;
; 2.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.493      ;
; 2.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.493      ;
; 2.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[1]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.493      ;
; 2.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.493      ;
; 2.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.001000000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.493      ;
; 2.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.010000000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.493      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000001000                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000010000                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000000001                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000000010                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[0]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[1]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.251 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.495      ;
; 2.252 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000001000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.496      ;
; 2.252 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000010000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.496      ;
; 2.252 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|f_pop                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.496      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.502      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|wr_strobe                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.502      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.502      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.502      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|read_latency_shift_reg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.502      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.502      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.502      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.496      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.496      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.496      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.496      ;
; 2.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.496      ;
; 2.258 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.497      ;
; 2.258 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.497      ;
; 2.258 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[2]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.497      ;
; 2.258 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_valid                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.497      ;
; 2.258 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.497      ;
; 2.258 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 2.497      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.504      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[2]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[3]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.504      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[4]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.504      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[5]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[6]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[7]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[8]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[9]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[10]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[11]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[12]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.259 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[13]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[12]~_Duplicate_1                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.504      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[9]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.504      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[8]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.504      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[7]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.504      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[4]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.504      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.001                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.111                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.111                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.010                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.010                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.011                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|init_done                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.504      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
; 2.260 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.485      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
Worst Case Available Settling Time: 15.675 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 76.59 MHz  ; 76.59 MHz       ; altera_reserved_tck         ;                                                               ;
; 133.14 MHz ; 133.14 MHz      ; inst|altpll|sd1|pll7|clk[0] ;                                                               ;
; 357.91 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 2.489  ; 0.000         ;
; CLOCK_50                    ; 17.206 ; 0.000         ;
; altera_reserved_tck         ; 43.472 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.285 ; 0.000         ;
; altera_reserved_tck         ; 0.311 ; 0.000         ;
; CLOCK_50                    ; 0.312 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 6.490  ; 0.000         ;
; CLOCK_50                    ; 18.446 ; 0.000         ;
; altera_reserved_tck         ; 48.332 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.822 ; 0.000         ;
; altera_reserved_tck         ; 0.948 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.716 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.737  ; 0.000         ;
; CLOCK_50                    ; 9.587  ; 0.000         ;
; altera_reserved_tck         ; 49.552 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.489 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.439      ;
; 2.505 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.423      ;
; 2.573 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.340      ;
; 2.581 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.332      ;
; 2.585 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.328      ;
; 2.593 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.320      ;
; 2.607 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.333      ;
; 2.608 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.332      ;
; 2.622 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.306      ;
; 2.623 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.317      ;
; 2.624 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.316      ;
; 2.687 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[6]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.137      ;
; 2.698 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.215      ;
; 2.710 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.203      ;
; 2.732 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.181      ;
; 2.740 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.200      ;
; 2.740 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.173      ;
; 2.741 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.199      ;
; 2.743 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.172      ;
; 2.743 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.172      ;
; 2.743 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.172      ;
; 2.743 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.172      ;
; 2.743 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.172      ;
; 2.743 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.185      ;
; 2.743 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.185      ;
; 2.743 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.185      ;
; 2.743 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.185      ;
; 2.743 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.185      ;
; 2.755 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.171      ;
; 2.755 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.158      ;
; 2.755 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.158      ;
; 2.755 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.158      ;
; 2.755 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.158      ;
; 2.757 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.183      ;
; 2.773 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 7.167      ;
; 2.774 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[11]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.153      ;
; 2.777 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.139      ;
; 2.777 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.139      ;
; 2.777 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.139      ;
; 2.777 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.139      ;
; 2.777 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.139      ;
; 2.783 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.145      ;
; 2.783 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.145      ;
; 2.783 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.145      ;
; 2.783 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.145      ;
; 2.787 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.347     ; 6.861      ;
; 2.789 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.136      ;
; 2.790 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[11]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.137      ;
; 2.793 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.132      ;
; 2.795 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.130      ;
; 2.796 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.129      ;
; 2.796 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.129      ;
; 2.796 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.129      ;
; 2.796 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.129      ;
; 2.796 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.129      ;
; 2.800 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.126      ;
; 2.800 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.126      ;
; 2.800 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.126      ;
; 2.800 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.126      ;
; 2.800 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.126      ;
; 2.801 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.124      ;
; 2.801 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.124      ;
; 2.801 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.124      ;
; 2.801 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.124      ;
; 2.801 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.124      ;
; 2.803 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.347     ; 6.845      ;
; 2.808 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 7.109      ;
; 2.808 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.102      ;
; 2.808 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.102      ;
; 2.808 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.102      ;
; 2.808 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.102      ;
; 2.809 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.121      ;
; 2.809 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 7.108      ;
; 2.812 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.099      ;
; 2.812 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.099      ;
; 2.812 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.099      ;
; 2.812 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.099      ;
; 2.813 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.119      ;
; 2.813 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.097      ;
; 2.813 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.097      ;
; 2.813 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.097      ;
; 2.813 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[17]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.097      ;
; 2.816 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 7.101      ;
; 2.816 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.111      ;
; 2.816 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.111      ;
; 2.816 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.111      ;
; 2.816 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.111      ;
; 2.816 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.111      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.109      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.109      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.109      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.109      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.109      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.112      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.112      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.112      ;
; 2.817 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.112      ;
; 2.822 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.090      ;
; 2.822 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.090      ;
; 2.822 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.090      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.206 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 3.048      ;
; 17.206 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 3.048      ;
; 17.320 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.621      ;
; 17.590 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 2.663      ;
; 17.590 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 2.663      ;
; 17.609 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 2.644      ;
; 17.609 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 2.644      ;
; 17.639 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.302      ;
; 17.663 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.278      ;
; 17.704 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.236      ;
; 17.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.191      ;
; 17.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.191      ;
; 17.766 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.174      ;
; 17.775 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 1.840      ;
; 17.800 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.141      ;
; 17.800 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.141      ;
; 17.900 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.042      ;
; 17.941 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.999      ;
; 17.941 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.999      ;
; 17.959 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 2.295      ;
; 17.959 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 2.295      ;
; 17.970 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.971      ;
; 17.970 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.971      ;
; 18.013 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 2.241      ;
; 18.013 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 2.241      ;
; 18.023 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.917      ;
; 18.047 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.893      ;
; 18.069 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.872      ;
; 18.070 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.870      ;
; 18.089 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.851      ;
; 18.101 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 1.514      ;
; 18.122 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.819      ;
; 18.122 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.819      ;
; 18.134 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.806      ;
; 18.134 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.806      ;
; 18.138 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.804      ;
; 18.143 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.798      ;
; 18.163 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 1.452      ;
; 18.165 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 2.089      ;
; 18.165 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.259      ; 2.089      ;
; 18.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 1.429      ;
; 18.191 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.749      ;
; 18.192 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.748      ;
; 18.203 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.738      ;
; 18.206 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.734      ;
; 18.215 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.725      ;
; 18.218 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.722      ;
; 18.219 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.721      ;
; 18.226 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.716      ;
; 18.267 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.674      ;
; 18.292 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.322      ;
; 18.301 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.313      ;
; 18.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.631      ;
; 18.327 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 1.928      ;
; 18.332 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.609      ;
; 18.337 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.344 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.596      ;
; 18.347 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 1.268      ;
; 18.349 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.591      ;
; 18.349 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.591      ;
; 18.373 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.568      ;
; 18.377 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 1.238      ;
; 18.388 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.553      ;
; 18.412 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.529      ;
; 18.456 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.484      ;
; 18.457 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.483      ;
; 18.459 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.481      ;
; 18.459 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.481      ;
; 18.460 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.480      ;
; 18.461 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.479      ;
; 18.462 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.479      ;
; 18.463 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.477      ;
; 18.463 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.477      ;
; 18.464 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.478      ;
; 18.472 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.142      ;
; 18.475 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.466      ;
; 18.475 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.466      ;
; 18.477 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 1.778      ;
; 18.481 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.133      ;
; 18.485 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.129      ;
; 18.486 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.455      ;
; 18.488 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.126      ;
; 18.489 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.125      ;
; 18.494 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 1.120      ;
; 18.502 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.440      ;
; 18.516 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.425      ;
; 18.525 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.416      ;
; 18.541 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.400      ;
; 18.542 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.399      ;
; 18.549 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.393      ;
; 18.586 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.355      ;
; 18.595 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.346      ;
; 18.596 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.345      ;
; 18.599 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.342      ;
; 18.601 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.340      ;
; 18.603 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.338      ;
; 18.605 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.336      ;
; 18.608 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.333      ;
; 18.610 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.331      ;
; 18.613 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.328      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.677      ;
; 43.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.377      ;
; 43.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 6.349      ;
; 43.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 6.159      ;
; 44.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 5.988      ;
; 44.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.873      ;
; 44.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.749      ;
; 44.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.647      ;
; 44.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 5.520      ;
; 44.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.524      ;
; 44.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.492      ;
; 44.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.449      ;
; 44.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 5.245      ;
; 45.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.143      ;
; 45.111 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 5.027      ;
; 45.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.018      ;
; 45.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.003      ;
; 45.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.967      ;
; 45.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 4.820      ;
; 45.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 4.506      ;
; 46.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.728      ;
; 46.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.637      ;
; 46.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.349      ;
; 46.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.333      ;
; 46.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.150      ;
; 46.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.138      ;
; 47.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.097      ;
; 47.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.089      ;
; 47.077 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.051      ;
; 47.213 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.929      ;
; 47.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.852      ;
; 47.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.594      ;
; 47.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.495      ;
; 47.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.431      ;
; 47.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.275      ;
; 47.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 2.276      ;
; 48.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 2.072      ;
; 48.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.999      ;
; 48.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 1.748      ;
; 48.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 1.700      ;
; 49.369 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 0.758      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 94.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.089      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.888      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.520      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.489      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.307      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.299      ;
; 95.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.282      ;
; 95.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.281      ;
; 95.675 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.259      ;
; 95.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.220      ;
; 95.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.192      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.168      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.168      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.168      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.168      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.168      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.168      ;
; 95.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.136      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.285 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[4]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.797      ;
; 0.296 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[0]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.808      ;
; 0.300 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.306 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[3]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.330      ; 0.805      ;
; 0.309 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[3]                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 0.821      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.820      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|MISO_reg                                                                                                                                  ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|MISO_reg                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                  ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                           ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                  ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                               ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                                      ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                  ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                  ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                   ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                      ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                    ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                           ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd                  ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|TOE                                                                                                                                                                           ; helen:inst|helen_spi_0:spi_0|TOE                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|ROE                                                                                                                                                                           ; helen:inst|helen_spi_0:spi_0|ROE                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|MonDReg[26]                  ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|MonDReg[26]                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_rd                      ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_rd                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|RRDY                                                                                                                                                                          ; helen:inst|helen_spi_0:spi_0|RRDY                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|SCLK_reg                                                                                                                                                                      ; helen:inst|helen_spi_0:spi_0|SCLK_reg                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|transmitting                                                                                                                                                                  ; helen:inst|helen_spi_0:spi_0|transmitting                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|tx_holding_primed                                                                                                                                                             ; helen:inst|helen_spi_0:spi_0|tx_holding_primed                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                  ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|go                                                                                                                                                                                ; helen:inst|helen_adc:adc|go                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                          ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[6]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[6]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[4]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[4]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[7]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[7]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[3]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[3]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[2]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[2]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                        ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[0]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|read                                                                                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|read                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|write                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|write                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                       ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_enabled                                                                                                                                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_enabled                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_instruction_master_translator|read_accepted                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_instruction_master_translator|read_accepted                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                   ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][86]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][86]                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                      ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                       ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                       ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                            ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|i_read                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|i_read                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.327 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.333 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.545      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[14]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[13]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[13]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[12]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[30]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[29]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[12]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[11]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.550      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.553      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[2]                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[28]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[27]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[12]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[11]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.328 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.539      ;
; 0.340 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.354 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.553      ;
; 0.370 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.569      ;
; 0.465 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.664      ;
; 0.518 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.717      ;
; 0.533 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.731      ;
; 0.542 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.741      ;
; 0.549 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.747      ;
; 0.561 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.759      ;
; 0.578 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.776      ;
; 0.585 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.784      ;
; 0.590 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.114      ;
; 0.613 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.811      ;
; 0.632 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.156      ;
; 0.633 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.831      ;
; 0.650 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.849      ;
; 0.653 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.259     ; 0.538      ;
; 0.655 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.539      ;
; 0.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.890      ;
; 0.704 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.903      ;
; 0.705 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.904      ;
; 0.714 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.912      ;
; 0.728 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.927      ;
; 0.729 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.928      ;
; 0.744 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.944      ;
; 0.745 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.269      ;
; 0.747 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.631      ;
; 0.747 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.945      ;
; 0.749 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.633      ;
; 0.752 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.636      ;
; 0.768 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.967      ;
; 0.776 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.974      ;
; 0.779 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.259     ; 0.664      ;
; 0.780 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.978      ;
; 0.787 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.311      ;
; 0.801 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.999      ;
; 0.804 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.003      ;
; 0.827 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.711      ;
; 0.830 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.030      ;
; 0.831 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.031      ;
; 0.841 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.039      ;
; 0.844 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.044      ;
; 0.858 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.057      ;
; 0.873 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.072      ;
; 0.885 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.084      ;
; 0.901 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.258     ; 0.787      ;
; 0.906 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.104      ;
; 0.909 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.793      ;
; 0.910 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.794      ;
; 0.910 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.108      ;
; 0.910 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.108      ;
; 0.923 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.259     ; 0.808      ;
; 0.952 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.150      ;
; 0.954 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.152      ;
; 0.973 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.171      ;
; 0.977 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.175      ;
; 1.018 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.217      ;
; 1.033 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.232      ;
; 1.041 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.239      ;
; 1.044 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.242      ;
; 1.046 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.244      ;
; 1.056 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.258     ; 0.942      ;
; 1.058 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.257      ;
; 1.082 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.280      ;
; 1.084 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.283      ;
; 1.087 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.971      ;
; 1.088 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.287      ;
; 1.090 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.974      ;
; 1.091 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.290      ;
; 1.097 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.981      ;
; 1.100 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.984      ;
; 1.103 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.302      ;
; 1.105 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.989      ;
; 1.106 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.260     ; 0.990      ;
; 1.122 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.319      ;
; 1.123 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.320      ;
; 1.124 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.321      ;
; 1.125 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.322      ;
; 1.131 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.656      ;
; 1.136 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.334      ;
; 1.153 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.352      ;
; 1.155 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.352      ;
; 1.156 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.354      ;
; 1.156 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.353      ;
; 1.157 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.354      ;
; 1.158 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.355      ;
; 1.172 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.370      ;
; 1.172 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.371      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.490 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.439      ;
; 6.522 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[13]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.413      ;
; 6.548 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[1]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.384      ;
; 6.554 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|av_readdata_pre[25]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.396      ;
; 6.557 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|av_readdata_pre[10]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 3.379      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[1]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_enabled                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_wrctl_inst                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.133      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[3]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[3]                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[0]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[16]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[17]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[18]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[19]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[21]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[1]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[1]                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[2]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[2]                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_bstatus_reg                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_estatus_reg                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_status_reg_pie                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[30]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[31]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[29]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[28]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[3]                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.133      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[2]                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.133      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[1]                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.133      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[0]                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[0]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.136      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.133      ;
; 6.782 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.147      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[17]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.146      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.146      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[16]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.146      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[15]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.146      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[18]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.146      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[19]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.141      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[20]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.141      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[21]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.141      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[22]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.146      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[23]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.133      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[24]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[23]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[22]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[21]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[20]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[19]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[18]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[25]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.141      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[25]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[26]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.141      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[26]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[2]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.133      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[3]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.133      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[12]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.141      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[27]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.133      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[27]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.145      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[14]                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.141      ;
; 6.783 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[15]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.146      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[6]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[5]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[4]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[3]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[0]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[5]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[4]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[3]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte0_data[1]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.139      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte0_data[0]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.139      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[7]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_valid                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.138      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.138      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.138      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.138      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_aligning_data                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.138      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[8]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.141      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[6]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.141      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[10]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.141      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[9]                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[19]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[28]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.138      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.139      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.142      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.142      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[19]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[28]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[0]                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.143      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 3.149      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 3.142      ;
; 6.788 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[10]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 3.145      ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.446 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.493      ;
; 18.446 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.493      ;
; 18.446 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.493      ;
; 18.446 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.493      ;
; 18.446 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.493      ;
; 18.446 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.493      ;
; 18.446 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.493      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.621 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.319      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.760 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.493      ;
; 18.765 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.488      ;
; 18.765 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.258      ; 1.488      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 18.807 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.133      ;
; 98.934 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.258      ; 1.319      ;
; 98.934 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.258      ; 1.319      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 1.787      ;
; 48.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 1.787      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.260      ;
; 97.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.207      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.188      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.191      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.191      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.191      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.191      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.191      ;
; 97.751 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.191      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.059      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.047      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.039      ;
; 97.919 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 2.194      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.991      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.961      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.961      ;
; 97.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.952      ;
; 97.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.952      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.887      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.887      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.887      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.887      ;
; 98.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.837      ;
; 98.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.811      ;
; 98.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.811      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.787      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.770      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.770      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.770      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.770      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.770      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.770      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.822   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.021      ;
; 0.867   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.391      ;
; 0.867   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.391      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.392      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.015   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.213      ;
; 1.195   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.392      ;
; 1.195   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.392      ;
; 1.195   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.392      ;
; 1.195   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.392      ;
; 1.195   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.392      ;
; 1.195   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.392      ;
; 1.195   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.392      ;
; 100.668 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.381      ; 1.213      ;
; 100.668 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.381      ; 1.213      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.146      ;
; 0.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.156      ;
; 0.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.156      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.329      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.329      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.329      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.329      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.329      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.329      ;
; 1.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.329      ;
; 1.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.336      ;
; 1.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.336      ;
; 1.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.336      ;
; 1.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.336      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.335      ;
; 1.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.541      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.577      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.631      ;
; 1.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.631      ;
; 1.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.631      ;
; 1.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.631      ;
; 1.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.631      ;
; 1.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.631      ;
; 1.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.631      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.656      ;
; 1.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.659      ;
; 1.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.659      ;
; 1.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.659      ;
; 1.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.708      ;
; 1.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.781      ;
; 1.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.781      ;
; 1.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.781      ;
; 1.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.781      ;
; 1.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.820      ;
; 1.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.820      ;
; 1.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.825      ;
; 1.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.825      ;
; 1.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.282      ; 2.075      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.860      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 1.716 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.353      ; 2.213      ;
; 2.003 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.222      ;
; 2.003 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.222      ;
; 2.003 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[1]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.222      ;
; 2.003 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.222      ;
; 2.003 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.001000000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.222      ;
; 2.003 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.010000000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.222      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000001000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000010000                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000001000                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000010000                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000000001                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|f_pop                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000000010                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[0]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[1]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.005 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.226      ;
; 2.010 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.234      ;
; 2.010 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[3]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.234      ;
; 2.010 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[4]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.232      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|wr_strobe                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.232      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.232      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.232      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|read_latency_shift_reg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.232      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.232      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.232      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[0]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[2]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[5]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[6]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[7]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[8]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[9]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[10]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[11]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[12]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_counter[13]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.235      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.111                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.111                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.010                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.010                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.011                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 2.234      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.227      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.227      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[2]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.227      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_valid                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.227      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.227      ;
; 2.011 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.227      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[12]~_Duplicate_1                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.233      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[9]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.233      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[8]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.233      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[7]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.233      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[4]~_Duplicate_1                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.233      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[23]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[7]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 2.236      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.227      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.001                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.234      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.234      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.234      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.234      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.234      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|init_done                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.233      ;
; 2.012 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.234      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
Worst Case Available Settling Time: 16.138 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 5.213  ; 0.000         ;
; CLOCK_50                    ; 18.236 ; 0.000         ;
; altera_reserved_tck         ; 45.927 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.147 ; 0.000         ;
; CLOCK_50                    ; 0.186 ; 0.000         ;
; altera_reserved_tck         ; 0.187 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 7.630  ; 0.000         ;
; CLOCK_50                    ; 18.990 ; 0.000         ;
; altera_reserved_tck         ; 49.089 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.501 ; 0.000         ;
; altera_reserved_tck         ; 0.567 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.131 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                    ; 9.243  ; 0.000         ;
; altera_reserved_tck         ; 49.470 ; 0.000         ;
+-----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 5.213 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address  ; helen:inst|helen_sdram:sdram|m_addr[6]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.673      ;
; 5.223 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.721      ;
; 5.229 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.715      ;
; 5.248 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.683      ;
; 5.253 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.678      ;
; 5.254 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.677      ;
; 5.259 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.672      ;
; 5.261 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.693      ;
; 5.262 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.692      ;
; 5.267 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.687      ;
; 5.268 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.686      ;
; 5.308 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.636      ;
; 5.333 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.598      ;
; 5.335 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[1]                                                ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.604      ;
; 5.338 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.593      ;
; 5.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.608      ;
; 5.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.608      ;
; 5.347 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.584      ;
; 5.347 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.607      ;
; 5.351 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.583      ;
; 5.351 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.583      ;
; 5.351 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.583      ;
; 5.351 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.583      ;
; 5.352 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.602      ;
; 5.353 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.578      ;
; 5.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.590      ;
; 5.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.590      ;
; 5.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.590      ;
; 5.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.590      ;
; 5.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.590      ;
; 5.382 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.559      ;
; 5.386 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.555      ;
; 5.389 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.546      ;
; 5.389 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.546      ;
; 5.389 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.546      ;
; 5.389 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.546      ;
; 5.389 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.546      ;
; 5.390 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.551      ;
; 5.392 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.542      ;
; 5.394 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.540      ;
; 5.396 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.213     ; 4.378      ;
; 5.398 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.536      ;
; 5.399 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.537      ;
; 5.399 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.537      ;
; 5.399 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.537      ;
; 5.399 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.537      ;
; 5.399 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.537      ;
; 5.400 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.534      ;
; 5.400 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 4.542      ;
; 5.401 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.546      ;
; 5.402 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.213     ; 4.372      ;
; 5.403 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.528      ;
; 5.405 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.527      ;
; 5.405 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.527      ;
; 5.405 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.527      ;
; 5.405 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 4.527      ;
; 5.406 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.539      ;
; 5.406 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.539      ;
; 5.406 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.539      ;
; 5.406 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.539      ;
; 5.407 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.521      ;
; 5.407 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.040     ; 4.540      ;
; 5.408 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.546      ;
; 5.409 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.522      ;
; 5.410 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.534      ;
; 5.410 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.534      ;
; 5.410 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.534      ;
; 5.410 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.534      ;
; 5.410 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[21]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.534      ;
; 5.411 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.517      ;
; 5.412 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.522      ;
; 5.412 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.522      ;
; 5.412 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.522      ;
; 5.412 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.522      ;
; 5.412 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.516      ;
; 5.412 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[1]                                                ; helen:inst|helen_spi_0:spi_0|endofpacketvalue_reg[9]                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.523      ;
; 5.412 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[1]                                                ; helen:inst|helen_spi_0:spi_0|endofpacketvalue_reg[8]                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.523      ;
; 5.412 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[1]                                                ; helen:inst|helen_spi_0:spi_0|endofpacketvalue_reg[18]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.523      ;
; 5.414 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.540      ;
; 5.415 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.513      ;
; 5.416 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.512      ;
; 5.416 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.530      ;
; 5.416 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.530      ;
; 5.416 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.530      ;
; 5.416 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[20]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.530      ;
; 5.417 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.529      ;
; 5.417 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.529      ;
; 5.417 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.529      ;
; 5.417 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.529      ;
; 5.417 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[9]                                                ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.529      ;
; 5.417 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29] ; helen:inst|helen_sdram:sdram|m_addr[6]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.462      ;
; 5.420 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.508      ;
; 5.420 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.531      ;
; 5.421 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.530      ;
; 5.424 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.527      ;
; 5.425 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 4.504      ;
; 5.425 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.526      ;
; 5.426 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.505      ;
; 5.426 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.505      ;
; 5.426 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[18]                                               ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.505      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.236 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.902      ;
; 18.236 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.902      ;
; 18.373 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.578      ;
; 18.500 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.638      ;
; 18.500 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.638      ;
; 18.528 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.610      ;
; 18.528 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.610      ;
; 18.532 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.419      ;
; 18.552 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.399      ;
; 18.596 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.355      ;
; 18.598 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.353      ;
; 18.600 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 1.155      ;
; 18.602 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.349      ;
; 18.628 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.323      ;
; 18.628 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.323      ;
; 18.635 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.316      ;
; 18.671 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.281      ;
; 18.729 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.222      ;
; 18.729 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.222      ;
; 18.748 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.203      ;
; 18.748 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.203      ;
; 18.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.388      ;
; 18.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.388      ;
; 18.768 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.370      ;
; 18.768 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.370      ;
; 18.790 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.161      ;
; 18.796 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
; 18.800 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 0.955      ;
; 18.807 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.144      ;
; 18.816 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.135      ;
; 18.816 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.135      ;
; 18.821 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.131      ;
; 18.835 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.116      ;
; 18.835 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.116      ;
; 18.852 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 0.903      ;
; 18.854 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.096      ;
; 18.854 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.096      ;
; 18.857 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.093      ;
; 18.859 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.091      ;
; 18.860 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.091      ;
; 18.862 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.089      ;
; 18.863 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.088      ;
; 18.866 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.085      ;
; 18.866 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 0.889      ;
; 18.871 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.081      ;
; 18.876 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.075      ;
; 18.877 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.074      ;
; 18.900 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.238      ;
; 18.900 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 1.238      ;
; 18.911 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 1.228      ;
; 18.937 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.014      ;
; 18.937 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.015      ;
; 18.941 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.010      ;
; 18.948 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.806      ;
; 18.956 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.995      ;
; 18.959 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 0.796      ;
; 18.959 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.795      ;
; 18.964 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.987      ;
; 18.972 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.232     ; 0.783      ;
; 18.975 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.976      ;
; 18.983 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.968      ;
; 18.983 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.968      ;
; 18.983 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.968      ;
; 18.984 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 1.155      ;
; 18.995 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.956      ;
; 19.021 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.931      ;
; 19.032 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.918      ;
; 19.032 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.918      ;
; 19.035 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.915      ;
; 19.037 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.913      ;
; 19.043 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.908      ;
; 19.043 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.909      ;
; 19.046 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.708      ;
; 19.046 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.708      ;
; 19.053 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.701      ;
; 19.055 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.699      ;
; 19.055 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.699      ;
; 19.055 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.233     ; 0.699      ;
; 19.063 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.888      ;
; 19.063 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.888      ;
; 19.063 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.888      ;
; 19.070 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.881      ;
; 19.077 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.874      ;
; 19.084 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.866      ;
; 19.087 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.863      ;
; 19.087 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.865      ;
; 19.089 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.862      ;
; 19.090 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.861      ;
; 19.090 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.860      ;
; 19.092 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.858      ;
; 19.107 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.231     ; 0.649      ;
; 19.109 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.842      ;
; 19.113 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.838      ;
; 19.115 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.836      ;
; 19.115 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.836      ;
; 19.119 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.832      ;
; 19.130 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.821      ;
; 19.134 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.817      ;
; 19.135 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.816      ;
; 19.147 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.804      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 4.342      ;
; 46.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 4.150      ;
; 46.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 4.072      ;
; 46.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.964      ;
; 46.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.813      ;
; 46.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 3.779      ;
; 46.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.686      ;
; 46.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.540      ;
; 46.735 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.531      ;
; 46.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.523      ;
; 46.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.496      ;
; 46.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.417      ;
; 46.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.362      ;
; 46.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.288      ;
; 47.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.232      ;
; 47.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.224      ;
; 47.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.209      ;
; 47.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.173      ;
; 47.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 3.096      ;
; 47.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.875      ;
; 47.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.363      ;
; 47.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.283      ;
; 48.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.160      ;
; 48.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.081      ;
; 48.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.032      ;
; 48.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.992      ;
; 48.270 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.983      ;
; 48.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.978      ;
; 48.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.946      ;
; 48.392 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.871      ;
; 48.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.787      ;
; 48.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.645      ;
; 48.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.582      ;
; 48.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.567      ;
; 48.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.463      ;
; 48.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.436      ;
; 48.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.327      ;
; 49.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.248      ;
; 49.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.143      ;
; 49.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.067      ;
; 49.792 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 0.460      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.286      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.136      ;
; 96.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.992      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.926      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.837      ;
; 97.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.836      ;
; 97.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.800      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.747      ;
; 97.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.745      ;
; 97.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.745      ;
; 97.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.745      ;
; 97.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.745      ;
; 97.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.745      ;
; 97.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.745      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[29]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[30]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[32]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[33]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.738      ;
; 97.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[34]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.734      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.147 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.152 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.155 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.160 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.165 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.167 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 0.481      ;
; 0.171 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 0.485      ;
; 0.174 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 0.488      ;
; 0.176 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.501      ;
; 0.180 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                                                                                                                                          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 0.494      ;
; 0.185 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                               ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready                                                                                                                                   ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error                                                                                                                                   ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|go                                                                                                                                                                                                                                                                                                         ; helen:inst|helen_adc:adc|go                                                                                                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                                                                                                                                                   ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                                                                                                                                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted                                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer                                                                                                                                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted                                                                                                                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                     ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|write                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|write                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                                                                                                                                                ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_instruction_master_translator|read_accepted                                                                                                                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_instruction_master_translator|read_accepted                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                                                                                                                                               ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                                                                                                                                                ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                                                                                                                                                ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                     ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                  ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                                                                                                                                     ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                                                                                                                                           ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|transmitting                                                                                                                                                                                                                                                       ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|transmitting                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|tx_holding_primed                                                                                                                                                                                                                                                  ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|tx_holding_primed                                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                        ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                       ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                        ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                            ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                                                                                                                                                 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                             ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_read                                                                                                                                                                                                                                                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                            ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.209 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.223 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.343      ;
; 0.267 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.387      ;
; 0.307 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.428      ;
; 0.318 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.438      ;
; 0.327 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.447      ;
; 0.330 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.450      ;
; 0.340 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.461      ;
; 0.354 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.474      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.671      ;
; 0.364 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.484      ;
; 0.370 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.490      ;
; 0.374 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.494      ;
; 0.379 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.694      ;
; 0.384 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.315      ;
; 0.384 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.315      ;
; 0.399 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.519      ;
; 0.406 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.526      ;
; 0.406 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.526      ;
; 0.412 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.532      ;
; 0.423 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.544      ;
; 0.424 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.544      ;
; 0.425 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.545      ;
; 0.436 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.751      ;
; 0.441 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.373      ;
; 0.444 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.564      ;
; 0.449 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.380      ;
; 0.453 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.384      ;
; 0.456 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.387      ;
; 0.458 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.773      ;
; 0.471 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.591      ;
; 0.475 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.595      ;
; 0.482 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.603      ;
; 0.482 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.603      ;
; 0.487 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.608      ;
; 0.488 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.608      ;
; 0.495 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.426      ;
; 0.515 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.635      ;
; 0.519 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.639      ;
; 0.523 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.151     ; 0.456      ;
; 0.524 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.645      ;
; 0.535 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 0.468      ;
; 0.538 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.469      ;
; 0.538 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.471      ;
; 0.545 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.665      ;
; 0.550 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.670      ;
; 0.581 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.701      ;
; 0.584 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.704      ;
; 0.594 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.714      ;
; 0.597 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.717      ;
; 0.602 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.722      ;
; 0.609 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.151     ; 0.542      ;
; 0.613 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.733      ;
; 0.618 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.738      ;
; 0.623 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.744      ;
; 0.632 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.752      ;
; 0.633 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.754      ;
; 0.648 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.579      ;
; 0.649 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.580      ;
; 0.651 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.967      ;
; 0.651 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.582      ;
; 0.653 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.584      ;
; 0.653 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.773      ;
; 0.653 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.584      ;
; 0.654 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 0.585      ;
; 0.655 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.775      ;
; 0.658 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.778      ;
; 0.664 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.783      ;
; 0.666 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.785      ;
; 0.668 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.787      ;
; 0.669 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.788      ;
; 0.677 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.798      ;
; 0.685 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.805      ;
; 0.693 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.813      ;
; 0.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.815      ;
; 0.698 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.817      ;
; 0.700 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.819      ;
; 0.701 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.820      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.191 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.479      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.480      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[13]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[12]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[14]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[13]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.485      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[12]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[11]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[30]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[29]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[27]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[26]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                           ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[3]                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[2]                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[28]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[27]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 7.630 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_1_debug_mem_slave_agent_rsp_fifo|mem[1][85]               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.314      ;
; 7.639 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[1]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.305      ;
; 7.645 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|av_readdata_pre[10] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.303      ;
; 7.648 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|av_readdata_pre[25] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 2.313      ;
; 7.652 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[13] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.298      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[24]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[23]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[22]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[21]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[20]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[19]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[18]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[25]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[26]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.823 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_shift_rot_result[27]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[3]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.111      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[3]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.111      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[0]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.111      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[17]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[14]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[16]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[15]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[16]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[18]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[17]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[19]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.113      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[18]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[20]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.113      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[19]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[21]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.113      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[22]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[21]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[23]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.108      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[1]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.111      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[1]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.111      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ienable_reg[2]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.111      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[2]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.111      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[25]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.113      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[26]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.113      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[2]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.108      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[3]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.108      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[12]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.113      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[27]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.108      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[14]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.113      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[15]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.117      ;
; 7.824 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 2.118      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[1]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_enabled                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_wrctl_inst                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.107      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_bstatus_reg                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_estatus_reg                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_status_reg_pie                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[30]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[31]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[29]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[28]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[3]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.107      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[2]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.107      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[1]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.107      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_control_rd_data[0]                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|E_src1[0]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.110      ;
; 7.825 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_ctrl_rd_ctl_reg                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 2.107      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[6]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[5]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[4]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[3]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[2]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.118      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[0]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[5]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[4]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[3]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[7]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_instruction_master_translator|read_accepted   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.120      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_1_data_master_agent|hold_waitrequest                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.120      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[3]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.121      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[23]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.121      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_ipending_reg[0]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 2.116      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.121      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_006|packet_in_progress                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 2.119      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[24]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.121      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[10] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.118      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[15] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.118      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_1_debug_mem_slave_translator|av_readdata_pre[3]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.118      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[9]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.121      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[11]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.120      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[12]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.120      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[0]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 2.120      ;
; 7.830 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[10]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 2.121      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[7]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[7]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte0_data[7]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.110      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte3_data[1]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[6]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[2]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[1]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte2_data[0]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
; 7.831 ; helen:inst|altera_reset_controller:rst_controller_002|r_sync_rst ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_byte1_data[6]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.114      ;
+-------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.990 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.960      ;
; 18.990 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.960      ;
; 18.990 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.960      ;
; 18.990 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.960      ;
; 18.990 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.960      ;
; 18.990 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.960      ;
; 18.990 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.960      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.107 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.844      ;
; 19.176 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 0.962      ;
; 19.176 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.151      ; 0.962      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.179 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 0.960      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 19.236 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.715      ;
; 99.296 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.153      ; 0.844      ;
; 99.296 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.153      ; 0.844      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.153      ;
; 49.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.153      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.491      ;
; 98.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.466      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.455      ;
; 98.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.456      ;
; 98.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.456      ;
; 98.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.456      ;
; 98.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.456      ;
; 98.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.456      ;
; 98.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.456      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.363      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.358      ;
; 98.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.358      ;
; 98.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.116      ; 1.437      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.310      ;
; 98.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.289      ;
; 98.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.289      ;
; 98.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.262      ;
; 98.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.262      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.240      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.240      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.240      ;
; 98.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.240      ;
; 98.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.207      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.169      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.169      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.169      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.153      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.153      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.507   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.823      ;
; 0.519   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.834      ;
; 0.519   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.834      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.598   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.718      ;
; 0.704   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.823      ;
; 0.704   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.823      ;
; 0.704   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.823      ;
; 0.704   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.823      ;
; 0.704   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.823      ;
; 0.704   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.823      ;
; 0.704   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.823      ;
; 100.382 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.232      ; 0.718      ;
; 100.382 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.232      ; 0.718      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.686      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.685      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.809      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.823      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.823      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.823      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.823      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.816      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.816      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.816      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.816      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.816      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.936      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.965      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.000      ;
; 0.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.992      ;
; 0.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.992      ;
; 0.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.992      ;
; 0.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.992      ;
; 0.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.992      ;
; 0.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.992      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.013      ;
; 0.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.013      ;
; 0.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.013      ;
; 0.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.013      ;
; 0.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.021      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.080      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.080      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.080      ;
; 0.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.080      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.100      ;
; 0.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.100      ;
; 0.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.120      ;
; 0.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.120      ;
; 1.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 1.285      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.143      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                               ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.131 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.428      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[0]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|rd_valid[1]                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.438      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000001000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000010000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000001000                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000010000                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.000000001                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|f_pop                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000000010                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.306 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.439      ;
; 1.307 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.437      ;
; 1.307 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.437      ;
; 1.307 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.437      ;
; 1.307 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.437      ;
; 1.307 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.001000000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.437      ;
; 1.307 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.010000000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.437      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.446      ;
; 1.309 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|i_addr[12]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.445      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.447      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.447      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.100000000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.445      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.445      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.447      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.447      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.447      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.447      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_state.000100000                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.445      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18]                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.444      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.437      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.437      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.437      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_char_ready                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.437      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[2]                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.437      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.437      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|tx_data[2]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.437      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|saved_grant[3]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|saved_grant[2]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|saved_grant[0]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|saved_grant[1]                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[3] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_009|packet_in_progress                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 1.440      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
; 1.310 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.446      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
Worst Case Available Settling Time: 17.600 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Clock                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack             ; 1.627  ; 0.147 ; 6.039    ; 0.501   ; 4.735               ;
;  CLOCK_50                    ; 16.896 ; 0.186 ; 18.263   ; 0.501   ; 9.243               ;
;  altera_reserved_tck         ; 42.660 ; 0.187 ; 48.112   ; 0.567   ; 49.470              ;
;  inst|altpll|sd1|pll7|clk[0] ; 1.627  ; 0.147 ; 6.039    ; 1.131   ; 4.735               ;
; Design-wide TNS              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|altpll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; adc_sclk                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_cs_n                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_din                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_TXD                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_dclk                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_sce                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_sdo                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_MOSI                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_SCLK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_SS_n                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------+
; Input Transition Times                                                       ;
+---------------------------+--------------+-----------------+-----------------+
; Pin                       ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; adc_dout                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; flash_data0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_MISO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_RXD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; auto_stp_external_clock_0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; spi_MOSI                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_SCLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_SS_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; spi_MOSI                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_SCLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_SS_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; spi_MOSI                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_SCLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_SS_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 6481       ; 0          ; 157      ; 4        ;
; inst|altpll|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 177        ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; inst|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; inst|altpll|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 171513     ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 6481       ; 0          ; 157      ; 4        ;
; inst|altpll|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 177        ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; inst|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; inst|altpll|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 171513     ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 158      ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 35       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 1868     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 158      ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 35       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 1868     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 120   ; 120  ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 81    ; 81   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                   ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+
; Target                                                       ; Clock                       ; Type      ; Status        ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+
; CLOCK_50                                                     ; CLOCK_50                    ; Base      ; Constrained   ;
; altera_reserved_tck                                          ; altera_reserved_tck         ; Base      ; Constrained   ;
; auto_stp_external_clock_0                                    ;                             ; Base      ; Unconstrained ;
; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ;                             ; Base      ; Unconstrained ;
; inst|altpll|sd1|pll7|clk[0]                                  ; inst|altpll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; inst|altpll|sd1|pll7|clk[1]                                  ; inst|altpll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dout            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_data0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_din                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sclk                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_locked_conduit_export ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_dclk                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sce                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sdo                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MOSI                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SCLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SS_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_TXD                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dout            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_data0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_din                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sclk                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_locked_conduit_export ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_dclk                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sce                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sdo                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MOSI                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SCLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SS_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_TXD                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Apr 12 21:20:08 2018
Info: Command: quartus_sta HELEN -c HELEN
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'helen/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/helen_nios_2_cpu.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/helen_nios_1_cpu.sdc'
Info (332104): Reading SDC File: 'HELEN.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[0]} {inst|altpll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[1]} {inst|altpll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.627
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.627               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    16.896               0.000 CLOCK_50 
    Info (332119):    42.660               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.358               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.039               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.263               0.000 CLOCK_50 
    Info (332119):    48.112               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.913               0.000 CLOCK_50 
    Info (332119):     1.044               0.000 altera_reserved_tck 
    Info (332119):     1.929               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.735               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.578               0.000 CLOCK_50 
    Info (332119):    49.581               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
    Info (332114): Worst Case Available Settling Time: 15.675 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.489               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.206               0.000 CLOCK_50 
    Info (332119):    43.472               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.490               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.446               0.000 CLOCK_50 
    Info (332119):    48.332               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.822               0.000 CLOCK_50 
    Info (332119):     0.948               0.000 altera_reserved_tck 
    Info (332119):     1.716               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.737               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):    49.552               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
    Info (332114): Worst Case Available Settling Time: 16.138 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.213               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.236               0.000 CLOCK_50 
    Info (332119):    45.927               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.630               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.990               0.000 CLOCK_50 
    Info (332119):    49.089               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.501               0.000 CLOCK_50 
    Info (332119):     0.567               0.000 altera_reserved_tck 
    Info (332119):     1.131               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.243               0.000 CLOCK_50 
    Info (332119):    49.470               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
    Info (332114): Worst Case Available Settling Time: 17.600 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 793 megabytes
    Info: Processing ended: Thu Apr 12 21:20:16 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


