
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003518                       # Number of seconds simulated
sim_ticks                                  3518343675                       # Number of ticks simulated
final_tick                               531566804346                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167878                       # Simulator instruction rate (inst/s)
host_op_rate                                   212170                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291902                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889040                       # Number of bytes of host memory used
host_seconds                                 12053.17                       # Real time elapsed on the host
sim_insts                                  2023467309                       # Number of instructions simulated
sim_ops                                    2557320761                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        63232                       # Number of bytes read from this memory
system.physmem.bytes_read::total               135808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        90496                       # Number of bytes written to this memory
system.physmem.bytes_written::total             90496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          537                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          494                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1061                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             707                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  707                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       509331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19536466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       582092                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17972093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38599981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       509331                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       582092                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1091423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25721194                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25721194                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25721194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       509331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19536466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       582092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17972093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               64321175                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8437276                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123906                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548281                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210716                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1310642                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1217646                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335973                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9344                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3126142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17173487                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123906                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553619                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3812816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1117827                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        512378                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1542513                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8355935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.297649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4543119     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251367      3.01%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470819      5.63%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466577      5.58%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          291308      3.49%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230826      2.76%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145954      1.75%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136180      1.63%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1819785     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8355935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370251                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035430                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3261648                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       506013                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3661326                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22612                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904328                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526792                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20609771                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904328                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3499497                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98302                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        84659                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3441615                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       327526                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19865675                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        134994                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101364                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27888812                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92684137                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92684137                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10720125                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3509                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           919528                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11871                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       327849                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18710412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14876734                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29427                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6372839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19490943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8355935                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896894                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2865473     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1812034     21.69%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201682     14.38%     70.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       787382      9.42%     79.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826849      9.90%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401728      4.81%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       315696      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71750      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73341      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8355935                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92831     72.19%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18302     14.23%     86.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17460     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12444381     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199577      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1439601      9.68%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791484      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14876734                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.763215                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128593                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008644                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38267417                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25086664                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14533081                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15005327                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46189                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724801                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226909                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904328                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51166                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8994                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18713797                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        37208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844431                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936277                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14675754                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372753                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       200974                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145280                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078761                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772527                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.739395                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14537411                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14533081                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9260895                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26592153                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.722485                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348257                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6400372                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213029                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7451607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.652459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.147878                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2828772     37.96%     37.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2087106     28.01%     65.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       868141     11.65%     77.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431112      5.79%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       431786      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       173726      2.33%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       176278      2.37%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94182      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       360504      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7451607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       360504                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25804947                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38332641                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  81341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.843728                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843728                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.185217                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.185217                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65930074                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20186566                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18922136                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8437276                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3187537                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2602005                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212975                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1310817                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1250983                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327713                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9429                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3293178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17310687                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3187537                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1578696                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3752205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1113297                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        464656                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1602704                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81645                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8408666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4656461     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          307431      3.66%     59.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          460579      5.48%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          317561      3.78%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          225138      2.68%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217728      2.59%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          130396      1.55%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          281604      3.35%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1811768     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8408666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377792                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.051691                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3388717                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       487522                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3581835                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52191                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898399                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535618                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20736857                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898399                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3578557                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49808                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       165078                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3440422                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276395                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20111119                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        115146                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94928                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28198347                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93611890                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93611890                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17324818                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10873490                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3632                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           828196                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1850810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       942591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11154                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       281736                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18743099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14951136                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30034                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6280653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19222938                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8408666                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778063                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917995                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2998347     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1682232     20.01%     55.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1219395     14.50%     70.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808523      9.62%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813319      9.67%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394686      4.69%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346944      4.13%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65585      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79635      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8408666                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81484     70.71%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16707     14.50%     85.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17038     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12506325     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188655      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1721      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468424      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       786011      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14951136                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772034                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115229                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007707                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38456200                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25027237                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14537484                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15066365                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47086                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       724942                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          568                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226634                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898399                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25662                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4999                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18746555                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1850810                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       942591                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117820                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245927                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14676382                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1372662                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274753                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2139436                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2086637                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            766774                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739469                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14543850                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14537484                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9420022                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26769801                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723007                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351890                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10073433                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12416955                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6329609                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214531                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7510267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653331                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2864342     38.14%     38.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2155497     28.70%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       814067     10.84%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454751      6.06%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385846      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171621      2.29%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166362      2.22%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       112838      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       384943      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7510267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10073433                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12416955                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1841820                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125863                       # Number of loads committed
system.switch_cpus1.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1801668                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11178335                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256794                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       384943                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25871888                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38392167                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1721                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10073433                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12416955                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10073433                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837577                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837577                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193920                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193920                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65909220                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20218292                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19053820                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3444                       # number of misc regfile writes
system.l2.replacements                           1061                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           581183                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17445                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.315162                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           374.228529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.963904                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    260.704277                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.960741                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    262.750940                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8666.653685                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6789.737924                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.015912                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000974                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.016037                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.528971                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.414413                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3436                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2870                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6306                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1887                       # number of Writeback hits
system.l2.Writeback_hits::total                  1887                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3436                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2870                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6306                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3436                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2870                       # number of overall hits
system.l2.overall_hits::total                    6306                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          537                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          494                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1061                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          537                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          494                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1061                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          537                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          494                       # number of overall misses
system.l2.overall_misses::total                  1061                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       716145                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     25454471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       837442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23640942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        50649000                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       716145                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     25454471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       837442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     23640942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         50649000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       716145                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     25454471                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       837442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     23640942                       # number of overall miss cycles
system.l2.overall_miss_latency::total        50649000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7367                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1887                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1887                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3364                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7367                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3364                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7367                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.135162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.146849                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144021                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.135162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.146849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144021                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.135162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.146849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144021                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51153.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47401.249534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52340.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47856.157895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47737.040528                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51153.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47401.249534                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52340.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47856.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47737.040528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51153.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47401.249534                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52340.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47856.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47737.040528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  707                       # number of writebacks
system.l2.writebacks::total                       707                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1061                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1061                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1061                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       635599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     22351037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       743956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     20786078                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44516670                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       635599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     22351037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       743956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     20786078                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     44516670                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       635599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     22351037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       743956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     20786078                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     44516670                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.135162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.146849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144021                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.135162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.146849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.135162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.146849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144021                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45399.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41622.042831                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46497.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42077.080972                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41957.276155                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45399.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41622.042831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46497.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 42077.080972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41957.276155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45399.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41622.042831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46497.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 42077.080972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41957.276155                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963874                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001550146                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163175.261339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963874                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1542497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1542497                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1542497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1542497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1542497                       # number of overall hits
system.cpu0.icache.overall_hits::total        1542497                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       871981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       871981                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       871981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       871981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       871981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       871981                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1542513                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1542513                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1542513                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1542513                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1542513                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1542513                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54498.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54498.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54498.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54498.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54498.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54498.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       754155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       754155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       754155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       754155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       754155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       754155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53868.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53868.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153407612                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.150627                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.031573                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.968427                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855592                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144408                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1047904                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1047904                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1753945                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1753945                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1753945                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1753945                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10271                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10271                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10271                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    301563584                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    301563584                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    301563584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    301563584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    301563584                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    301563584                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1058175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1058175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1764216                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1764216                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1764216                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1764216                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009706                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009706                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005822                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005822                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005822                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005822                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29360.683867                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29360.683867                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29360.683867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29360.683867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29360.683867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29360.683867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          906                       # number of writebacks
system.cpu0.dcache.writebacks::total              906                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6298                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6298                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6298                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6298                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6298                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     48651355                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     48651355                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     48651355                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     48651355                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     48651355                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     48651355                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12245.495847                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12245.495847                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12245.495847                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12245.495847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12245.495847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12245.495847                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.960715                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005004210                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2175333.787879                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.960715                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025578                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740322                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1602684                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1602684                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1602684                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1602684                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1602684                       # number of overall hits
system.cpu1.icache.overall_hits::total        1602684                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1040700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1040700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1040700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1040700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1040700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1040700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1602704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1602704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1602704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1602704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1602704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1602704                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        52035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        52035                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        52035                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        52035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        52035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        52035                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       855244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       855244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       855244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       855244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       855244                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       855244                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53452.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53452.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3364                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148451095                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3620                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41008.589779                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.616754                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.383246                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830534                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169466                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1044661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044661                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       712513                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712513                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1722                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1722                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1757174                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1757174                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1757174                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1757174                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6798                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6798                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6798                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6798                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6798                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6798                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    171464948                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    171464948                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    171464948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    171464948                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    171464948                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    171464948                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051459                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051459                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       712513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       712513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1763972                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1763972                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1763972                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1763972                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006465                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003854                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003854                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003854                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003854                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25222.852015                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25222.852015                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25222.852015                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25222.852015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25222.852015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25222.852015                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          981                       # number of writebacks
system.cpu1.dcache.writebacks::total              981                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3434                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3434                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3434                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3434                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3434                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3364                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3364                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3364                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     47277782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     47277782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     47277782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47277782                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     47277782                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47277782                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14054.037455                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14054.037455                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14054.037455                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14054.037455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14054.037455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14054.037455                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
