// Generated by CIRCT unknown git version
module fpga_sys_bus_mux(	// file.cleaned.mlir:2:3
  input         hclk,	// file.cleaned.mlir:2:34
                hresetn,	// file.cleaned.mlir:2:49
                spibus_select,	// file.cleaned.mlir:2:67
                cpusys_hsel,	// file.cleaned.mlir:2:91
  input  [31:0] cpusys_haddr,	// file.cleaned.mlir:2:113
  input  [1:0]  cpusys_htrans,	// file.cleaned.mlir:2:137
  input  [2:0]  cpusys_hsize,	// file.cleaned.mlir:2:161
  input         cpusys_hwrite,	// file.cleaned.mlir:2:184
  input  [31:0] cpusys_hwdata,	// file.cleaned.mlir:2:208
  input         cpusys_hready,	// file.cleaned.mlir:2:233
                spi2mem_s1_hsel,	// file.cleaned.mlir:2:257
  input  [31:0] spi2mem_s1_haddr,	// file.cleaned.mlir:2:283
  input  [1:0]  spi2mem_s1_htrans,	// file.cleaned.mlir:2:311
  input         spi2mem_s1_hwrite,	// file.cleaned.mlir:2:339
  input  [31:0] spi2mem_s1_hwdata,	// file.cleaned.mlir:2:367
  input  [1:0]  spi2mem_s1_hsize,	// file.cleaned.mlir:2:396
  input         fpgasys_hreadyout,	// file.cleaned.mlir:2:423
  input  [31:0] fpgasys_hrdata,	// file.cleaned.mlir:2:451
  input         fpgasys_hresp,	// file.cleaned.mlir:2:477
  output        cpusys_hreadyout,	// file.cleaned.mlir:2:502
  output [31:0] cpusys_hrdata,	// file.cleaned.mlir:2:529
  output        cpusys_hresp,	// file.cleaned.mlir:2:554
  output [31:0] spi2mem_s1_hrdata,	// file.cleaned.mlir:2:577
  output        spi2mem_s1_hready,	// file.cleaned.mlir:2:606
                spi2mem_s1_hresp,	// file.cleaned.mlir:2:634
                fpgasys_hsel,	// file.cleaned.mlir:2:661
  output [31:0] fpgasys_haddr,	// file.cleaned.mlir:2:684
  output [1:0]  fpgasys_htrans,	// file.cleaned.mlir:2:709
  output [2:0]  fpgasys_hsize,	// file.cleaned.mlir:2:734
  output        fpgasys_hwrite,	// file.cleaned.mlir:2:758
  output [31:0] fpgasys_hwdata,	// file.cleaned.mlir:2:783
  output        fpgasys_hready	// file.cleaned.mlir:2:809
);

  assign cpusys_hreadyout = spibus_select | fpgasys_hreadyout;	// file.cleaned.mlir:13:10, :19:5
  assign cpusys_hrdata = fpgasys_hrdata;	// file.cleaned.mlir:19:5
  assign cpusys_hresp = ~spibus_select & fpgasys_hresp;	// file.cleaned.mlir:14:10, :15:11, :19:5
  assign spi2mem_s1_hrdata = fpgasys_hrdata;	// file.cleaned.mlir:19:5
  assign spi2mem_s1_hready = ~spibus_select | fpgasys_hreadyout;	// file.cleaned.mlir:14:10, :17:11, :19:5
  assign spi2mem_s1_hresp = spibus_select & fpgasys_hresp;	// file.cleaned.mlir:18:11, :19:5
  assign fpgasys_hsel = spibus_select ? spi2mem_s1_hsel : cpusys_hsel;	// file.cleaned.mlir:5:10, :19:5
  assign fpgasys_haddr = spibus_select ? spi2mem_s1_haddr : cpusys_haddr;	// file.cleaned.mlir:6:10, :19:5
  assign fpgasys_htrans = spibus_select ? spi2mem_s1_htrans : cpusys_htrans;	// file.cleaned.mlir:7:10, :19:5
  assign fpgasys_hsize = spibus_select ? {1'h0, spi2mem_s1_hsize} : cpusys_hsize;	// file.cleaned.mlir:3:14, :8:10, :9:10, :19:5
  assign fpgasys_hwrite = spibus_select ? spi2mem_s1_hwrite : cpusys_hwrite;	// file.cleaned.mlir:10:10, :19:5
  assign fpgasys_hwdata = spibus_select ? spi2mem_s1_hwdata : cpusys_hwdata;	// file.cleaned.mlir:11:10, :19:5
  assign fpgasys_hready = spibus_select ? fpgasys_hreadyout : cpusys_hready;	// file.cleaned.mlir:12:10, :19:5
endmodule

