-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_C_0_AWVALID : OUT STD_LOGIC;
    m_axi_C_0_AWREADY : IN STD_LOGIC;
    m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WVALID : OUT STD_LOGIC;
    m_axi_C_0_WREADY : IN STD_LOGIC;
    m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_WLAST : OUT STD_LOGIC;
    m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARVALID : OUT STD_LOGIC;
    m_axi_C_0_ARREADY : IN STD_LOGIC;
    m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RVALID : IN STD_LOGIC;
    m_axi_C_0_RREADY : OUT STD_LOGIC;
    m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_RLAST : IN STD_LOGIC;
    m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BVALID : IN STD_LOGIC;
    m_axi_C_0_BREADY : OUT STD_LOGIC;
    m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln89 : IN STD_LOGIC_VECTOR (61 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0 : IN STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0 : IN STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0 : IN STD_LOGIC_VECTOR (16 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0 : IN STD_LOGIC_VECTOR (16 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4200 : STD_LOGIC_VECTOR (14 downto 0) := "100001000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln115_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_985_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state7_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln89_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal C_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln94_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_reg_916 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_reg_916_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_reg_916_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_reg_916_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_reg_916_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln94_fu_409_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln94_reg_923 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_949 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_975 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_975_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_975_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_975_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_975_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_reg_980 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_reg_980_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_reg_980_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_reg_980_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_1_reg_980_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_985_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_985_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_985_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_reg_985_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln89_1_fu_613_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln89_1_reg_999 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln102_1_fu_441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln94_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal empty_fu_172 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal t_cur_1_fu_572_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal empty_29_fu_176 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal s_cur_1_fu_579_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_0_0_0679_fu_180 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal p_cur_1_fu_842_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal j_fu_184 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln94_fu_485_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_188 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln89_4_fu_389_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten8_fu_192 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln89_1_fu_357_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten8_load : STD_LOGIC_VECTOR (14 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local : STD_LOGIC;
    signal add_ln89_fu_369_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln102_fu_397_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln89_fu_381_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln2_fu_413_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_401_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln102_fu_431_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln102_fu_435_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_469_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal t_cur_fu_526_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal s_cur_fu_549_p9 : STD_LOGIC_VECTOR (16 downto 0);
    signal t_cur_fu_526_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal s_cur_fu_549_p11 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln89_3_fu_519_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln89_2_fu_512_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_594_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln109_fu_624_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_2_fu_646_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_636_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln110_fu_662_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln110_fu_666_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_4_fu_672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_654_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_700_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_716_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln110_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_1_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_2_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_1_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln110_fu_738_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_2_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_628_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_3_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln110_1_fu_758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_2_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_4_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_2_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln110_4_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_3_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln110_5_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln110_1_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln110_2_fu_820_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal and_ln107_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cur_fu_834_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_594_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal t_cur_fu_526_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_cur_fu_526_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_cur_fu_526_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_cur_fu_526_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal s_cur_fu_549_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal s_cur_fu_549_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal s_cur_fu_549_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal s_cur_fu_549_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_9_2_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_sparsemux_9_2_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        din3 : IN STD_LOGIC_VECTOR (16 downto 0);
        def : IN STD_LOGIC_VECTOR (16 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component top_kernel_mul_24s_17s_41_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_24_1_1_U164 : component top_kernel_sparsemux_9_2_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 24,
        CASE1 => "01",
        din1_WIDTH => 24,
        CASE2 => "10",
        din2_WIDTH => 24,
        CASE3 => "11",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        din2 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        din3 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        def => t_cur_fu_526_p9,
        sel => trunc_ln94_reg_923,
        dout => t_cur_fu_526_p11);

    sparsemux_9_2_17_1_1_U165 : component top_kernel_sparsemux_9_2_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 17,
        CASE1 => "01",
        din1_WIDTH => 17,
        CASE2 => "10",
        din2_WIDTH => 17,
        CASE3 => "11",
        din3_WIDTH => 17,
        def_WIDTH => 17,
        sel_WIDTH => 2,
        dout_WIDTH => 17)
    port map (
        din0 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0,
        din2 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0,
        din3 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0,
        def => s_cur_fu_549_p9,
        sel => trunc_ln94_reg_923,
        dout => s_cur_fu_549_p11);

    mul_24s_17s_41_5_1_U166 : component top_kernel_mul_24s_17s_41_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln89_3_fu_519_p3,
        din1 => select_ln89_2_fu_512_p3,
        ce => grp_fu_594_ce,
        dout => grp_fu_594_p2);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    empty_29_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_29_fu_176 <= ap_const_lv17_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_29_fu_176 <= s_cur_1_fu_579_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_fu_172 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_fu_172 <= t_cur_1_fu_572_p3;
                end if;
            end if; 
        end if;
    end process;

    i_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln89_fu_351_p2 = ap_const_lv1_0))) then 
                    i_fu_188 <= select_ln89_4_fu_389_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_188 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten8_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln89_fu_351_p2 = ap_const_lv1_0))) then 
                    indvar_flatten8_fu_192 <= add_ln89_1_fu_357_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten8_fu_192 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln89_fu_351_p2 = ap_const_lv1_0))) then 
                    j_fu_184 <= add_ln94_fu_485_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_184 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0679_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_0_0_0679_fu_180 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    p_0_0_0679_fu_180 <= p_cur_1_fu_842_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln107_1_reg_980 <= icmp_ln107_1_fu_463_p2;
                icmp_ln107_1_reg_980_pp0_iter1_reg <= icmp_ln107_1_reg_980;
                icmp_ln107_reg_975 <= icmp_ln107_fu_457_p2;
                icmp_ln107_reg_975_pp0_iter1_reg <= icmp_ln107_reg_975;
                icmp_ln115_reg_985 <= icmp_ln115_fu_479_p2;
                icmp_ln115_reg_985_pp0_iter1_reg <= icmp_ln115_reg_985;
                icmp_ln94_reg_916 <= icmp_ln94_fu_375_p2;
                icmp_ln94_reg_916_pp0_iter1_reg <= icmp_ln94_reg_916;
                tmp_reg_949 <= select_ln89_fu_381_p3(6 downto 6);
                trunc_ln94_reg_923 <= trunc_ln94_fu_409_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln107_1_reg_980_pp0_iter2_reg <= icmp_ln107_1_reg_980_pp0_iter1_reg;
                icmp_ln107_1_reg_980_pp0_iter3_reg <= icmp_ln107_1_reg_980_pp0_iter2_reg;
                icmp_ln107_1_reg_980_pp0_iter4_reg <= icmp_ln107_1_reg_980_pp0_iter3_reg;
                icmp_ln107_reg_975_pp0_iter2_reg <= icmp_ln107_reg_975_pp0_iter1_reg;
                icmp_ln107_reg_975_pp0_iter3_reg <= icmp_ln107_reg_975_pp0_iter2_reg;
                icmp_ln107_reg_975_pp0_iter4_reg <= icmp_ln107_reg_975_pp0_iter3_reg;
                icmp_ln115_reg_985_pp0_iter2_reg <= icmp_ln115_reg_985_pp0_iter1_reg;
                icmp_ln115_reg_985_pp0_iter3_reg <= icmp_ln115_reg_985_pp0_iter2_reg;
                icmp_ln115_reg_985_pp0_iter4_reg <= icmp_ln115_reg_985_pp0_iter3_reg;
                icmp_ln115_reg_985_pp0_iter5_reg <= icmp_ln115_reg_985_pp0_iter4_reg;
                icmp_ln94_reg_916_pp0_iter2_reg <= icmp_ln94_reg_916_pp0_iter1_reg;
                icmp_ln94_reg_916_pp0_iter3_reg <= icmp_ln94_reg_916_pp0_iter2_reg;
                icmp_ln94_reg_916_pp0_iter4_reg <= icmp_ln94_reg_916_pp0_iter3_reg;
                select_ln89_1_reg_999 <= select_ln89_1_fu_613_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    C_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter6, m_axi_C_0_WREADY, icmp_ln115_reg_985_pp0_iter5_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((icmp_ln115_reg_985_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            C_blk_n_W <= m_axi_C_0_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln102_fu_435_p2 <= std_logic_vector(unsigned(tmp_s_fu_401_p3) + unsigned(zext_ln102_fu_431_p1));
    add_ln110_fu_666_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_636_p4) + unsigned(zext_ln110_fu_662_p1));
    add_ln89_1_fu_357_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten8_load) + unsigned(ap_const_lv15_1));
    add_ln89_fu_369_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln94_fu_485_p2 <= std_logic_vector(unsigned(select_ln89_fu_381_p3) + unsigned(ap_const_lv7_1));
    and_ln107_fu_620_p2 <= (icmp_ln107_reg_975_pp0_iter4_reg and icmp_ln107_1_reg_980_pp0_iter4_reg);
    and_ln110_1_fu_752_p2 <= (xor_ln110_1_fu_746_p2 and icmp_ln110_fu_710_p2);
    and_ln110_2_fu_766_p2 <= (icmp_ln110_1_fu_726_p2 and and_ln110_fu_686_p2);
    and_ln110_3_fu_790_p2 <= (xor_ln110_3_fu_784_p2 and or_ln110_fu_778_p2);
    and_ln110_4_fu_796_p2 <= (tmp_4_fu_672_p3 and select_ln110_1_fu_758_p3);
    and_ln110_5_fu_814_p2 <= (xor_ln110_4_fu_808_p2 and tmp_1_fu_628_p3);
    and_ln110_fu_686_p2 <= (xor_ln110_fu_680_p2 and tmp_3_fu_654_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state7_io_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state7_io_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_state7_io_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io_grp1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_io_grp1_assign_proc : process(m_axi_C_0_WREADY, icmp_ln115_reg_985_pp0_iter5_reg)
    begin
                ap_block_state7_io_grp1 <= ((icmp_ln115_reg_985_pp0_iter5_reg = ap_const_lv1_0) and (m_axi_C_0_WREADY = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln89_fu_351_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln89_fu_351_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_188)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_188;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten8_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten8_fu_192)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten8_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten8_load <= indvar_flatten8_fu_192;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_184)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_184;
        end if; 
    end process;


    grp_fu_594_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_594_ce <= ap_const_logic_1;
        else 
            grp_fu_594_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln107_1_fu_463_p2 <= "1" when (unsigned(select_ln89_fu_381_p3) < unsigned(ap_const_lv7_41)) else "0";
    icmp_ln107_fu_457_p2 <= "0" when (select_ln89_fu_381_p3 = ap_const_lv7_0) else "1";
    icmp_ln110_1_fu_726_p2 <= "1" when (tmp_7_fu_716_p4 = ap_const_lv3_7) else "0";
    icmp_ln110_2_fu_732_p2 <= "1" when (tmp_7_fu_716_p4 = ap_const_lv3_0) else "0";
    icmp_ln110_fu_710_p2 <= "1" when (tmp_6_fu_700_p4 = ap_const_lv2_3) else "0";
    icmp_ln115_fu_479_p2 <= "1" when (tmp_8_fu_469_p4 = ap_const_lv6_0) else "0";
    icmp_ln89_fu_351_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten8_load = ap_const_lv15_4200) else "0";
    icmp_ln94_fu_375_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv7_42) else "0";
    lshr_ln2_fu_413_p4 <= select_ln89_fu_381_p3(6 downto 2);
    m_axi_C_0_ARADDR <= ap_const_lv64_0;
    m_axi_C_0_ARBURST <= ap_const_lv2_0;
    m_axi_C_0_ARCACHE <= ap_const_lv4_0;
    m_axi_C_0_ARID <= ap_const_lv1_0;
    m_axi_C_0_ARLEN <= ap_const_lv32_0;
    m_axi_C_0_ARLOCK <= ap_const_lv2_0;
    m_axi_C_0_ARPROT <= ap_const_lv3_0;
    m_axi_C_0_ARQOS <= ap_const_lv4_0;
    m_axi_C_0_ARREGION <= ap_const_lv4_0;
    m_axi_C_0_ARSIZE <= ap_const_lv3_0;
    m_axi_C_0_ARUSER <= ap_const_lv1_0;
    m_axi_C_0_ARVALID <= ap_const_logic_0;
    m_axi_C_0_AWADDR <= ap_const_lv64_0;
    m_axi_C_0_AWBURST <= ap_const_lv2_0;
    m_axi_C_0_AWCACHE <= ap_const_lv4_0;
    m_axi_C_0_AWID <= ap_const_lv1_0;
    m_axi_C_0_AWLEN <= ap_const_lv32_0;
    m_axi_C_0_AWLOCK <= ap_const_lv2_0;
    m_axi_C_0_AWPROT <= ap_const_lv3_0;
    m_axi_C_0_AWQOS <= ap_const_lv4_0;
    m_axi_C_0_AWREGION <= ap_const_lv4_0;
    m_axi_C_0_AWSIZE <= ap_const_lv3_0;
    m_axi_C_0_AWUSER <= ap_const_lv1_0;
    m_axi_C_0_AWVALID <= ap_const_logic_0;
    m_axi_C_0_BREADY <= ap_const_logic_0;
    m_axi_C_0_RREADY <= ap_const_logic_0;
    m_axi_C_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln89_1_reg_999),32));
    m_axi_C_0_WID <= ap_const_lv1_0;
    m_axi_C_0_WLAST <= ap_const_logic_0;
    m_axi_C_0_WSTRB <= ap_const_lv4_F;
    m_axi_C_0_WUSER <= ap_const_lv1_0;

    m_axi_C_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln115_reg_985_pp0_iter5_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln115_reg_985_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            m_axi_C_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln110_1_fu_828_p2 <= (and_ln110_5_fu_814_p2 or and_ln110_3_fu_790_p2);
    or_ln110_2_fu_802_p2 <= (and_ln110_4_fu_796_p2 or and_ln110_2_fu_766_p2);
    or_ln110_fu_778_p2 <= (xor_ln110_2_fu_772_p2 or tmp_4_fu_672_p3);
    p_cur_1_fu_842_p3 <= 
        p_cur_fu_834_p3 when (and_ln107_fu_620_p2(0) = '1') else 
        ap_const_lv24_0;
    p_cur_fu_834_p3 <= 
        select_ln110_2_fu_820_p3 when (or_ln110_1_fu_828_p2(0) = '1') else 
        add_ln110_fu_666_p2;
    s_cur_1_fu_579_p3 <= 
        ap_const_lv17_0 when (tmp_reg_949(0) = '1') else 
        s_cur_fu_549_p11;
    s_cur_fu_549_p9 <= "XXXXXXXXXXXXXXXXX";
    select_ln110_1_fu_758_p3 <= 
        and_ln110_1_fu_752_p2 when (and_ln110_fu_686_p2(0) = '1') else 
        icmp_ln110_1_fu_726_p2;
    select_ln110_2_fu_820_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln110_3_fu_790_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln110_fu_738_p3 <= 
        icmp_ln110_1_fu_726_p2 when (and_ln110_fu_686_p2(0) = '1') else 
        icmp_ln110_2_fu_732_p2;
    select_ln89_1_fu_613_p3 <= 
        ap_const_lv24_0 when (icmp_ln94_reg_916_pp0_iter4_reg(0) = '1') else 
        p_0_0_0679_fu_180;
    select_ln89_2_fu_512_p3 <= 
        ap_const_lv17_0 when (icmp_ln94_reg_916(0) = '1') else 
        empty_29_fu_176;
    select_ln89_3_fu_519_p3 <= 
        ap_const_lv24_0 when (icmp_ln94_reg_916(0) = '1') else 
        empty_fu_172;
    select_ln89_4_fu_389_p3 <= 
        add_ln89_fu_369_p2 when (icmp_ln94_fu_375_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln89_fu_381_p3 <= 
        ap_const_lv7_0 when (icmp_ln94_fu_375_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
        sext_ln109_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_594_p2),48));

    t_cur_1_fu_572_p3 <= 
        ap_const_lv24_0 when (tmp_reg_949(0) = '1') else 
        t_cur_fu_526_p11;
    t_cur_fu_526_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_1_fu_628_p3 <= sext_ln109_fu_624_p1(47 downto 47);
    tmp_2_fu_646_p3 <= sext_ln109_fu_624_p1(13 downto 13);
    tmp_3_fu_654_p3 <= sext_ln109_fu_624_p1(37 downto 37);
    tmp_4_fu_672_p3 <= add_ln110_fu_666_p2(23 downto 23);
    tmp_5_fu_692_p3 <= sext_ln109_fu_624_p1(38 downto 38);
    tmp_6_fu_700_p4 <= grp_fu_594_p2(40 downto 39);
    tmp_7_fu_716_p4 <= grp_fu_594_p2(40 downto 38);
    tmp_8_fu_469_p4 <= select_ln89_fu_381_p3(6 downto 1);
    tmp_s_fu_401_p3 <= (trunc_ln102_fu_397_p1 & ap_const_lv4_0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 <= zext_ln94_fu_423_p1(4 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 <= zext_ln94_fu_423_p1(4 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 <= zext_ln94_fu_423_p1(4 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 <= zext_ln94_fu_423_p1(4 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= zext_ln102_1_fu_441_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= zext_ln102_1_fu_441_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= zext_ln102_1_fu_441_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= zext_ln102_1_fu_441_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln102_fu_397_p1 <= select_ln89_4_fu_389_p3(8 - 1 downto 0);
    trunc_ln5_fu_636_p4 <= grp_fu_594_p2(37 downto 14);
    trunc_ln94_fu_409_p1 <= select_ln89_fu_381_p3(2 - 1 downto 0);
    xor_ln110_1_fu_746_p2 <= (tmp_5_fu_692_p3 xor ap_const_lv1_1);
    xor_ln110_2_fu_772_p2 <= (select_ln110_fu_738_p3 xor ap_const_lv1_1);
    xor_ln110_3_fu_784_p2 <= (tmp_1_fu_628_p3 xor ap_const_lv1_1);
    xor_ln110_4_fu_808_p2 <= (or_ln110_2_fu_802_p2 xor ap_const_lv1_1);
    xor_ln110_fu_680_p2 <= (tmp_4_fu_672_p3 xor ap_const_lv1_1);
    zext_ln102_1_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln102_fu_435_p2),64));
    zext_ln102_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_413_p4),12));
    zext_ln110_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_646_p3),24));
    zext_ln94_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_413_p4),64));
end behav;
