

================================================================
== Vitis HLS Report for 'rxEventMerger'
================================================================
* Date:           Sat Mar 18 14:39:07 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       18|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|      454|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      454|       68|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op25_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_21_i_nbreadreq_fu_42_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_28_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           9|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done                           |   9|          2|    1|          2|
    |rxEng2eventEng_setEvent_blk_n     |   9|          2|    1|          2|
    |rxEng2eventEng_setEvent_din       |  14|          3|  181|        543|
    |rxEng_fsmEventFifo_blk_n          |   9|          2|    1|          2|
    |rxEng_metaHandlerEventFifo_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  50|         11|  185|        551|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+-----+----+-----+-----------+
    |                         Name                         |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                             |    1|   0|    1|          0|
    |ap_done_reg                                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                               |    1|   0|    1|          0|
    |rxEng_fsmEventFifo_read_reg_80                        |   85|   0|   85|          0|
    |rxEng_metaHandlerEventFifo_read_reg_71                |  181|   0|  181|          0|
    |rxEng_metaHandlerEventFifo_read_reg_71_pp0_iter1_reg  |  181|   0|  181|          0|
    |tmp_21_i_reg_76                                       |    1|   0|    1|          0|
    |tmp_i_reg_67                                          |    1|   0|    1|          0|
    |tmp_i_reg_67_pp0_iter1_reg                            |    1|   0|    1|          0|
    +------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                 |  454|   0|  454|          0|
    +------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|               rxEventMerger|  return value|
|rxEng_metaHandlerEventFifo_dout     |   in|  181|     ap_fifo|  rxEng_metaHandlerEventFifo|       pointer|
|rxEng_metaHandlerEventFifo_empty_n  |   in|    1|     ap_fifo|  rxEng_metaHandlerEventFifo|       pointer|
|rxEng_metaHandlerEventFifo_read     |  out|    1|     ap_fifo|  rxEng_metaHandlerEventFifo|       pointer|
|rxEng_fsmEventFifo_dout             |   in|   85|     ap_fifo|          rxEng_fsmEventFifo|       pointer|
|rxEng_fsmEventFifo_empty_n          |   in|    1|     ap_fifo|          rxEng_fsmEventFifo|       pointer|
|rxEng_fsmEventFifo_read             |  out|    1|     ap_fifo|          rxEng_fsmEventFifo|       pointer|
|rxEng2eventEng_setEvent_din         |  out|  181|     ap_fifo|     rxEng2eventEng_setEvent|       pointer|
|rxEng2eventEng_setEvent_full_n      |   in|    1|     ap_fifo|     rxEng2eventEng_setEvent|       pointer|
|rxEng2eventEng_setEvent_write       |  out|    1|     ap_fifo|     rxEng2eventEng_setEvent|       pointer|
+------------------------------------+-----+-----+------------+----------------------------+--------------+

