
dev_bms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054c0  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  08005698  08005698  00015698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058dc  080058dc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080058dc  080058dc  000158dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058e4  080058e4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058e4  080058e4  000158e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058e8  080058e8  000158e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080058ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  20000070  0800595c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  0800595c  00020198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001072b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023a6  00000000  00000000  000307cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  00032b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b60  00000000  00000000  000337c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e239  00000000  00000000  00034320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fba1  00000000  00000000  00052559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b9f0b  00000000  00000000  000620fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011c005  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003658  00000000  00000000  0011c058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005680 	.word	0x08005680

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	08005680 	.word	0x08005680

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b974 	b.w	8000e90 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468e      	mov	lr, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d14d      	bne.n	8000c6a <__udivmoddi4+0xaa>
 8000bce:	428a      	cmp	r2, r1
 8000bd0:	4694      	mov	ip, r2
 8000bd2:	d969      	bls.n	8000ca8 <__udivmoddi4+0xe8>
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	b152      	cbz	r2, 8000bf0 <__udivmoddi4+0x30>
 8000bda:	fa01 f302 	lsl.w	r3, r1, r2
 8000bde:	f1c2 0120 	rsb	r1, r2, #32
 8000be2:	fa20 f101 	lsr.w	r1, r0, r1
 8000be6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bea:	ea41 0e03 	orr.w	lr, r1, r3
 8000bee:	4094      	lsls	r4, r2
 8000bf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bf4:	0c21      	lsrs	r1, r4, #16
 8000bf6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bfa:	fa1f f78c 	uxth.w	r7, ip
 8000bfe:	fb08 e316 	mls	r3, r8, r6, lr
 8000c02:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c06:	fb06 f107 	mul.w	r1, r6, r7
 8000c0a:	4299      	cmp	r1, r3
 8000c0c:	d90a      	bls.n	8000c24 <__udivmoddi4+0x64>
 8000c0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c12:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c16:	f080 811f 	bcs.w	8000e58 <__udivmoddi4+0x298>
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	f240 811c 	bls.w	8000e58 <__udivmoddi4+0x298>
 8000c20:	3e02      	subs	r6, #2
 8000c22:	4463      	add	r3, ip
 8000c24:	1a5b      	subs	r3, r3, r1
 8000c26:	b2a4      	uxth	r4, r4
 8000c28:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c2c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c34:	fb00 f707 	mul.w	r7, r0, r7
 8000c38:	42a7      	cmp	r7, r4
 8000c3a:	d90a      	bls.n	8000c52 <__udivmoddi4+0x92>
 8000c3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c40:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c44:	f080 810a 	bcs.w	8000e5c <__udivmoddi4+0x29c>
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	f240 8107 	bls.w	8000e5c <__udivmoddi4+0x29c>
 8000c4e:	4464      	add	r4, ip
 8000c50:	3802      	subs	r0, #2
 8000c52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c56:	1be4      	subs	r4, r4, r7
 8000c58:	2600      	movs	r6, #0
 8000c5a:	b11d      	cbz	r5, 8000c64 <__udivmoddi4+0xa4>
 8000c5c:	40d4      	lsrs	r4, r2
 8000c5e:	2300      	movs	r3, #0
 8000c60:	e9c5 4300 	strd	r4, r3, [r5]
 8000c64:	4631      	mov	r1, r6
 8000c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6a:	428b      	cmp	r3, r1
 8000c6c:	d909      	bls.n	8000c82 <__udivmoddi4+0xc2>
 8000c6e:	2d00      	cmp	r5, #0
 8000c70:	f000 80ef 	beq.w	8000e52 <__udivmoddi4+0x292>
 8000c74:	2600      	movs	r6, #0
 8000c76:	e9c5 0100 	strd	r0, r1, [r5]
 8000c7a:	4630      	mov	r0, r6
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	fab3 f683 	clz	r6, r3
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d14a      	bne.n	8000d20 <__udivmoddi4+0x160>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d302      	bcc.n	8000c94 <__udivmoddi4+0xd4>
 8000c8e:	4282      	cmp	r2, r0
 8000c90:	f200 80f9 	bhi.w	8000e86 <__udivmoddi4+0x2c6>
 8000c94:	1a84      	subs	r4, r0, r2
 8000c96:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	469e      	mov	lr, r3
 8000c9e:	2d00      	cmp	r5, #0
 8000ca0:	d0e0      	beq.n	8000c64 <__udivmoddi4+0xa4>
 8000ca2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ca6:	e7dd      	b.n	8000c64 <__udivmoddi4+0xa4>
 8000ca8:	b902      	cbnz	r2, 8000cac <__udivmoddi4+0xec>
 8000caa:	deff      	udf	#255	; 0xff
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	2a00      	cmp	r2, #0
 8000cb2:	f040 8092 	bne.w	8000dda <__udivmoddi4+0x21a>
 8000cb6:	eba1 010c 	sub.w	r1, r1, ip
 8000cba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cbe:	fa1f fe8c 	uxth.w	lr, ip
 8000cc2:	2601      	movs	r6, #1
 8000cc4:	0c20      	lsrs	r0, r4, #16
 8000cc6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cca:	fb07 1113 	mls	r1, r7, r3, r1
 8000cce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cd2:	fb0e f003 	mul.w	r0, lr, r3
 8000cd6:	4288      	cmp	r0, r1
 8000cd8:	d908      	bls.n	8000cec <__udivmoddi4+0x12c>
 8000cda:	eb1c 0101 	adds.w	r1, ip, r1
 8000cde:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x12a>
 8000ce4:	4288      	cmp	r0, r1
 8000ce6:	f200 80cb 	bhi.w	8000e80 <__udivmoddi4+0x2c0>
 8000cea:	4643      	mov	r3, r8
 8000cec:	1a09      	subs	r1, r1, r0
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf4:	fb07 1110 	mls	r1, r7, r0, r1
 8000cf8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000d00:	45a6      	cmp	lr, r4
 8000d02:	d908      	bls.n	8000d16 <__udivmoddi4+0x156>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x154>
 8000d0e:	45a6      	cmp	lr, r4
 8000d10:	f200 80bb 	bhi.w	8000e8a <__udivmoddi4+0x2ca>
 8000d14:	4608      	mov	r0, r1
 8000d16:	eba4 040e 	sub.w	r4, r4, lr
 8000d1a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d1e:	e79c      	b.n	8000c5a <__udivmoddi4+0x9a>
 8000d20:	f1c6 0720 	rsb	r7, r6, #32
 8000d24:	40b3      	lsls	r3, r6
 8000d26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d2e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d32:	fa01 f306 	lsl.w	r3, r1, r6
 8000d36:	431c      	orrs	r4, r3
 8000d38:	40f9      	lsrs	r1, r7
 8000d3a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d3e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d42:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d46:	0c20      	lsrs	r0, r4, #16
 8000d48:	fa1f fe8c 	uxth.w	lr, ip
 8000d4c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d50:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d54:	fb08 f00e 	mul.w	r0, r8, lr
 8000d58:	4288      	cmp	r0, r1
 8000d5a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b8>
 8000d60:	eb1c 0101 	adds.w	r1, ip, r1
 8000d64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d68:	f080 8088 	bcs.w	8000e7c <__udivmoddi4+0x2bc>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f240 8085 	bls.w	8000e7c <__udivmoddi4+0x2bc>
 8000d72:	f1a8 0802 	sub.w	r8, r8, #2
 8000d76:	4461      	add	r1, ip
 8000d78:	1a09      	subs	r1, r1, r0
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d80:	fb09 1110 	mls	r1, r9, r0, r1
 8000d84:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d8c:	458e      	cmp	lr, r1
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1e2>
 8000d90:	eb1c 0101 	adds.w	r1, ip, r1
 8000d94:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d98:	d26c      	bcs.n	8000e74 <__udivmoddi4+0x2b4>
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d96a      	bls.n	8000e74 <__udivmoddi4+0x2b4>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4461      	add	r1, ip
 8000da2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da6:	fba0 9402 	umull	r9, r4, r0, r2
 8000daa:	eba1 010e 	sub.w	r1, r1, lr
 8000dae:	42a1      	cmp	r1, r4
 8000db0:	46c8      	mov	r8, r9
 8000db2:	46a6      	mov	lr, r4
 8000db4:	d356      	bcc.n	8000e64 <__udivmoddi4+0x2a4>
 8000db6:	d053      	beq.n	8000e60 <__udivmoddi4+0x2a0>
 8000db8:	b15d      	cbz	r5, 8000dd2 <__udivmoddi4+0x212>
 8000dba:	ebb3 0208 	subs.w	r2, r3, r8
 8000dbe:	eb61 010e 	sbc.w	r1, r1, lr
 8000dc2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dc6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dca:	40f1      	lsrs	r1, r6
 8000dcc:	431f      	orrs	r7, r3
 8000dce:	e9c5 7100 	strd	r7, r1, [r5]
 8000dd2:	2600      	movs	r6, #0
 8000dd4:	4631      	mov	r1, r6
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	f1c2 0320 	rsb	r3, r2, #32
 8000dde:	40d8      	lsrs	r0, r3
 8000de0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de4:	fa21 f303 	lsr.w	r3, r1, r3
 8000de8:	4091      	lsls	r1, r2
 8000dea:	4301      	orrs	r1, r0
 8000dec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df0:	fa1f fe8c 	uxth.w	lr, ip
 8000df4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000df8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dfc:	0c0b      	lsrs	r3, r1, #16
 8000dfe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e02:	fb00 f60e 	mul.w	r6, r0, lr
 8000e06:	429e      	cmp	r6, r3
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0x260>
 8000e0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e12:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e16:	d22f      	bcs.n	8000e78 <__udivmoddi4+0x2b8>
 8000e18:	429e      	cmp	r6, r3
 8000e1a:	d92d      	bls.n	8000e78 <__udivmoddi4+0x2b8>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4463      	add	r3, ip
 8000e20:	1b9b      	subs	r3, r3, r6
 8000e22:	b289      	uxth	r1, r1
 8000e24:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e28:	fb07 3316 	mls	r3, r7, r6, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb06 f30e 	mul.w	r3, r6, lr
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x28a>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e40:	d216      	bcs.n	8000e70 <__udivmoddi4+0x2b0>
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d914      	bls.n	8000e70 <__udivmoddi4+0x2b0>
 8000e46:	3e02      	subs	r6, #2
 8000e48:	4461      	add	r1, ip
 8000e4a:	1ac9      	subs	r1, r1, r3
 8000e4c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e50:	e738      	b.n	8000cc4 <__udivmoddi4+0x104>
 8000e52:	462e      	mov	r6, r5
 8000e54:	4628      	mov	r0, r5
 8000e56:	e705      	b.n	8000c64 <__udivmoddi4+0xa4>
 8000e58:	4606      	mov	r6, r0
 8000e5a:	e6e3      	b.n	8000c24 <__udivmoddi4+0x64>
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	e6f8      	b.n	8000c52 <__udivmoddi4+0x92>
 8000e60:	454b      	cmp	r3, r9
 8000e62:	d2a9      	bcs.n	8000db8 <__udivmoddi4+0x1f8>
 8000e64:	ebb9 0802 	subs.w	r8, r9, r2
 8000e68:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e6c:	3801      	subs	r0, #1
 8000e6e:	e7a3      	b.n	8000db8 <__udivmoddi4+0x1f8>
 8000e70:	4646      	mov	r6, r8
 8000e72:	e7ea      	b.n	8000e4a <__udivmoddi4+0x28a>
 8000e74:	4620      	mov	r0, r4
 8000e76:	e794      	b.n	8000da2 <__udivmoddi4+0x1e2>
 8000e78:	4640      	mov	r0, r8
 8000e7a:	e7d1      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e7c:	46d0      	mov	r8, sl
 8000e7e:	e77b      	b.n	8000d78 <__udivmoddi4+0x1b8>
 8000e80:	3b02      	subs	r3, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	e732      	b.n	8000cec <__udivmoddi4+0x12c>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e709      	b.n	8000c9e <__udivmoddi4+0xde>
 8000e8a:	4464      	add	r4, ip
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	e742      	b.n	8000d16 <__udivmoddi4+0x156>

08000e90 <__aeabi_idiv0>:
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <pec15_calc>:

/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	6039      	str	r1, [r7, #0]
 8000e9e:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder,addr;
	remainder = 16;//initialize the PEC
 8000ea0:	2310      	movs	r3, #16
 8000ea2:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	737b      	strb	r3, [r7, #13]
 8000ea8:	e019      	b.n	8000ede <pec15_calc+0x4a>
	{
		addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8000eaa:	89fb      	ldrh	r3, [r7, #14]
 8000eac:	09db      	lsrs	r3, r3, #7
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	7b7b      	ldrb	r3, [r7, #13]
 8000eb2:	6839      	ldr	r1, [r7, #0]
 8000eb4:	440b      	add	r3, r1
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	4053      	eors	r3, r2
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	817b      	strh	r3, [r7, #10]

		remainder = (remainder<<8)^crc15Table[addr];
 8000ec2:	89fb      	ldrh	r3, [r7, #14]
 8000ec4:	021b      	lsls	r3, r3, #8
 8000ec6:	b21a      	sxth	r2, r3
 8000ec8:	897b      	ldrh	r3, [r7, #10]
 8000eca:	490b      	ldr	r1, [pc, #44]	; (8000ef8 <pec15_calc+0x64>)
 8000ecc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000ed0:	b21b      	sxth	r3, r3
 8000ed2:	4053      	eors	r3, r2
 8000ed4:	b21b      	sxth	r3, r3
 8000ed6:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8000ed8:	7b7b      	ldrb	r3, [r7, #13]
 8000eda:	3301      	adds	r3, #1
 8000edc:	737b      	strb	r3, [r7, #13]
 8000ede:	7b7a      	ldrb	r2, [r7, #13]
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d3e1      	bcc.n	8000eaa <pec15_calc+0x16>

	}

	return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8000ee6:	89fb      	ldrh	r3, [r7, #14]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	b29b      	uxth	r3, r3
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3714      	adds	r7, #20
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	08005698 	.word	0x08005698

08000efc <check_pec>:

/* Helper function that increments PEC counters */
void check_pec(uint8_t reg, //Type of Register
					   cell_asic *ic //A two dimensional array that stores the data
					   )
{
 8000efc:	b480      	push	{r7}
 8000efe:	b08b      	sub	sp, #44	; 0x2c
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	6039      	str	r1, [r7, #0]
 8000f06:	71fb      	strb	r3, [r7, #7]
	switch (reg)
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	f200 81ce 	bhi.w	80012ac <check_pec+0x3b0>
 8000f10:	a201      	add	r2, pc, #4	; (adr r2, 8000f18 <check_pec+0x1c>)
 8000f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f16:	bf00      	nop
 8000f18:	08000f2d 	.word	0x08000f2d
 8000f1c:	08001055 	.word	0x08001055
 8000f20:	0800111d 	.word	0x0800111d
 8000f24:	080011e5 	.word	0x080011e5
 8000f28:	08000fc1 	.word	0x08000fc1
	{
		case CFGR:
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8000f30:	e042      	b.n	8000fb8 <check_pec+0xbc>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].config.rx_pec_match;
 8000f32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f34:	4613      	mov	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	019b      	lsls	r3, r3, #6
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	f8b3 011a 	ldrh.w	r0, [r3, #282]	; 0x11a
 8000f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f48:	4613      	mov	r3, r2
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	4413      	add	r3, r2
 8000f4e:	019b      	lsls	r3, r3, #6
 8000f50:	461a      	mov	r2, r3
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	4413      	add	r3, r2
 8000f56:	7b9b      	ldrb	r3, [r3, #14]
 8000f58:	b299      	uxth	r1, r3
 8000f5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	4413      	add	r3, r2
 8000f62:	019b      	lsls	r3, r3, #6
 8000f64:	461a      	mov	r2, r3
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	4413      	add	r3, r2
 8000f6a:	1842      	adds	r2, r0, r1
 8000f6c:	b292      	uxth	r2, r2
 8000f6e:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].config.rx_pec_match;
 8000f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f74:	4613      	mov	r3, r2
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	4413      	add	r3, r2
 8000f7a:	019b      	lsls	r3, r3, #6
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	4413      	add	r3, r2
 8000f82:	f8b3 011c 	ldrh.w	r0, [r3, #284]	; 0x11c
 8000f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f88:	4613      	mov	r3, r2
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	4413      	add	r3, r2
 8000f8e:	019b      	lsls	r3, r3, #6
 8000f90:	461a      	mov	r2, r3
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	4413      	add	r3, r2
 8000f96:	7b9b      	ldrb	r3, [r3, #14]
 8000f98:	b299      	uxth	r1, r3
 8000f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	4413      	add	r3, r2
 8000fa2:	019b      	lsls	r3, r3, #6
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	1842      	adds	r2, r0, r1
 8000fac:	b292      	uxth	r2, r2
 8000fae:	f8a3 211c 	strh.w	r2, [r3, #284]	; 0x11c
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	627b      	str	r3, [r7, #36]	; 0x24
 8000fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	ddb9      	ble.n	8000f32 <check_pec+0x36>
		  }
		break;
 8000fbe:	e176      	b.n	80012ae <check_pec+0x3b2>

		case CFGRB:
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	623b      	str	r3, [r7, #32]
 8000fc4:	e042      	b.n	800104c <check_pec+0x150>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].configb.rx_pec_match;
 8000fc6:	6a3a      	ldr	r2, [r7, #32]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	4413      	add	r3, r2
 8000fce:	019b      	lsls	r3, r3, #6
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	f8b3 011a 	ldrh.w	r0, [r3, #282]	; 0x11a
 8000fda:	6a3a      	ldr	r2, [r7, #32]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	4413      	add	r3, r2
 8000fe2:	019b      	lsls	r3, r3, #6
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	4413      	add	r3, r2
 8000fea:	7f5b      	ldrb	r3, [r3, #29]
 8000fec:	b299      	uxth	r1, r3
 8000fee:	6a3a      	ldr	r2, [r7, #32]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	019b      	lsls	r3, r3, #6
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	1842      	adds	r2, r0, r1
 8001000:	b292      	uxth	r2, r2
 8001002:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].configb.rx_pec_match;
 8001006:	6a3a      	ldr	r2, [r7, #32]
 8001008:	4613      	mov	r3, r2
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	4413      	add	r3, r2
 800100e:	019b      	lsls	r3, r3, #6
 8001010:	461a      	mov	r2, r3
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	4413      	add	r3, r2
 8001016:	f8b3 011c 	ldrh.w	r0, [r3, #284]	; 0x11c
 800101a:	6a3a      	ldr	r2, [r7, #32]
 800101c:	4613      	mov	r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	4413      	add	r3, r2
 8001022:	019b      	lsls	r3, r3, #6
 8001024:	461a      	mov	r2, r3
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	4413      	add	r3, r2
 800102a:	7f5b      	ldrb	r3, [r3, #29]
 800102c:	b299      	uxth	r1, r3
 800102e:	6a3a      	ldr	r2, [r7, #32]
 8001030:	4613      	mov	r3, r2
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	4413      	add	r3, r2
 8001036:	019b      	lsls	r3, r3, #6
 8001038:	461a      	mov	r2, r3
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	4413      	add	r3, r2
 800103e:	1842      	adds	r2, r0, r1
 8001040:	b292      	uxth	r2, r2
 8001042:	f8a3 211c 	strh.w	r2, [r3, #284]	; 0x11c
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 8001046:	6a3b      	ldr	r3, [r7, #32]
 8001048:	3301      	adds	r3, #1
 800104a:	623b      	str	r3, [r7, #32]
 800104c:	6a3b      	ldr	r3, [r7, #32]
 800104e:	2b01      	cmp	r3, #1
 8001050:	ddb9      	ble.n	8000fc6 <check_pec+0xca>
		  }
		break;
 8001052:	e12c      	b.n	80012ae <check_pec+0x3b2>
		case CELL:
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
 8001058:	e05c      	b.n	8001114 <check_pec+0x218>
		  {
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 800105a:	2300      	movs	r3, #0
 800105c:	61bb      	str	r3, [r7, #24]
 800105e:	e04f      	b.n	8001100 <check_pec+0x204>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].cells.pec_match[i];
 8001060:	69fa      	ldr	r2, [r7, #28]
 8001062:	4613      	mov	r3, r2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	4413      	add	r3, r2
 8001068:	019b      	lsls	r3, r3, #6
 800106a:	461a      	mov	r2, r3
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	4413      	add	r3, r2
 8001070:	f8b3 011a 	ldrh.w	r0, [r3, #282]	; 0x11a
 8001074:	69fa      	ldr	r2, [r7, #28]
 8001076:	4613      	mov	r3, r2
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	4413      	add	r3, r2
 800107c:	019b      	lsls	r3, r3, #6
 800107e:	461a      	mov	r2, r3
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	441a      	add	r2, r3
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	4413      	add	r3, r2
 8001088:	3342      	adds	r3, #66	; 0x42
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	b299      	uxth	r1, r3
 800108e:	69fa      	ldr	r2, [r7, #28]
 8001090:	4613      	mov	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	019b      	lsls	r3, r3, #6
 8001098:	461a      	mov	r2, r3
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	4413      	add	r3, r2
 800109e:	1842      	adds	r2, r0, r1
 80010a0:	b292      	uxth	r2, r2
 80010a2:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
			  ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i] + ic[current_ic].cells.pec_match[i];
 80010a6:	69fa      	ldr	r2, [r7, #28]
 80010a8:	4613      	mov	r3, r2
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	4413      	add	r3, r2
 80010ae:	019b      	lsls	r3, r3, #6
 80010b0:	461a      	mov	r2, r3
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	441a      	add	r2, r3
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	338c      	adds	r3, #140	; 0x8c
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	4413      	add	r3, r2
 80010be:	88d8      	ldrh	r0, [r3, #6]
 80010c0:	69fa      	ldr	r2, [r7, #28]
 80010c2:	4613      	mov	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	019b      	lsls	r3, r3, #6
 80010ca:	461a      	mov	r2, r3
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	441a      	add	r2, r3
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	4413      	add	r3, r2
 80010d4:	3342      	adds	r3, #66	; 0x42
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b299      	uxth	r1, r3
 80010da:	69fa      	ldr	r2, [r7, #28]
 80010dc:	4613      	mov	r3, r2
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	4413      	add	r3, r2
 80010e2:	019b      	lsls	r3, r3, #6
 80010e4:	461a      	mov	r2, r3
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	441a      	add	r2, r3
 80010ea:	1843      	adds	r3, r0, r1
 80010ec:	b299      	uxth	r1, r3
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	338c      	adds	r3, #140	; 0x8c
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	4413      	add	r3, r2
 80010f6:	460a      	mov	r2, r1
 80010f8:	80da      	strh	r2, [r3, #6]
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	3301      	adds	r3, #1
 80010fe:	61bb      	str	r3, [r7, #24]
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	f893 3139 	ldrb.w	r3, [r3, #313]	; 0x139
 8001106:	461a      	mov	r2, r3
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	4293      	cmp	r3, r2
 800110c:	dba8      	blt.n	8001060 <check_pec+0x164>
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3301      	adds	r3, #1
 8001112:	61fb      	str	r3, [r7, #28]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	2b01      	cmp	r3, #1
 8001118:	dd9f      	ble.n	800105a <check_pec+0x15e>
			}
		  }
		break;
 800111a:	e0c8      	b.n	80012ae <check_pec+0x3b2>
		case AUX:
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	e05c      	b.n	80011dc <check_pec+0x2e0>
		  {
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
 8001126:	e04f      	b.n	80011c8 <check_pec+0x2cc>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + (ic[current_ic].aux.pec_match[i]);
 8001128:	697a      	ldr	r2, [r7, #20]
 800112a:	4613      	mov	r3, r2
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	4413      	add	r3, r2
 8001130:	019b      	lsls	r3, r3, #6
 8001132:	461a      	mov	r2, r3
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	4413      	add	r3, r2
 8001138:	f8b3 011a 	ldrh.w	r0, [r3, #282]	; 0x11a
 800113c:	697a      	ldr	r2, [r7, #20]
 800113e:	4613      	mov	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	019b      	lsls	r3, r3, #6
 8001146:	461a      	mov	r2, r3
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	441a      	add	r2, r3
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	4413      	add	r3, r2
 8001150:	3360      	adds	r3, #96	; 0x60
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b299      	uxth	r1, r3
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	019b      	lsls	r3, r3, #6
 8001160:	461a      	mov	r2, r3
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	4413      	add	r3, r2
 8001166:	1842      	adds	r2, r0, r1
 8001168:	b292      	uxth	r2, r2
 800116a:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
			  ic[current_ic].crc_count.aux_pec[i] = ic[current_ic].crc_count.aux_pec[i] + (ic[current_ic].aux.pec_match[i]);
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	4613      	mov	r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	4413      	add	r3, r2
 8001176:	019b      	lsls	r3, r3, #6
 8001178:	461a      	mov	r2, r3
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	441a      	add	r2, r3
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	3394      	adds	r3, #148	; 0x94
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	4413      	add	r3, r2
 8001186:	8858      	ldrh	r0, [r3, #2]
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	4613      	mov	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	019b      	lsls	r3, r3, #6
 8001192:	461a      	mov	r2, r3
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	441a      	add	r2, r3
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	4413      	add	r3, r2
 800119c:	3360      	adds	r3, #96	; 0x60
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b299      	uxth	r1, r3
 80011a2:	697a      	ldr	r2, [r7, #20]
 80011a4:	4613      	mov	r3, r2
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	4413      	add	r3, r2
 80011aa:	019b      	lsls	r3, r3, #6
 80011ac:	461a      	mov	r2, r3
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	441a      	add	r2, r3
 80011b2:	1843      	adds	r3, r0, r1
 80011b4:	b299      	uxth	r1, r3
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	3394      	adds	r3, #148	; 0x94
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	4413      	add	r3, r2
 80011be:	460a      	mov	r2, r1
 80011c0:	805a      	strh	r2, [r3, #2]
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	3301      	adds	r3, #1
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 80011ce:	461a      	mov	r2, r3
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	4293      	cmp	r3, r2
 80011d4:	dba8      	blt.n	8001128 <check_pec+0x22c>
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	3301      	adds	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	dd9f      	ble.n	8001122 <check_pec+0x226>
			}
		  }

		break;
 80011e2:	e064      	b.n	80012ae <check_pec+0x3b2>
		case STAT:
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
 80011e8:	e05c      	b.n	80012a4 <check_pec+0x3a8>
		  {

			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	e04f      	b.n	8001290 <check_pec+0x394>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].stat.pec_match[i];
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	4613      	mov	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	019b      	lsls	r3, r3, #6
 80011fa:	461a      	mov	r2, r3
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	f8b3 011a 	ldrh.w	r0, [r3, #282]	; 0x11a
 8001204:	68fa      	ldr	r2, [r7, #12]
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	019b      	lsls	r3, r3, #6
 800120e:	461a      	mov	r2, r3
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	441a      	add	r2, r3
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	4413      	add	r3, r2
 8001218:	33c5      	adds	r3, #197	; 0xc5
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	b299      	uxth	r1, r3
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	4613      	mov	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	4413      	add	r3, r2
 8001226:	019b      	lsls	r3, r3, #6
 8001228:	461a      	mov	r2, r3
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	4413      	add	r3, r2
 800122e:	1842      	adds	r2, r0, r1
 8001230:	b292      	uxth	r2, r2
 8001232:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
			  ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i] + ic[current_ic].stat.pec_match[i];
 8001236:	68fa      	ldr	r2, [r7, #12]
 8001238:	4613      	mov	r3, r2
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4413      	add	r3, r2
 800123e:	019b      	lsls	r3, r3, #6
 8001240:	461a      	mov	r2, r3
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	441a      	add	r2, r3
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	3398      	adds	r3, #152	; 0x98
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	4413      	add	r3, r2
 800124e:	8858      	ldrh	r0, [r3, #2]
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	4613      	mov	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	019b      	lsls	r3, r3, #6
 800125a:	461a      	mov	r2, r3
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	441a      	add	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	4413      	add	r3, r2
 8001264:	33c5      	adds	r3, #197	; 0xc5
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b299      	uxth	r1, r3
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	019b      	lsls	r3, r3, #6
 8001274:	461a      	mov	r2, r3
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	441a      	add	r2, r3
 800127a:	1843      	adds	r3, r0, r1
 800127c:	b299      	uxth	r1, r3
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	3398      	adds	r3, #152	; 0x98
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	460a      	mov	r2, r1
 8001288:	805a      	strh	r2, [r3, #2]
			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	3301      	adds	r3, #1
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8001296:	3b01      	subs	r3, #1
 8001298:	68ba      	ldr	r2, [r7, #8]
 800129a:	429a      	cmp	r2, r3
 800129c:	dba8      	blt.n	80011f0 <check_pec+0x2f4>
		  for (int current_ic = 0 ; current_ic < ic_number; current_ic++)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	3301      	adds	r3, #1
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	dd9f      	ble.n	80011ea <check_pec+0x2ee>
			}
		  }
		break;
 80012aa:	e000      	b.n	80012ae <check_pec+0x3b2>
		default:
		break;
 80012ac:	bf00      	nop
	}
}
 80012ae:	bf00      	nop
 80012b0:	372c      	adds	r7, #44	; 0x2c
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop

080012bc <cmd_68>:


/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2], SPI_HandleTypeDef *hspi) //The command to be transmitted
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	//uint8_t md_bits;

	cmd[0] = tx_cmd[0];
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	723b      	strb	r3, [r7, #8]
	cmd[1] =  tx_cmd[1];
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	785b      	ldrb	r3, [r3, #1]
 80012d0:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 80012d2:	f107 0308 	add.w	r3, r7, #8
 80012d6:	4619      	mov	r1, r3
 80012d8:	2002      	movs	r0, #2
 80012da:	f7ff fddb 	bl	8000e94 <pec15_calc>
 80012de:	4603      	mov	r3, r0
 80012e0:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	0a1b      	lsrs	r3, r3, #8
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 80012ec:	89fb      	ldrh	r3, [r7, #14]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	72fb      	strb	r3, [r7, #11]


	wakeup_idle(hspi);
 80012f2:	6838      	ldr	r0, [r7, #0]
 80012f4:	f000 f80b 	bl	800130e <wakeup_idle>
	spi_write_array(4,cmd,hspi);
 80012f8:	f107 0308 	add.w	r3, r7, #8
 80012fc:	683a      	ldr	r2, [r7, #0]
 80012fe:	4619      	mov	r1, r3
 8001300:	2004      	movs	r0, #4
 8001302:	f000 fb1c 	bl	800193e <spi_write_array>

}
 8001306:	bf00      	nop
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}

0800130e <wakeup_idle>:


/* Wake isoSPI up from IDlE state and enters the READY state */
void wakeup_idle(SPI_HandleTypeDef *hspi) //Number of ICs in the system
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b084      	sub	sp, #16
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
	for (int i =0; i<ic_number; i++)
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	e006      	b.n	800132a <wakeup_idle+0x1c>
		{
		  spi_read_byte(0xff, hspi);
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	20ff      	movs	r0, #255	; 0xff
 8001320:	f000 fb4a 	bl	80019b8 <spi_read_byte>
	for (int i =0; i<ic_number; i++)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	3301      	adds	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2b01      	cmp	r3, #1
 800132e:	ddf5      	ble.n	800131c <wakeup_idle+0xe>
		}
}
 8001330:	bf00      	nop
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <wakeup_sleep>:

/*!
 Wake the LTC681x from the sleep state
 @return void
 */
void wakeup_sleep(){
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
	for (int i =0; i<ic_number; i++)
 8001340:	2300      	movs	r3, #0
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	e00f      	b.n	8001366 <wakeup_sleep+0x2c>
			{
			   cs_low(CS_PIN);
 8001346:	200a      	movs	r0, #10
 8001348:	f000 faa3 	bl	8001892 <cs_low>
			   delay_u(400); // Guarantees the LTC681x will be in standby ///if it doesnt work use delay_u(300)
 800134c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001350:	f000 fab4 	bl	80018bc <delay_u>
			   cs_high(CS_PIN);
 8001354:	200a      	movs	r0, #10
 8001356:	f000 faa6 	bl	80018a6 <cs_high>
			   delay_u(10); ///if it doesnt work use delay_u(10)
 800135a:	200a      	movs	r0, #10
 800135c:	f000 faae 	bl	80018bc <delay_u>
	for (int i =0; i<ic_number; i++)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3301      	adds	r3, #1
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b01      	cmp	r3, #1
 800136a:	ddec      	ble.n	8001346 <wakeup_sleep+0xc>
			}
}
 800136c:	bf00      	nop
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <parse_cells>:
					uint8_t cell_data[], // Unparsed data
					uint16_t *cell_codes, // Parsed data
					uint8_t *ic_pec // PEC error
					//SPI_HandleTypeDef *hspi
					)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b088      	sub	sp, #32
 800137a:	af00      	add	r7, sp, #0
 800137c:	60ba      	str	r2, [r7, #8]
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	4603      	mov	r3, r0
 8001382:	73fb      	strb	r3, [r7, #15]
 8001384:	460b      	mov	r3, r1
 8001386:	73bb      	strb	r3, [r7, #14]
	const uint8_t BYT_IN_REG = 6;
 8001388:	2306      	movs	r3, #6
 800138a:	773b      	strb	r3, [r7, #28]
	const uint8_t CELL_IN_REG = 3;
 800138c:	2303      	movs	r3, #3
 800138e:	76fb      	strb	r3, [r7, #27]
	int8_t pec_error = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	77fb      	strb	r3, [r7, #31]
	uint16_t parsed_cell;
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = current_ic*NUM_RX_BYT; //data counter
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	77bb      	strb	r3, [r7, #30]


	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 800139a:	2300      	movs	r3, #0
 800139c:	777b      	strb	r3, [r7, #29]
 800139e:	e020      	b.n	80013e2 <parse_cells+0x6c>
	{																		// loops once for each of the 3 codes in the register

		parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);//Each code is received as two bytes and is combined to
 80013a0:	7fbb      	ldrb	r3, [r7, #30]
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	4413      	add	r3, r2
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	b29a      	uxth	r2, r3
 80013aa:	7fbb      	ldrb	r3, [r7, #30]
 80013ac:	3301      	adds	r3, #1
 80013ae:	68b9      	ldr	r1, [r7, #8]
 80013b0:	440b      	add	r3, r1
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	021b      	lsls	r3, r3, #8
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	4413      	add	r3, r2
 80013bc:	82bb      	strh	r3, [r7, #20]
																				   // create the parsed code
		cell_codes[current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 80013be:	7f7a      	ldrb	r2, [r7, #29]
 80013c0:	7bbb      	ldrb	r3, [r7, #14]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	7ef9      	ldrb	r1, [r7, #27]
 80013c6:	fb01 f303 	mul.w	r3, r1, r3
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	8aba      	ldrh	r2, [r7, #20]
 80013d4:	801a      	strh	r2, [r3, #0]

		data_counter = data_counter + 2;                       //Because the codes are two bytes, the data counter
 80013d6:	7fbb      	ldrb	r3, [r7, #30]
 80013d8:	3302      	adds	r3, #2
 80013da:	77bb      	strb	r3, [r7, #30]
	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 80013dc:	7f7b      	ldrb	r3, [r7, #29]
 80013de:	3301      	adds	r3, #1
 80013e0:	777b      	strb	r3, [r7, #29]
 80013e2:	7f7a      	ldrb	r2, [r7, #29]
 80013e4:	7efb      	ldrb	r3, [r7, #27]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d3da      	bcc.n	80013a0 <parse_cells+0x2a>
															  //must increment by two for each parsed code
	}
	received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter+1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 80013ea:	7fbb      	ldrb	r3, [r7, #30]
 80013ec:	68ba      	ldr	r2, [r7, #8]
 80013ee:	4413      	add	r3, r2
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	021b      	lsls	r3, r3, #8
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	7fbb      	ldrb	r3, [r7, #30]
 80013f8:	3301      	adds	r3, #1
 80013fa:	68b9      	ldr	r1, [r7, #8]
 80013fc:	440b      	add	r3, r1
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	b21b      	sxth	r3, r3
 8001402:	4313      	orrs	r3, r2
 8001404:	b21b      	sxth	r3, r3
 8001406:	833b      	strh	r3, [r7, #24]
																			   //after the 6 cell voltage data bytes
	data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	461a      	mov	r2, r3
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	441a      	add	r2, r3
 8001412:	7f3b      	ldrb	r3, [r7, #28]
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fd3c 	bl	8000e94 <pec15_calc>
 800141c:	4603      	mov	r3, r0
 800141e:	82fb      	strh	r3, [r7, #22]

	if (received_pec != data_pec)
 8001420:	8b3a      	ldrh	r2, [r7, #24]
 8001422:	8afb      	ldrh	r3, [r7, #22]
 8001424:	429a      	cmp	r2, r3
 8001426:	d008      	beq.n	800143a <parse_cells+0xc4>
	{
		pec_error = 1;                             //The pec_error variable is simply set negative if any PEC errors
 8001428:	2301      	movs	r3, #1
 800142a:	77fb      	strb	r3, [r7, #31]
		ic_pec[cell_reg-1]=1;
 800142c:	7bbb      	ldrb	r3, [r7, #14]
 800142e:	3b01      	subs	r3, #1
 8001430:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001432:	4413      	add	r3, r2
 8001434:	2201      	movs	r2, #1
 8001436:	701a      	strb	r2, [r3, #0]
 8001438:	e005      	b.n	8001446 <parse_cells+0xd0>
	}
	else
	{
		ic_pec[cell_reg-1]=0;
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	3b01      	subs	r3, #1
 800143e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001440:	4413      	add	r3, r2
 8001442:	2200      	movs	r2, #0
 8001444:	701a      	strb	r2, [r3, #0]
	}
	data_counter=data_counter+2;
 8001446:	7fbb      	ldrb	r3, [r7, #30]
 8001448:	3302      	adds	r3, #2
 800144a:	77bb      	strb	r3, [r7, #30]

	return(pec_error);
 800144c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3720      	adds	r7, #32
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
                      uint8_t *data, //An array of the unparsed cell codes
					  SPI_HandleTypeDef *hspi
                     )
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af02      	add	r7, sp, #8
 800145e:	4603      	mov	r3, r0
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
 8001464:	73fb      	strb	r3, [r7, #15]
	const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 8001466:	2308      	movs	r3, #8
 8001468:	75fb      	strb	r3, [r7, #23]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //1: RDCVA
 800146a:	7bfb      	ldrb	r3, [r7, #15]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d104      	bne.n	800147a <rdcv_reg+0x22>
	{
		cmd[1] = 0x04;
 8001470:	2304      	movs	r3, #4
 8001472:	747b      	strb	r3, [r7, #17]
		cmd[0] = 0x00;
 8001474:	2300      	movs	r3, #0
 8001476:	743b      	strb	r3, [r7, #16]
 8001478:	e026      	b.n	80014c8 <rdcv_reg+0x70>
	}
	else if (reg == 2) //2: RDCVB
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	2b02      	cmp	r3, #2
 800147e:	d104      	bne.n	800148a <rdcv_reg+0x32>
	{
		cmd[1] = 0x06;
 8001480:	2306      	movs	r3, #6
 8001482:	747b      	strb	r3, [r7, #17]
		cmd[0] = 0x00;
 8001484:	2300      	movs	r3, #0
 8001486:	743b      	strb	r3, [r7, #16]
 8001488:	e01e      	b.n	80014c8 <rdcv_reg+0x70>
	}
	else if (reg == 3) //3: RDCVC
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	2b03      	cmp	r3, #3
 800148e:	d104      	bne.n	800149a <rdcv_reg+0x42>
	{
		cmd[1] = 0x08;
 8001490:	2308      	movs	r3, #8
 8001492:	747b      	strb	r3, [r7, #17]
		cmd[0] = 0x00;
 8001494:	2300      	movs	r3, #0
 8001496:	743b      	strb	r3, [r7, #16]
 8001498:	e016      	b.n	80014c8 <rdcv_reg+0x70>
	}
	else if (reg == 4) //4: RDCVD
 800149a:	7bfb      	ldrb	r3, [r7, #15]
 800149c:	2b04      	cmp	r3, #4
 800149e:	d104      	bne.n	80014aa <rdcv_reg+0x52>
	{
		cmd[1] = 0x0A;
 80014a0:	230a      	movs	r3, #10
 80014a2:	747b      	strb	r3, [r7, #17]
		cmd[0] = 0x00;
 80014a4:	2300      	movs	r3, #0
 80014a6:	743b      	strb	r3, [r7, #16]
 80014a8:	e00e      	b.n	80014c8 <rdcv_reg+0x70>
	}
	else if (reg == 5) //4: RDCVE
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	2b05      	cmp	r3, #5
 80014ae:	d104      	bne.n	80014ba <rdcv_reg+0x62>
	{
		cmd[1] = 0x09;
 80014b0:	2309      	movs	r3, #9
 80014b2:	747b      	strb	r3, [r7, #17]
		cmd[0] = 0x00;
 80014b4:	2300      	movs	r3, #0
 80014b6:	743b      	strb	r3, [r7, #16]
 80014b8:	e006      	b.n	80014c8 <rdcv_reg+0x70>
	}
	else if (reg == 6) //4: RDCVF
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	2b06      	cmp	r3, #6
 80014be:	d103      	bne.n	80014c8 <rdcv_reg+0x70>
	{
		cmd[1] = 0x0B;
 80014c0:	230b      	movs	r3, #11
 80014c2:	747b      	strb	r3, [r7, #17]
		cmd[0] = 0x00;
 80014c4:	2300      	movs	r3, #0
 80014c6:	743b      	strb	r3, [r7, #16]
	}

	cmd_pec = pec15_calc(2, cmd);
 80014c8:	f107 0310 	add.w	r3, r7, #16
 80014cc:	4619      	mov	r1, r3
 80014ce:	2002      	movs	r0, #2
 80014d0:	f7ff fce0 	bl	8000e94 <pec15_calc>
 80014d4:	4603      	mov	r3, r0
 80014d6:	82bb      	strh	r3, [r7, #20]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80014d8:	8abb      	ldrh	r3, [r7, #20]
 80014da:	0a1b      	lsrs	r3, r3, #8
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	74bb      	strb	r3, [r7, #18]
	cmd[3] = (uint8_t)(cmd_pec);
 80014e2:	8abb      	ldrh	r3, [r7, #20]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	74fb      	strb	r3, [r7, #19]

	wakeup_idle(hspi);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff ff10 	bl	800130e <wakeup_idle>
	spi_write_read(cmd,4,data,(REG_LEN*ic_number),hspi);
 80014ee:	7dfb      	ldrb	r3, [r7, #23]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	f107 0010 	add.w	r0, r7, #16
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	4613      	mov	r3, r2
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	2104      	movs	r1, #4
 8001502:	f000 fa2f 	bl	8001964 <spi_write_read>

}
 8001506:	bf00      	nop
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <rdcv>:

uint8_t rdcv(        cell_asic *ic, //!< Array of the parsed cell codes
					 SPI_HandleTypeDef *hspi
                    ){
 800150e:	b590      	push	{r4, r7, lr}
 8001510:	b08b      	sub	sp, #44	; 0x2c
 8001512:	af02      	add	r7, sp, #8
 8001514:	6078      	str	r0, [r7, #4]
 8001516:	6039      	str	r1, [r7, #0]


		int8_t pec_error = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	77fb      	strb	r3, [r7, #31]
	    uint8_t cell_data[NUM_RX_BYT * ic_number];
	    uint8_t c_ic = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	77bb      	strb	r3, [r7, #30]

	    // Executes once for each of the LTC6811 cell voltage registers
	    for (uint8_t cell_reg = 1; cell_reg < 7; cell_reg++) {
 8001520:	2301      	movs	r3, #1
 8001522:	777b      	strb	r3, [r7, #29]
 8001524:	e044      	b.n	80015b0 <rdcv+0xa2>

	    	rdcv_reg(cell_reg,cell_data,hspi );
 8001526:	f107 0108 	add.w	r1, r7, #8
 800152a:	7f7b      	ldrb	r3, [r7, #29]
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff ff92 	bl	8001458 <rdcv_reg>
	    				for (int current_ic = 0; current_ic<ic_number; current_ic++)
 8001534:	2300      	movs	r3, #0
 8001536:	61bb      	str	r3, [r7, #24]
 8001538:	e034      	b.n	80015a4 <rdcv+0x96>
	    				{
	    				if (ic->isospi_reverse == false)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 8001540:	f083 0301 	eor.w	r3, r3, #1
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	d002      	beq.n	8001550 <rdcv+0x42>
	    				{
	    				  c_ic = current_ic;
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	77bb      	strb	r3, [r7, #30]
 800154e:	e004      	b.n	800155a <rdcv+0x4c>
	    				}
	    				else
	    				{
	    				  c_ic = ic_number - current_ic - 1;
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	b2db      	uxtb	r3, r3
 8001554:	f1c3 0301 	rsb	r3, r3, #1
 8001558:	77bb      	strb	r3, [r7, #30]
	    				}
	    				pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	b2d8      	uxtb	r0, r3
	    													&ic[c_ic].cells.c_codes[0],
 800155e:	7fba      	ldrb	r2, [r7, #30]
 8001560:	4613      	mov	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	019b      	lsls	r3, r3, #6
 8001568:	461a      	mov	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4413      	add	r3, r2
	    				pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 800156e:	f103 041e 	add.w	r4, r3, #30
	    													&ic[c_ic].cells.pec_match[0]);
 8001572:	7fba      	ldrb	r2, [r7, #30]
 8001574:	4613      	mov	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	019b      	lsls	r3, r3, #6
 800157c:	461a      	mov	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4413      	add	r3, r2
	    				pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8001582:	3342      	adds	r3, #66	; 0x42
 8001584:	f107 0208 	add.w	r2, r7, #8
 8001588:	7f79      	ldrb	r1, [r7, #29]
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	4623      	mov	r3, r4
 800158e:	f7ff fef2 	bl	8001376 <parse_cells>
 8001592:	4603      	mov	r3, r0
 8001594:	b2da      	uxtb	r2, r3
 8001596:	7ffb      	ldrb	r3, [r7, #31]
 8001598:	4413      	add	r3, r2
 800159a:	b2db      	uxtb	r3, r3
 800159c:	77fb      	strb	r3, [r7, #31]
	    				for (int current_ic = 0; current_ic<ic_number; current_ic++)
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	3301      	adds	r3, #1
 80015a2:	61bb      	str	r3, [r7, #24]
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	ddc7      	ble.n	800153a <rdcv+0x2c>
	    for (uint8_t cell_reg = 1; cell_reg < 7; cell_reg++) {
 80015aa:	7f7b      	ldrb	r3, [r7, #29]
 80015ac:	3301      	adds	r3, #1
 80015ae:	777b      	strb	r3, [r7, #29]
 80015b0:	7f7b      	ldrb	r3, [r7, #29]
 80015b2:	2b06      	cmp	r3, #6
 80015b4:	d9b7      	bls.n	8001526 <rdcv+0x18>
	    				}

	    }
	   check_pec(CELL, ic);
 80015b6:	6879      	ldr	r1, [r7, #4]
 80015b8:	2001      	movs	r0, #1
 80015ba:	f7ff fc9f 	bl	8000efc <check_pec>

	  return(pec_error);
 80015be:	7ffb      	ldrb	r3, [r7, #31]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3724      	adds	r7, #36	; 0x24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd90      	pop	{r4, r7, pc}

080015c8 <clrcell>:

void clrcell(SPI_HandleTypeDef *hspi){
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]

	uint8_t cmd[2]= {0x07 , 0x11};
 80015d0:	f241 1307 	movw	r3, #4359	; 0x1107
 80015d4:	81bb      	strh	r3, [r7, #12]
		cmd_68(cmd,hspi);
 80015d6:	f107 030c 	add.w	r3, r7, #12
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fe6d 	bl	80012bc <cmd_68>
}
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <adcv>:
void adcv( uint8_t MD, //ADC Mode
				   uint8_t DCP, //Discharge Permit
				   uint8_t CH, //Cell Channels to be measured
				   SPI_HandleTypeDef *hspi
                 )
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b084      	sub	sp, #16
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	603b      	str	r3, [r7, #0]
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
 80015f6:	460b      	mov	r3, r1
 80015f8:	71bb      	strb	r3, [r7, #6]
 80015fa:	4613      	mov	r3, r2
 80015fc:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	105b      	asrs	r3, r3, #1
 8001602:	b2db      	uxtb	r3, r3
 8001604:	f003 0301 	and.w	r3, r3, #1
 8001608:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	3302      	adds	r3, #2
 800160e:	b2db      	uxtb	r3, r3
 8001610:	733b      	strb	r3, [r7, #12]
	md_bits = (MD & 0x01) << 7;
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	01db      	lsls	r3, r3, #7
 8001616:	73fb      	strb	r3, [r7, #15]
	cmd[1] =  md_bits + 0x60 + (DCP<<4) + CH;
 8001618:	79bb      	ldrb	r3, [r7, #6]
 800161a:	011b      	lsls	r3, r3, #4
 800161c:	b2da      	uxtb	r2, r3
 800161e:	7bfb      	ldrb	r3, [r7, #15]
 8001620:	4413      	add	r3, r2
 8001622:	b2da      	uxtb	r2, r3
 8001624:	797b      	ldrb	r3, [r7, #5]
 8001626:	4413      	add	r3, r2
 8001628:	b2db      	uxtb	r3, r3
 800162a:	3360      	adds	r3, #96	; 0x60
 800162c:	b2db      	uxtb	r3, r3
 800162e:	737b      	strb	r3, [r7, #13]

	cmd_68(cmd, hspi);
 8001630:	f107 030c 	add.w	r3, r7, #12
 8001634:	6839      	ldr	r1, [r7, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff fe40 	bl	80012bc <cmd_68>
}
 800163c:	bf00      	nop
 800163e:	3710      	adds	r7, #16
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}

08001644 <cell_voltage>:

void cell_voltage(cell_asic *ic ,SPI_HandleTypeDef *hspi){
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]

	wakeup_sleep();
 800164e:	f7ff fe74 	bl	800133a <wakeup_sleep>
	adcv(1, 0, 0, hspi);
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	2200      	movs	r2, #0
 8001656:	2100      	movs	r1, #0
 8001658:	2001      	movs	r0, #1
 800165a:	f7ff ffc6 	bl	80015ea <adcv>
	//delay_u(T_refup_max+T_CYCLE_FAST_MAX); //waiting for conversion
	delay_m(15);
 800165e:	200f      	movs	r0, #15
 8001660:	f000 f960 	bl	8001924 <delay_m>

	rdcv(ic, hspi);
 8001664:	6839      	ldr	r1, [r7, #0]
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ff51 	bl	800150e <rdcv>
	clrcell(hspi);
 800166c:	6838      	ldr	r0, [r7, #0]
 800166e:	f7ff ffab 	bl	80015c8 <clrcell>

}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <rdaux_reg>:


void rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
                       uint8_t *data, //Array of the unparsed auxiliary codes
					   SPI_HandleTypeDef *hspi
                      ){
 800167a:	b580      	push	{r7, lr}
 800167c:	b088      	sub	sp, #32
 800167e:	af02      	add	r7, sp, #8
 8001680:	4603      	mov	r3, r0
 8001682:	60b9      	str	r1, [r7, #8]
 8001684:	607a      	str	r2, [r7, #4]
 8001686:	73fb      	strb	r3, [r7, #15]

	const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 8001688:	2308      	movs	r3, #8
 800168a:	75fb      	strb	r3, [r7, #23]
		uint8_t cmd[4];
		uint16_t cmd_pec;

		if (reg == 1)     //Read back auxiliary group A
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d104      	bne.n	800169c <rdaux_reg+0x22>
		{
			cmd[1] = 0x0C;
 8001692:	230c      	movs	r3, #12
 8001694:	747b      	strb	r3, [r7, #17]
			cmd[0] = 0x00;
 8001696:	2300      	movs	r3, #0
 8001698:	743b      	strb	r3, [r7, #16]
 800169a:	e01b      	b.n	80016d4 <rdaux_reg+0x5a>
		}
		else if (reg == 2)  //Read back auxiliary group B
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d104      	bne.n	80016ac <rdaux_reg+0x32>
		{
			cmd[1] = 0x0E;
 80016a2:	230e      	movs	r3, #14
 80016a4:	747b      	strb	r3, [r7, #17]
			cmd[0] = 0x00;
 80016a6:	2300      	movs	r3, #0
 80016a8:	743b      	strb	r3, [r7, #16]
 80016aa:	e013      	b.n	80016d4 <rdaux_reg+0x5a>
		}
		else if (reg == 3)  //Read back auxiliary group C
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d104      	bne.n	80016bc <rdaux_reg+0x42>
		{
			cmd[1] = 0x0D;
 80016b2:	230d      	movs	r3, #13
 80016b4:	747b      	strb	r3, [r7, #17]
			cmd[0] = 0x00;
 80016b6:	2300      	movs	r3, #0
 80016b8:	743b      	strb	r3, [r7, #16]
 80016ba:	e00b      	b.n	80016d4 <rdaux_reg+0x5a>
		}
		else if (reg == 4)  //Read back auxiliary group D
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	2b04      	cmp	r3, #4
 80016c0:	d104      	bne.n	80016cc <rdaux_reg+0x52>
		{
			cmd[1] = 0x0F;
 80016c2:	230f      	movs	r3, #15
 80016c4:	747b      	strb	r3, [r7, #17]
			cmd[0] = 0x00;
 80016c6:	2300      	movs	r3, #0
 80016c8:	743b      	strb	r3, [r7, #16]
 80016ca:	e003      	b.n	80016d4 <rdaux_reg+0x5a>
		}
		else          //Read back auxiliary group A
		{
			cmd[1] = 0x0C;
 80016cc:	230c      	movs	r3, #12
 80016ce:	747b      	strb	r3, [r7, #17]
			cmd[0] = 0x00;
 80016d0:	2300      	movs	r3, #0
 80016d2:	743b      	strb	r3, [r7, #16]
		}

		cmd_pec = pec15_calc(2, cmd);
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	4619      	mov	r1, r3
 80016da:	2002      	movs	r0, #2
 80016dc:	f7ff fbda 	bl	8000e94 <pec15_calc>
 80016e0:	4603      	mov	r3, r0
 80016e2:	82bb      	strh	r3, [r7, #20]
		cmd[2] = (uint8_t)(cmd_pec >> 8);
 80016e4:	8abb      	ldrh	r3, [r7, #20]
 80016e6:	0a1b      	lsrs	r3, r3, #8
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	74bb      	strb	r3, [r7, #18]
		cmd[3] = (uint8_t)(cmd_pec);
 80016ee:	8abb      	ldrh	r3, [r7, #20]
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	74fb      	strb	r3, [r7, #19]

		wakeup_idle(hspi);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff fe0a 	bl	800130e <wakeup_idle>
		spi_write_read(cmd,4,data,(REG_LEN*ic_number),hspi);
 80016fa:	7dfb      	ldrb	r3, [r7, #23]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	f107 0010 	add.w	r0, r7, #16
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4613      	mov	r3, r2
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	2104      	movs	r1, #4
 800170e:	f000 f929 	bl	8001964 <spi_write_read>

}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <rdaux>:

uint8_t rdaux(cell_asic *ic,//!<  Array of the parsed aux codes
		 SPI_HandleTypeDef *hspi){
 800171a:	b590      	push	{r4, r7, lr}
 800171c:	b08d      	sub	sp, #52	; 0x34
 800171e:	af02      	add	r7, sp, #8
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
	uint8_t data[NUM_RX_BYT * ic_number];
	    int8_t pec_error = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	77fb      	strb	r3, [r7, #31]
	    uint8_t c_ic = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	    for (uint8_t gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) {
 800172e:	2301      	movs	r3, #1
 8001730:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001734:	e048      	b.n	80017c8 <rdaux+0xae>

	    	rdaux_reg(gpio_reg, data, hspi);
 8001736:	f107 010c 	add.w	r1, r7, #12
 800173a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800173e:	683a      	ldr	r2, [r7, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff9a 	bl	800167a <rdaux_reg>

	    	for (int current_ic = 0; current_ic<ic_number; current_ic++)
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
 800174a:	e035      	b.n	80017b8 <rdaux+0x9e>
	    				{
	    					if (ic->isospi_reverse == false)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 8001752:	f083 0301 	eor.w	r3, r3, #1
 8001756:	b2db      	uxtb	r3, r3
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <rdaux+0x4a>
	    					{
	    					  c_ic = current_ic;
 800175c:	6a3b      	ldr	r3, [r7, #32]
 800175e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001762:	e005      	b.n	8001770 <rdaux+0x56>
	    					}
	    					else
	    					{
	    					  c_ic = ic_number - current_ic - 1;
 8001764:	6a3b      	ldr	r3, [r7, #32]
 8001766:	b2db      	uxtb	r3, r3
 8001768:	f1c3 0301 	rsb	r3, r3, #1
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	    					}
	    					pec_error = parse_cells(current_ic,gpio_reg, data,
 8001770:	6a3b      	ldr	r3, [r7, #32]
 8001772:	b2d8      	uxtb	r0, r3
	    											&ic[c_ic].aux.a_codes[0],
 8001774:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	019b      	lsls	r3, r3, #6
 8001780:	461a      	mov	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4413      	add	r3, r2
	    					pec_error = parse_cells(current_ic,gpio_reg, data,
 8001786:	f103 0448 	add.w	r4, r3, #72	; 0x48
	    											&ic[c_ic].aux.pec_match[0]);
 800178a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800178e:	4613      	mov	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	4413      	add	r3, r2
 8001794:	019b      	lsls	r3, r3, #6
 8001796:	461a      	mov	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4413      	add	r3, r2
	    					pec_error = parse_cells(current_ic,gpio_reg, data,
 800179c:	3360      	adds	r3, #96	; 0x60
 800179e:	f107 020c 	add.w	r2, r7, #12
 80017a2:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	4623      	mov	r3, r4
 80017aa:	f7ff fde4 	bl	8001376 <parse_cells>
 80017ae:	4603      	mov	r3, r0
 80017b0:	77fb      	strb	r3, [r7, #31]
	    	for (int current_ic = 0; current_ic<ic_number; current_ic++)
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	3301      	adds	r3, #1
 80017b6:	623b      	str	r3, [r7, #32]
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	ddc6      	ble.n	800174c <rdaux+0x32>
	    for (uint8_t gpio_reg = 1; gpio_reg < ic[0].ic_reg.num_gpio_reg + 1; gpio_reg++) {
 80017be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017c2:	3301      	adds	r3, #1
 80017c4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 80017ce:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d9af      	bls.n	8001736 <rdaux+0x1c>
	    				}

	    }

	    check_pec(AUX, ic);
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	2002      	movs	r0, #2
 80017da:	f7ff fb8f 	bl	8000efc <check_pec>
}
 80017de:	bf00      	nop
 80017e0:	4618      	mov	r0, r3
 80017e2:	372c      	adds	r7, #44	; 0x2c
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd90      	pop	{r4, r7, pc}

080017e8 <adax>:

void adax( uint8_t MD, //!< ADC Conversion Mode
				  uint8_t CHG, //!< Sets which GPIO channels are converted
				  SPI_HandleTypeDef *hspi
				){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	603a      	str	r2, [r7, #0]
 80017f2:	71fb      	strb	r3, [r7, #7]
 80017f4:	460b      	mov	r3, r1
 80017f6:	71bb      	strb	r3, [r7, #6]
		uint8_t cmd[4];
		uint8_t md_bits;

		md_bits = (MD & 0x02) >> 1;
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	105b      	asrs	r3, r3, #1
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	73fb      	strb	r3, [r7, #15]
		cmd[0] = md_bits + 0x04;
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	3304      	adds	r3, #4
 8001808:	b2db      	uxtb	r3, r3
 800180a:	723b      	strb	r3, [r7, #8]
		md_bits = (MD & 0x01) << 7;
 800180c:	79fb      	ldrb	r3, [r7, #7]
 800180e:	01db      	lsls	r3, r3, #7
 8001810:	73fb      	strb	r3, [r7, #15]
		cmd[1] = md_bits + 0x60 + CHG ;
 8001812:	7bfa      	ldrb	r2, [r7, #15]
 8001814:	79bb      	ldrb	r3, [r7, #6]
 8001816:	4413      	add	r3, r2
 8001818:	b2db      	uxtb	r3, r3
 800181a:	3360      	adds	r3, #96	; 0x60
 800181c:	b2db      	uxtb	r3, r3
 800181e:	727b      	strb	r3, [r7, #9]

		cmd_68(cmd,hspi);
 8001820:	f107 0308 	add.w	r3, r7, #8
 8001824:	6839      	ldr	r1, [r7, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fd48 	bl	80012bc <cmd_68>
}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <clraux>:

void clraux(SPI_HandleTypeDef *hspi)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
	uint8_t cmd[2]= {0x07 , 0x12};
 800183c:	f241 2307 	movw	r3, #4615	; 0x1207
 8001840:	81bb      	strh	r3, [r7, #12]
	cmd_68(cmd,hspi);
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fd37 	bl	80012bc <cmd_68>
}
 800184e:	bf00      	nop
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <stack_temp>:

void stack_temp(cell_asic *ic ,SPI_HandleTypeDef *hspi){
 8001856:	b580      	push	{r7, lr}
 8001858:	b082      	sub	sp, #8
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
 800185e:	6039      	str	r1, [r7, #0]
		wakeup_sleep();
 8001860:	f7ff fd6b 	bl	800133a <wakeup_sleep>

		adax(1, 0, hspi);
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	2100      	movs	r1, #0
 8001868:	2001      	movs	r0, #1
 800186a:	f7ff ffbd 	bl	80017e8 <adax>
		delay_m(15);
 800186e:	200f      	movs	r0, #15
 8001870:	f000 f858 	bl	8001924 <delay_m>
		rdaux(ic, hspi);
 8001874:	6839      	ldr	r1, [r7, #0]
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff ff4f 	bl	800171a <rdaux>
		clraux(hspi);
 800187c:	6838      	ldr	r0, [r7, #0]
 800187e:	f7ff ffd9 	bl	8001834 <clraux>

		temp_calc(ic_number, ic);
 8001882:	6879      	ldr	r1, [r7, #4]
 8001884:	2002      	movs	r0, #2
 8001886:	f000 fb5b 	bl	8001f40 <temp_calc>

}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}

08001892 <cs_low>:
#define gpio_pin GPIO_PIN_4
#define gpio_type GPIOA



void cs_low(){
 8001892:	b580      	push	{r7, lr}
 8001894:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(gpio_type, gpio_pin, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2110      	movs	r1, #16
 800189a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800189e:	f000 ff25 	bl	80026ec <HAL_GPIO_WritePin>
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <cs_high>:

void cs_high(){
 80018a6:	b580      	push	{r7, lr}
 80018a8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(gpio_type, gpio_pin, 1);
 80018aa:	2201      	movs	r2, #1
 80018ac:	2110      	movs	r1, #16
 80018ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b2:	f000 ff1b 	bl	80026ec <HAL_GPIO_WritePin>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <delay_u>:


///////////////////////////////////
// library https://github.com/keatis/dwt_delay/
void delay_u(uint32_t microseconds)// microseconds
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
	 CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80018c4:	4b13      	ldr	r3, [pc, #76]	; (8001914 <delay_u+0x58>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	4a12      	ldr	r2, [pc, #72]	; (8001914 <delay_u+0x58>)
 80018ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ce:	60d3      	str	r3, [r2, #12]
	    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <delay_u+0x5c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a10      	ldr	r2, [pc, #64]	; (8001918 <delay_u+0x5c>)
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	6013      	str	r3, [r2, #0]
	    // Get the current number of clock cycles
	    uint32_t const startTicks = DWT->CYCCNT;
 80018dc:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <delay_u+0x5c>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	60fb      	str	r3, [r7, #12]
	    // Calculate the number of clock cycles for the desired delay
	    uint32_t const delayTicks = (SystemCoreClock / 1000000) * microseconds;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <delay_u+0x60>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a0e      	ldr	r2, [pc, #56]	; (8001920 <delay_u+0x64>)
 80018e8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ec:	0c9a      	lsrs	r2, r3, #18
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	fb02 f303 	mul.w	r3, r2, r3
 80018f4:	60bb      	str	r3, [r7, #8]
	    // Wait until the number of clock cycles has elapsed
	    while (DWT->CYCCNT - startTicks < delayTicks);
 80018f6:	bf00      	nop
 80018f8:	4b07      	ldr	r3, [pc, #28]	; (8001918 <delay_u+0x5c>)
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	68ba      	ldr	r2, [r7, #8]
 8001902:	429a      	cmp	r2, r3
 8001904:	d8f8      	bhi.n	80018f8 <delay_u+0x3c>
}
 8001906:	bf00      	nop
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000edf0 	.word	0xe000edf0
 8001918:	e0001000 	.word	0xe0001000
 800191c:	20000000 	.word	0x20000000
 8001920:	431bde83 	.word	0x431bde83

08001924 <delay_m>:
//////////////////////////////////

void delay_m(uint16_t milli)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(milli);
 800192e:	88fb      	ldrh	r3, [r7, #6]
 8001930:	4618      	mov	r0, r3
 8001932:	f000 fc53 	bl	80021dc <HAL_Delay>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <spi_write_array>:
*/
void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
                     uint8_t data[], //Array of bytes to be written on the SPI port
					SPI_HandleTypeDef *hspi
					)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b084      	sub	sp, #16
 8001942:	af00      	add	r7, sp, #0
 8001944:	4603      	mov	r3, r0
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
 800194a:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(hspi, data,len,1000); // might be changed in future
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	b29a      	uxth	r2, r3
 8001950:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f001 ff53 	bl	8003802 <HAL_SPI_Transmit>

}
 800195c:	bf00      	nop
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <spi_write_read>:
void spi_write_read(uint8_t tx_Data[],//array of data to be written on SPI port
        uint8_t tx_len, //length of the tx data arry
        uint8_t *rx_data,//Input: array that will store the data read by the SPI port
        uint8_t rx_len ,//Option: number of bytes to be read from the SPI port
		SPI_HandleTypeDef * hspi //spi reference
       ){
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	607a      	str	r2, [r7, #4]
 800196e:	461a      	mov	r2, r3
 8001970:	460b      	mov	r3, r1
 8001972:	72fb      	strb	r3, [r7, #11]
 8001974:	4613      	mov	r3, r2
 8001976:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(gpio_type, gpio_pin, 0);
 8001978:	2200      	movs	r2, #0
 800197a:	2110      	movs	r1, #16
 800197c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001980:	f000 feb4 	bl	80026ec <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(hspi, tx_Data, tx_len, 1000);
 8001984:	7afb      	ldrb	r3, [r7, #11]
 8001986:	b29a      	uxth	r2, r3
 8001988:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800198c:	68f9      	ldr	r1, [r7, #12]
 800198e:	69b8      	ldr	r0, [r7, #24]
 8001990:	f001 ff37 	bl	8003802 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, rx_data, rx_len, 1000);
 8001994:	7abb      	ldrb	r3, [r7, #10]
 8001996:	b29a      	uxth	r2, r3
 8001998:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	69b8      	ldr	r0, [r7, #24]
 80019a0:	f002 f89d 	bl	8003ade <HAL_SPI_Receive>

	HAL_GPIO_WritePin(gpio_type, gpio_pin, 1);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2110      	movs	r1, #16
 80019a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ac:	f000 fe9e 	bl	80026ec <HAL_GPIO_WritePin>

}
 80019b0:	bf00      	nop
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <spi_read_byte>:


uint8_t spi_read_byte(uint8_t tx_dat,SPI_HandleTypeDef * hspi)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	6039      	str	r1, [r7, #0]
 80019c2:	71fb      	strb	r3, [r7, #7]
	uint8_t data;

	HAL_GPIO_WritePin(gpio_type, gpio_pin, 0);
 80019c4:	2200      	movs	r2, #0
 80019c6:	2110      	movs	r1, #16
 80019c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019cc:	f000 fe8e 	bl	80026ec <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspi, &data, 1, 500);
 80019d0:	f107 010f 	add.w	r1, r7, #15
 80019d4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019d8:	2201      	movs	r2, #1
 80019da:	6838      	ldr	r0, [r7, #0]
 80019dc:	f002 f87f 	bl	8003ade <HAL_SPI_Receive>
	HAL_GPIO_WritePin(gpio_type, gpio_pin, 1);
 80019e0:	2201      	movs	r2, #1
 80019e2:	2110      	movs	r1, #16
 80019e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019e8:	f000 fe80 	bl	80026ec <HAL_GPIO_WritePin>

	return data;
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
	...

080019f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a00:	f000 fb7b 	bl	80020fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a04:	f000 f838 	bl	8001a78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a08:	f000 f90c 	bl	8001c24 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001a0c:	f000 f8be 	bl	8001b8c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001a10:	f000 f87e 	bl	8001b10 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  cell_asic *c_a = (cell_asic *)malloc(ic_number);
 8001a14:	2002      	movs	r0, #2
 8001a16:	f003 fb5f 	bl	80050d8 <malloc>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f8c7 3284 	str.w	r3, [r7, #644]	; 0x284
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  cell_voltage(c_a, &hspi1);
 8001a20:	4914      	ldr	r1, [pc, #80]	; (8001a74 <main+0x7c>)
 8001a22:	f8d7 0284 	ldr.w	r0, [r7, #644]	; 0x284
 8001a26:	f7ff fe0d 	bl	8001644 <cell_voltage>

	  stack_temp(c_a, &hspi1);
 8001a2a:	4912      	ldr	r1, [pc, #72]	; (8001a74 <main+0x7c>)
 8001a2c:	f8d7 0284 	ldr.w	r0, [r7, #644]	; 0x284
 8001a30:	f7ff ff11 	bl	8001856 <stack_temp>

	  cell_asic c1 = c_a[0], c2 = c_a[1];
 8001a34:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8001a38:	f5a3 7222 	sub.w	r2, r3, #648	; 0x288
 8001a3c:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001a48:	461a      	mov	r2, r3
 8001a4a:	f003 fb4d 	bl	80050e8 <memcpy>
 8001a4e:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8001a52:	f5a3 72a4 	sub.w	r2, r3, #328	; 0x148
 8001a56:	f8d7 3284 	ldr.w	r3, [r7, #644]	; 0x284
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8001a60:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001a64:	4619      	mov	r1, r3
 8001a66:	f003 fb3f 	bl	80050e8 <memcpy>




	  HAL_Delay(500);
 8001a6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a6e:	f000 fbb5 	bl	80021dc <HAL_Delay>
  {
 8001a72:	e7d5      	b.n	8001a20 <main+0x28>
 8001a74:	2000008c 	.word	0x2000008c

08001a78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b094      	sub	sp, #80	; 0x50
 8001a7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7e:	f107 0318 	add.w	r3, r7, #24
 8001a82:	2238      	movs	r2, #56	; 0x38
 8001a84:	2100      	movs	r1, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f003 fb3c 	bl	8005104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]
 8001a98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	f000 fe3e 	bl	800271c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aaa:	2340      	movs	r3, #64	; 0x40
 8001aac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001aba:	2355      	movs	r3, #85	; 0x55
 8001abc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aca:	f107 0318 	add.w	r3, r7, #24
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 fec8 	bl	8002864 <HAL_RCC_OscConfig>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001ada:	f000 f8f9 	bl	8001cd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ade:	230f      	movs	r3, #15
 8001ae0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001aea:	2300      	movs	r3, #0
 8001aec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001af2:	1d3b      	adds	r3, r7, #4
 8001af4:	2104      	movs	r1, #4
 8001af6:	4618      	mov	r0, r3
 8001af8:	f001 f9cc 	bl	8002e94 <HAL_RCC_ClockConfig>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001b02:	f000 f8e5 	bl	8001cd0 <Error_Handler>
  }
}
 8001b06:	bf00      	nop
 8001b08:	3750      	adds	r7, #80	; 0x50
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b14:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b16:	4a1c      	ldr	r2, [pc, #112]	; (8001b88 <MX_SPI1_Init+0x78>)
 8001b18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b1a:	4b1a      	ldr	r3, [pc, #104]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b22:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b28:	4b16      	ldr	r3, [pc, #88]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b2a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001b2e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b30:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b32:	2202      	movs	r2, #2
 8001b34:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b36:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b42:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b46:	2238      	movs	r2, #56	; 0x38
 8001b48:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b5c:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b5e:	2207      	movs	r2, #7
 8001b60:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b62:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <MX_SPI1_Init+0x74>)
 8001b70:	f001 fd9c 	bl	80036ac <HAL_SPI_Init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b7a:	f000 f8a9 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	2000008c 	.word	0x2000008c
 8001b88:	40013000 	.word	0x40013000

08001b8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b90:	4b22      	ldr	r3, [pc, #136]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001b92:	4a23      	ldr	r2, [pc, #140]	; (8001c20 <MX_USART2_UART_Init+0x94>)
 8001b94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b96:	4b21      	ldr	r3, [pc, #132]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001b98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b9e:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ba4:	4b1d      	ldr	r3, [pc, #116]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001baa:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bb0:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bb2:	220c      	movs	r2, #12
 8001bb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb6:	4b19      	ldr	r3, [pc, #100]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bbc:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bc2:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bc8:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bce:	4b13      	ldr	r3, [pc, #76]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bd4:	4811      	ldr	r0, [pc, #68]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bd6:	f002 fc81 	bl	80044dc <HAL_UART_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001be0:	f000 f876 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001be4:	2100      	movs	r1, #0
 8001be6:	480d      	ldr	r0, [pc, #52]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001be8:	f003 f982 	bl	8004ef0 <HAL_UARTEx_SetTxFifoThreshold>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001bf2:	f000 f86d 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4808      	ldr	r0, [pc, #32]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001bfa:	f003 f9b7 	bl	8004f6c <HAL_UARTEx_SetRxFifoThreshold>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001c04:	f000 f864 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001c08:	4804      	ldr	r0, [pc, #16]	; (8001c1c <MX_USART2_UART_Init+0x90>)
 8001c0a:	f003 f938 	bl	8004e7e <HAL_UARTEx_DisableFifoMode>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001c14:	f000 f85c 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	200000f0 	.word	0x200000f0
 8001c20:	40004400 	.word	0x40004400

08001c24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b088      	sub	sp, #32
 8001c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2a:	f107 030c 	add.w	r3, r7, #12
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
 8001c38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	4b23      	ldr	r3, [pc, #140]	; (8001cc8 <MX_GPIO_Init+0xa4>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3e:	4a22      	ldr	r2, [pc, #136]	; (8001cc8 <MX_GPIO_Init+0xa4>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c46:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <MX_GPIO_Init+0xa4>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c52:	4b1d      	ldr	r3, [pc, #116]	; (8001cc8 <MX_GPIO_Init+0xa4>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	4a1c      	ldr	r2, [pc, #112]	; (8001cc8 <MX_GPIO_Init+0xa4>)
 8001c58:	f043 0302 	orr.w	r3, r3, #2
 8001c5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c5e:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <MX_GPIO_Init+0xa4>)
 8001c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	607b      	str	r3, [r7, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2110      	movs	r1, #16
 8001c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c72:	f000 fd3b 	bl	80026ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c76:	2200      	movs	r2, #0
 8001c78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c7c:	4813      	ldr	r0, [pc, #76]	; (8001ccc <MX_GPIO_Init+0xa8>)
 8001c7e:	f000 fd35 	bl	80026ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c82:	2310      	movs	r3, #16
 8001c84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c86:	2301      	movs	r3, #1
 8001c88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c92:	f107 030c 	add.w	r3, r7, #12
 8001c96:	4619      	mov	r1, r3
 8001c98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c9c:	f000 fba4 	bl	80023e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001ca0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ca4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001cb2:	f107 030c 	add.w	r3, r7, #12
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4804      	ldr	r0, [pc, #16]	; (8001ccc <MX_GPIO_Init+0xa8>)
 8001cba:	f000 fb95 	bl	80023e8 <HAL_GPIO_Init>

}
 8001cbe:	bf00      	nop
 8001cc0:	3720      	adds	r7, #32
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	48000400 	.word	0x48000400

08001cd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cd4:	b672      	cpsid	i
}
 8001cd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cd8:	e7fe      	b.n	8001cd8 <Error_Handler+0x8>
	...

08001cdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ce2:	4b0f      	ldr	r3, [pc, #60]	; (8001d20 <HAL_MspInit+0x44>)
 8001ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ce6:	4a0e      	ldr	r2, [pc, #56]	; (8001d20 <HAL_MspInit+0x44>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	6613      	str	r3, [r2, #96]	; 0x60
 8001cee:	4b0c      	ldr	r3, [pc, #48]	; (8001d20 <HAL_MspInit+0x44>)
 8001cf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	607b      	str	r3, [r7, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cfa:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <HAL_MspInit+0x44>)
 8001cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cfe:	4a08      	ldr	r2, [pc, #32]	; (8001d20 <HAL_MspInit+0x44>)
 8001d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d04:	6593      	str	r3, [r2, #88]	; 0x58
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_MspInit+0x44>)
 8001d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0e:	603b      	str	r3, [r7, #0]
 8001d10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000

08001d24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	; 0x28
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a17      	ldr	r2, [pc, #92]	; (8001da0 <HAL_SPI_MspInit+0x7c>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d128      	bne.n	8001d98 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d46:	4b17      	ldr	r3, [pc, #92]	; (8001da4 <HAL_SPI_MspInit+0x80>)
 8001d48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d4a:	4a16      	ldr	r2, [pc, #88]	; (8001da4 <HAL_SPI_MspInit+0x80>)
 8001d4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d50:	6613      	str	r3, [r2, #96]	; 0x60
 8001d52:	4b14      	ldr	r3, [pc, #80]	; (8001da4 <HAL_SPI_MspInit+0x80>)
 8001d54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d5a:	613b      	str	r3, [r7, #16]
 8001d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d5e:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <HAL_SPI_MspInit+0x80>)
 8001d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d62:	4a10      	ldr	r2, [pc, #64]	; (8001da4 <HAL_SPI_MspInit+0x80>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	; (8001da4 <HAL_SPI_MspInit+0x80>)
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d76:	23e0      	movs	r3, #224	; 0xe0
 8001d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d82:	2300      	movs	r3, #0
 8001d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d86:	2305      	movs	r3, #5
 8001d88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8a:	f107 0314 	add.w	r3, r7, #20
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d94:	f000 fb28 	bl	80023e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d98:	bf00      	nop
 8001d9a:	3728      	adds	r7, #40	; 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40013000 	.word	0x40013000
 8001da4:	40021000 	.word	0x40021000

08001da8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b09a      	sub	sp, #104	; 0x68
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dc0:	f107 0310 	add.w	r3, r7, #16
 8001dc4:	2244      	movs	r2, #68	; 0x44
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f003 f99b 	bl	8005104 <memset>
  if(huart->Instance==USART2)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a1f      	ldr	r2, [pc, #124]	; (8001e50 <HAL_UART_MspInit+0xa8>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d136      	bne.n	8001e46 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001de0:	f107 0310 	add.w	r3, r7, #16
 8001de4:	4618      	mov	r0, r3
 8001de6:	f001 fa71 	bl	80032cc <HAL_RCCEx_PeriphCLKConfig>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001df0:	f7ff ff6e 	bl	8001cd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001df4:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <HAL_UART_MspInit+0xac>)
 8001df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001df8:	4a16      	ldr	r2, [pc, #88]	; (8001e54 <HAL_UART_MspInit+0xac>)
 8001dfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dfe:	6593      	str	r3, [r2, #88]	; 0x58
 8001e00:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <HAL_UART_MspInit+0xac>)
 8001e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <HAL_UART_MspInit+0xac>)
 8001e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e10:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <HAL_UART_MspInit+0xac>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e18:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <HAL_UART_MspInit+0xac>)
 8001e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8001e24:	230c      	movs	r3, #12
 8001e26:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e30:	2300      	movs	r3, #0
 8001e32:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e34:	2307      	movs	r3, #7
 8001e36:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e38:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e42:	f000 fad1 	bl	80023e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e46:	bf00      	nop
 8001e48:	3768      	adds	r7, #104	; 0x68
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40004400 	.word	0x40004400
 8001e54:	40021000 	.word	0x40021000

08001e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e5c:	e7fe      	b.n	8001e5c <NMI_Handler+0x4>

08001e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e62:	e7fe      	b.n	8001e62 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	e7fe      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e6e:	e7fe      	b.n	8001e6e <BusFault_Handler+0x4>

08001e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e74:	e7fe      	b.n	8001e74 <UsageFault_Handler+0x4>

08001e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea4:	f000 f97c 	bl	80021a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb4:	4a14      	ldr	r2, [pc, #80]	; (8001f08 <_sbrk+0x5c>)
 8001eb6:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <_sbrk+0x60>)
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec0:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d102      	bne.n	8001ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec8:	4b11      	ldr	r3, [pc, #68]	; (8001f10 <_sbrk+0x64>)
 8001eca:	4a12      	ldr	r2, [pc, #72]	; (8001f14 <_sbrk+0x68>)
 8001ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ece:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <_sbrk+0x64>)
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d207      	bcs.n	8001eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001edc:	f003 f8d2 	bl	8005084 <__errno>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	220c      	movs	r2, #12
 8001ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eea:	e009      	b.n	8001f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eec:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ef2:	4b07      	ldr	r3, [pc, #28]	; (8001f10 <_sbrk+0x64>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	4a05      	ldr	r2, [pc, #20]	; (8001f10 <_sbrk+0x64>)
 8001efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001efe:	68fb      	ldr	r3, [r7, #12]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20008000 	.word	0x20008000
 8001f0c:	00000400 	.word	0x00000400
 8001f10:	20000180 	.word	0x20000180
 8001f14:	20000198 	.word	0x20000198

08001f18 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f1c:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <SystemInit+0x20>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f22:	4a05      	ldr	r2, [pc, #20]	; (8001f38 <SystemInit+0x20>)
 8001f24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000ed00 	.word	0xe000ed00
 8001f3c:	00000000 	.word	0x00000000

08001f40 <temp_calc>:
#ifndef done

#include "temp_calc.h"
#include "math.h"

void temp_calc(uint8_t total_ic, cell_asic *ic){
 8001f40:	b590      	push	{r4, r7, lr}
 8001f42:	b089      	sub	sp, #36	; 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	71fb      	strb	r3, [r7, #7]
	float v, r, vv , t;
	for(int i = 0; i < total_ic; i++){
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
 8001f50:	e091      	b.n	8002076 <temp_calc+0x136>
		for(int j = 0; j < 10; j++){
 8001f52:	2300      	movs	r3, #0
 8001f54:	61bb      	str	r3, [r7, #24]
 8001f56:	e087      	b.n	8002068 <temp_calc+0x128>
			vv =  ic[i].aux.a_codes[j];
 8001f58:	69fa      	ldr	r2, [r7, #28]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	019b      	lsls	r3, r3, #6
 8001f62:	461a      	mov	r2, r3
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	4413      	add	r3, r2
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	3224      	adds	r2, #36	; 0x24
 8001f6c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001f70:	ee07 3a90 	vmov	s15, r3
 8001f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f78:	edc7 7a05 	vstr	s15, [r7, #20]
			v = vv/10000;
 8001f7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f80:	eddf 6a47 	vldr	s13, [pc, #284]	; 80020a0 <temp_calc+0x160>
 8001f84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f88:	edc7 7a04 	vstr	s15, [r7, #16]
			r = (v*10000)/(3-v);
 8001f8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f90:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80020a0 <temp_calc+0x160>
 8001f94:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001f98:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001f9c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fa0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fa8:	edc7 7a03 	vstr	s15, [r7, #12]
			t = log(r/10000);
 8001fac:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fb0:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80020a0 <temp_calc+0x160>
 8001fb4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001fb8:	ee16 0a90 	vmov	r0, s13
 8001fbc:	f7fe fa90 	bl	80004e0 <__aeabi_f2d>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	ec43 2b10 	vmov	d0, r2, r3
 8001fc8:	f003 f956 	bl	8005278 <log>
 8001fcc:	ec53 2b10 	vmov	r2, r3, d0
 8001fd0:	4610      	mov	r0, r2
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	f7fe fd8c 	bl	8000af0 <__aeabi_d2f>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	60bb      	str	r3, [r7, #8]
			    t = t / 3660;
 8001fdc:	ed97 7a02 	vldr	s14, [r7, #8]
 8001fe0:	eddf 6a30 	vldr	s13, [pc, #192]	; 80020a4 <temp_calc+0x164>
 8001fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe8:	edc7 7a02 	vstr	s15, [r7, #8]
			    t = t + 1/298.15;
 8001fec:	68b8      	ldr	r0, [r7, #8]
 8001fee:	f7fe fa77 	bl	80004e0 <__aeabi_f2d>
 8001ff2:	a327      	add	r3, pc, #156	; (adr r3, 8002090 <temp_calc+0x150>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	f7fe f914 	bl	8000224 <__adddf3>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4610      	mov	r0, r2
 8002002:	4619      	mov	r1, r3
 8002004:	f7fe fd74 	bl	8000af0 <__aeabi_d2f>
 8002008:	4603      	mov	r3, r0
 800200a:	60bb      	str	r3, [r7, #8]
			    t = 1/t;
 800200c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002010:	ed97 7a02 	vldr	s14, [r7, #8]
 8002014:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002018:	edc7 7a02 	vstr	s15, [r7, #8]

			    t -= 273.15;
 800201c:	68b8      	ldr	r0, [r7, #8]
 800201e:	f7fe fa5f 	bl	80004e0 <__aeabi_f2d>
 8002022:	a31d      	add	r3, pc, #116	; (adr r3, 8002098 <temp_calc+0x158>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	f7fe f8fa 	bl	8000220 <__aeabi_dsub>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f7fe fd5c 	bl	8000af0 <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	60bb      	str	r3, [r7, #8]

			ic[i].aux.s_temp[j] = t;
 800203c:	69fa      	ldr	r2, [r7, #28]
 800203e:	4613      	mov	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	019b      	lsls	r3, r3, #6
 8002046:	461a      	mov	r2, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	189c      	adds	r4, r3, r2
 800204c:	68b8      	ldr	r0, [r7, #8]
 800204e:	f7fe fa47 	bl	80004e0 <__aeabi_f2d>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	69b9      	ldr	r1, [r7, #24]
 8002058:	310d      	adds	r1, #13
 800205a:	00c9      	lsls	r1, r1, #3
 800205c:	4421      	add	r1, r4
 800205e:	e9c1 2300 	strd	r2, r3, [r1]
		for(int j = 0; j < 10; j++){
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	3301      	adds	r3, #1
 8002066:	61bb      	str	r3, [r7, #24]
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	2b09      	cmp	r3, #9
 800206c:	f77f af74 	ble.w	8001f58 <temp_calc+0x18>
	for(int i = 0; i < total_ic; i++){
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	3301      	adds	r3, #1
 8002074:	61fb      	str	r3, [r7, #28]
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	69fa      	ldr	r2, [r7, #28]
 800207a:	429a      	cmp	r2, r3
 800207c:	f6ff af69 	blt.w	8001f52 <temp_calc+0x12>

		}
	}

}
 8002080:	bf00      	nop
 8002082:	bf00      	nop
 8002084:	3724      	adds	r7, #36	; 0x24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd90      	pop	{r4, r7, pc}
 800208a:	bf00      	nop
 800208c:	f3af 8000 	nop.w
 8002090:	dcb5db83 	.word	0xdcb5db83
 8002094:	3f6b79e1 	.word	0x3f6b79e1
 8002098:	66666666 	.word	0x66666666
 800209c:	40711266 	.word	0x40711266
 80020a0:	461c4000 	.word	0x461c4000
 80020a4:	4564c000 	.word	0x4564c000

080020a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020a8:	480d      	ldr	r0, [pc, #52]	; (80020e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020aa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020ac:	480d      	ldr	r0, [pc, #52]	; (80020e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80020ae:	490e      	ldr	r1, [pc, #56]	; (80020e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020b0:	4a0e      	ldr	r2, [pc, #56]	; (80020ec <LoopForever+0xe>)
  movs r3, #0
 80020b2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80020b4:	e002      	b.n	80020bc <LoopCopyDataInit>

080020b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ba:	3304      	adds	r3, #4

080020bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020c0:	d3f9      	bcc.n	80020b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020c2:	4a0b      	ldr	r2, [pc, #44]	; (80020f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020c4:	4c0b      	ldr	r4, [pc, #44]	; (80020f4 <LoopForever+0x16>)
  movs r3, #0
 80020c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c8:	e001      	b.n	80020ce <LoopFillZerobss>

080020ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020cc:	3204      	adds	r2, #4

080020ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020d0:	d3fb      	bcc.n	80020ca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80020d2:	f7ff ff21 	bl	8001f18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020d6:	f002 ffdb 	bl	8005090 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020da:	f7ff fc8d 	bl	80019f8 <main>

080020de <LoopForever>:

LoopForever:
    b LoopForever
 80020de:	e7fe      	b.n	80020de <LoopForever>
  ldr   r0, =_estack
 80020e0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80020e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80020ec:	080058ec 	.word	0x080058ec
  ldr r2, =_sbss
 80020f0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80020f4:	20000198 	.word	0x20000198

080020f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020f8:	e7fe      	b.n	80020f8 <ADC1_2_IRQHandler>

080020fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002100:	2300      	movs	r3, #0
 8002102:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002104:	2003      	movs	r0, #3
 8002106:	f000 f93d 	bl	8002384 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800210a:	2000      	movs	r0, #0
 800210c:	f000 f80e 	bl	800212c <HAL_InitTick>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d002      	beq.n	800211c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	71fb      	strb	r3, [r7, #7]
 800211a:	e001      	b.n	8002120 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800211c:	f7ff fdde 	bl	8001cdc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002120:	79fb      	ldrb	r3, [r7, #7]

}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002138:	4b16      	ldr	r3, [pc, #88]	; (8002194 <HAL_InitTick+0x68>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d022      	beq.n	8002186 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002140:	4b15      	ldr	r3, [pc, #84]	; (8002198 <HAL_InitTick+0x6c>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	4b13      	ldr	r3, [pc, #76]	; (8002194 <HAL_InitTick+0x68>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800214c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002150:	fbb2 f3f3 	udiv	r3, r2, r3
 8002154:	4618      	mov	r0, r3
 8002156:	f000 f93a 	bl	80023ce <HAL_SYSTICK_Config>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d10f      	bne.n	8002180 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b0f      	cmp	r3, #15
 8002164:	d809      	bhi.n	800217a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002166:	2200      	movs	r2, #0
 8002168:	6879      	ldr	r1, [r7, #4]
 800216a:	f04f 30ff 	mov.w	r0, #4294967295
 800216e:	f000 f914 	bl	800239a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002172:	4a0a      	ldr	r2, [pc, #40]	; (800219c <HAL_InitTick+0x70>)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6013      	str	r3, [r2, #0]
 8002178:	e007      	b.n	800218a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	73fb      	strb	r3, [r7, #15]
 800217e:	e004      	b.n	800218a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	73fb      	strb	r3, [r7, #15]
 8002184:	e001      	b.n	800218a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800218a:	7bfb      	ldrb	r3, [r7, #15]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000008 	.word	0x20000008
 8002198:	20000000 	.word	0x20000000
 800219c:	20000004 	.word	0x20000004

080021a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <HAL_IncTick+0x1c>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_IncTick+0x20>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4413      	add	r3, r2
 80021ae:	4a03      	ldr	r2, [pc, #12]	; (80021bc <HAL_IncTick+0x1c>)
 80021b0:	6013      	str	r3, [r2, #0]
}
 80021b2:	bf00      	nop
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	20000184 	.word	0x20000184
 80021c0:	20000008 	.word	0x20000008

080021c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return uwTick;
 80021c8:	4b03      	ldr	r3, [pc, #12]	; (80021d8 <HAL_GetTick+0x14>)
 80021ca:	681b      	ldr	r3, [r3, #0]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	20000184 	.word	0x20000184

080021dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021e4:	f7ff ffee 	bl	80021c4 <HAL_GetTick>
 80021e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021f4:	d004      	beq.n	8002200 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80021f6:	4b09      	ldr	r3, [pc, #36]	; (800221c <HAL_Delay+0x40>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	4413      	add	r3, r2
 80021fe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002200:	bf00      	nop
 8002202:	f7ff ffdf 	bl	80021c4 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	68fa      	ldr	r2, [r7, #12]
 800220e:	429a      	cmp	r2, r3
 8002210:	d8f7      	bhi.n	8002202 <HAL_Delay+0x26>
  {
  }
}
 8002212:	bf00      	nop
 8002214:	bf00      	nop
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000008 	.word	0x20000008

08002220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002230:	4b0c      	ldr	r3, [pc, #48]	; (8002264 <__NVIC_SetPriorityGrouping+0x44>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800223c:	4013      	ands	r3, r2
 800223e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800224c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002252:	4a04      	ldr	r2, [pc, #16]	; (8002264 <__NVIC_SetPriorityGrouping+0x44>)
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	60d3      	str	r3, [r2, #12]
}
 8002258:	bf00      	nop
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800226c:	4b04      	ldr	r3, [pc, #16]	; (8002280 <__NVIC_GetPriorityGrouping+0x18>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	0a1b      	lsrs	r3, r3, #8
 8002272:	f003 0307 	and.w	r3, r3, #7
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	6039      	str	r1, [r7, #0]
 800228e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	2b00      	cmp	r3, #0
 8002296:	db0a      	blt.n	80022ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	490c      	ldr	r1, [pc, #48]	; (80022d0 <__NVIC_SetPriority+0x4c>)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	0112      	lsls	r2, r2, #4
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	440b      	add	r3, r1
 80022a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ac:	e00a      	b.n	80022c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4908      	ldr	r1, [pc, #32]	; (80022d4 <__NVIC_SetPriority+0x50>)
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	3b04      	subs	r3, #4
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	440b      	add	r3, r1
 80022c2:	761a      	strb	r2, [r3, #24]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	e000e100 	.word	0xe000e100
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b089      	sub	sp, #36	; 0x24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f1c3 0307 	rsb	r3, r3, #7
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	bf28      	it	cs
 80022f6:	2304      	movcs	r3, #4
 80022f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3304      	adds	r3, #4
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d902      	bls.n	8002308 <NVIC_EncodePriority+0x30>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3b03      	subs	r3, #3
 8002306:	e000      	b.n	800230a <NVIC_EncodePriority+0x32>
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	f04f 32ff 	mov.w	r2, #4294967295
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43da      	mvns	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	401a      	ands	r2, r3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002320:	f04f 31ff 	mov.w	r1, #4294967295
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	fa01 f303 	lsl.w	r3, r1, r3
 800232a:	43d9      	mvns	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002330:	4313      	orrs	r3, r2
         );
}
 8002332:	4618      	mov	r0, r3
 8002334:	3724      	adds	r7, #36	; 0x24
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
	...

08002340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3b01      	subs	r3, #1
 800234c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002350:	d301      	bcc.n	8002356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002352:	2301      	movs	r3, #1
 8002354:	e00f      	b.n	8002376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002356:	4a0a      	ldr	r2, [pc, #40]	; (8002380 <SysTick_Config+0x40>)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3b01      	subs	r3, #1
 800235c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800235e:	210f      	movs	r1, #15
 8002360:	f04f 30ff 	mov.w	r0, #4294967295
 8002364:	f7ff ff8e 	bl	8002284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002368:	4b05      	ldr	r3, [pc, #20]	; (8002380 <SysTick_Config+0x40>)
 800236a:	2200      	movs	r2, #0
 800236c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800236e:	4b04      	ldr	r3, [pc, #16]	; (8002380 <SysTick_Config+0x40>)
 8002370:	2207      	movs	r2, #7
 8002372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	e000e010 	.word	0xe000e010

08002384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7ff ff47 	bl	8002220 <__NVIC_SetPriorityGrouping>
}
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b086      	sub	sp, #24
 800239e:	af00      	add	r7, sp, #0
 80023a0:	4603      	mov	r3, r0
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	607a      	str	r2, [r7, #4]
 80023a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023a8:	f7ff ff5e 	bl	8002268 <__NVIC_GetPriorityGrouping>
 80023ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	68b9      	ldr	r1, [r7, #8]
 80023b2:	6978      	ldr	r0, [r7, #20]
 80023b4:	f7ff ff90 	bl	80022d8 <NVIC_EncodePriority>
 80023b8:	4602      	mov	r2, r0
 80023ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023be:	4611      	mov	r1, r2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff ff5f 	bl	8002284 <__NVIC_SetPriority>
}
 80023c6:	bf00      	nop
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b082      	sub	sp, #8
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f7ff ffb2 	bl	8002340 <SysTick_Config>
 80023dc:	4603      	mov	r3, r0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b087      	sub	sp, #28
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80023f6:	e15a      	b.n	80026ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	2101      	movs	r1, #1
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	fa01 f303 	lsl.w	r3, r1, r3
 8002404:	4013      	ands	r3, r2
 8002406:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 814c 	beq.w	80026a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f003 0303 	and.w	r3, r3, #3
 8002418:	2b01      	cmp	r3, #1
 800241a:	d005      	beq.n	8002428 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002424:	2b02      	cmp	r3, #2
 8002426:	d130      	bne.n	800248a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	2203      	movs	r2, #3
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	43db      	mvns	r3, r3
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4013      	ands	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68da      	ldr	r2, [r3, #12]
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4313      	orrs	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800245e:	2201      	movs	r2, #1
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43db      	mvns	r3, r3
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4013      	ands	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	091b      	lsrs	r3, r3, #4
 8002474:	f003 0201 	and.w	r2, r3, #1
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	4313      	orrs	r3, r2
 8002482:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f003 0303 	and.w	r3, r3, #3
 8002492:	2b03      	cmp	r3, #3
 8002494:	d017      	beq.n	80024c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	2203      	movs	r2, #3
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4013      	ands	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 0303 	and.w	r3, r3, #3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d123      	bne.n	800251a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	08da      	lsrs	r2, r3, #3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3208      	adds	r2, #8
 80024da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	220f      	movs	r2, #15
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	691a      	ldr	r2, [r3, #16]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	08da      	lsrs	r2, r3, #3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3208      	adds	r2, #8
 8002514:	6939      	ldr	r1, [r7, #16]
 8002516:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	2203      	movs	r2, #3
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	4013      	ands	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f003 0203 	and.w	r2, r3, #3
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 80a6 	beq.w	80026a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800255c:	4b5b      	ldr	r3, [pc, #364]	; (80026cc <HAL_GPIO_Init+0x2e4>)
 800255e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002560:	4a5a      	ldr	r2, [pc, #360]	; (80026cc <HAL_GPIO_Init+0x2e4>)
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	6613      	str	r3, [r2, #96]	; 0x60
 8002568:	4b58      	ldr	r3, [pc, #352]	; (80026cc <HAL_GPIO_Init+0x2e4>)
 800256a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002574:	4a56      	ldr	r2, [pc, #344]	; (80026d0 <HAL_GPIO_Init+0x2e8>)
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	089b      	lsrs	r3, r3, #2
 800257a:	3302      	adds	r3, #2
 800257c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002580:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f003 0303 	and.w	r3, r3, #3
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	220f      	movs	r2, #15
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800259e:	d01f      	beq.n	80025e0 <HAL_GPIO_Init+0x1f8>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a4c      	ldr	r2, [pc, #304]	; (80026d4 <HAL_GPIO_Init+0x2ec>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d019      	beq.n	80025dc <HAL_GPIO_Init+0x1f4>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a4b      	ldr	r2, [pc, #300]	; (80026d8 <HAL_GPIO_Init+0x2f0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d013      	beq.n	80025d8 <HAL_GPIO_Init+0x1f0>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a4a      	ldr	r2, [pc, #296]	; (80026dc <HAL_GPIO_Init+0x2f4>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d00d      	beq.n	80025d4 <HAL_GPIO_Init+0x1ec>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a49      	ldr	r2, [pc, #292]	; (80026e0 <HAL_GPIO_Init+0x2f8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d007      	beq.n	80025d0 <HAL_GPIO_Init+0x1e8>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a48      	ldr	r2, [pc, #288]	; (80026e4 <HAL_GPIO_Init+0x2fc>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d101      	bne.n	80025cc <HAL_GPIO_Init+0x1e4>
 80025c8:	2305      	movs	r3, #5
 80025ca:	e00a      	b.n	80025e2 <HAL_GPIO_Init+0x1fa>
 80025cc:	2306      	movs	r3, #6
 80025ce:	e008      	b.n	80025e2 <HAL_GPIO_Init+0x1fa>
 80025d0:	2304      	movs	r3, #4
 80025d2:	e006      	b.n	80025e2 <HAL_GPIO_Init+0x1fa>
 80025d4:	2303      	movs	r3, #3
 80025d6:	e004      	b.n	80025e2 <HAL_GPIO_Init+0x1fa>
 80025d8:	2302      	movs	r3, #2
 80025da:	e002      	b.n	80025e2 <HAL_GPIO_Init+0x1fa>
 80025dc:	2301      	movs	r3, #1
 80025de:	e000      	b.n	80025e2 <HAL_GPIO_Init+0x1fa>
 80025e0:	2300      	movs	r3, #0
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	f002 0203 	and.w	r2, r2, #3
 80025e8:	0092      	lsls	r2, r2, #2
 80025ea:	4093      	lsls	r3, r2
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025f2:	4937      	ldr	r1, [pc, #220]	; (80026d0 <HAL_GPIO_Init+0x2e8>)
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	089b      	lsrs	r3, r3, #2
 80025f8:	3302      	adds	r3, #2
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002600:	4b39      	ldr	r3, [pc, #228]	; (80026e8 <HAL_GPIO_Init+0x300>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	43db      	mvns	r3, r3
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	4013      	ands	r3, r2
 800260e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	4313      	orrs	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002624:	4a30      	ldr	r2, [pc, #192]	; (80026e8 <HAL_GPIO_Init+0x300>)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800262a:	4b2f      	ldr	r3, [pc, #188]	; (80026e8 <HAL_GPIO_Init+0x300>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	43db      	mvns	r3, r3
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	4013      	ands	r3, r2
 8002638:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d003      	beq.n	800264e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4313      	orrs	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800264e:	4a26      	ldr	r2, [pc, #152]	; (80026e8 <HAL_GPIO_Init+0x300>)
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002654:	4b24      	ldr	r3, [pc, #144]	; (80026e8 <HAL_GPIO_Init+0x300>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	43db      	mvns	r3, r3
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	4013      	ands	r3, r2
 8002662:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d003      	beq.n	8002678 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002678:	4a1b      	ldr	r2, [pc, #108]	; (80026e8 <HAL_GPIO_Init+0x300>)
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800267e:	4b1a      	ldr	r3, [pc, #104]	; (80026e8 <HAL_GPIO_Init+0x300>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	43db      	mvns	r3, r3
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	4013      	ands	r3, r2
 800268c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4313      	orrs	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026a2:	4a11      	ldr	r2, [pc, #68]	; (80026e8 <HAL_GPIO_Init+0x300>)
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	3301      	adds	r3, #1
 80026ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	fa22 f303 	lsr.w	r3, r2, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	f47f ae9d 	bne.w	80023f8 <HAL_GPIO_Init+0x10>
  }
}
 80026be:	bf00      	nop
 80026c0:	bf00      	nop
 80026c2:	371c      	adds	r7, #28
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	40021000 	.word	0x40021000
 80026d0:	40010000 	.word	0x40010000
 80026d4:	48000400 	.word	0x48000400
 80026d8:	48000800 	.word	0x48000800
 80026dc:	48000c00 	.word	0x48000c00
 80026e0:	48001000 	.word	0x48001000
 80026e4:	48001400 	.word	0x48001400
 80026e8:	40010400 	.word	0x40010400

080026ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	807b      	strh	r3, [r7, #2]
 80026f8:	4613      	mov	r3, r2
 80026fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026fc:	787b      	ldrb	r3, [r7, #1]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002702:	887a      	ldrh	r2, [r7, #2]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002708:	e002      	b.n	8002710 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800270a:	887a      	ldrh	r2, [r7, #2]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d141      	bne.n	80027ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800272a:	4b4b      	ldr	r3, [pc, #300]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002732:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002736:	d131      	bne.n	800279c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002738:	4b47      	ldr	r3, [pc, #284]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800273a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800273e:	4a46      	ldr	r2, [pc, #280]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002740:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002744:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002748:	4b43      	ldr	r3, [pc, #268]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002750:	4a41      	ldr	r2, [pc, #260]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002752:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002756:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002758:	4b40      	ldr	r3, [pc, #256]	; (800285c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2232      	movs	r2, #50	; 0x32
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	4a3f      	ldr	r2, [pc, #252]	; (8002860 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002764:	fba2 2303 	umull	r2, r3, r2, r3
 8002768:	0c9b      	lsrs	r3, r3, #18
 800276a:	3301      	adds	r3, #1
 800276c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800276e:	e002      	b.n	8002776 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	3b01      	subs	r3, #1
 8002774:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002776:	4b38      	ldr	r3, [pc, #224]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800277e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002782:	d102      	bne.n	800278a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d1f2      	bne.n	8002770 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800278a:	4b33      	ldr	r3, [pc, #204]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002796:	d158      	bne.n	800284a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e057      	b.n	800284c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800279c:	4b2e      	ldr	r3, [pc, #184]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800279e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027a2:	4a2d      	ldr	r2, [pc, #180]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80027ac:	e04d      	b.n	800284a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027b4:	d141      	bne.n	800283a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027b6:	4b28      	ldr	r3, [pc, #160]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027c2:	d131      	bne.n	8002828 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027c4:	4b24      	ldr	r3, [pc, #144]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027ca:	4a23      	ldr	r2, [pc, #140]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027d4:	4b20      	ldr	r3, [pc, #128]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027dc:	4a1e      	ldr	r2, [pc, #120]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027e4:	4b1d      	ldr	r3, [pc, #116]	; (800285c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2232      	movs	r2, #50	; 0x32
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	4a1c      	ldr	r2, [pc, #112]	; (8002860 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027f0:	fba2 2303 	umull	r2, r3, r2, r3
 80027f4:	0c9b      	lsrs	r3, r3, #18
 80027f6:	3301      	adds	r3, #1
 80027f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027fa:	e002      	b.n	8002802 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	3b01      	subs	r3, #1
 8002800:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002802:	4b15      	ldr	r3, [pc, #84]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800280a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800280e:	d102      	bne.n	8002816 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1f2      	bne.n	80027fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800281e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002822:	d112      	bne.n	800284a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e011      	b.n	800284c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800282e:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002834:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002838:	e007      	b.n	800284a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800283a:	4b07      	ldr	r3, [pc, #28]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002842:	4a05      	ldr	r2, [pc, #20]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002844:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002848:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	40007000 	.word	0x40007000
 800285c:	20000000 	.word	0x20000000
 8002860:	431bde83 	.word	0x431bde83

08002864 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b088      	sub	sp, #32
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e306      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d075      	beq.n	800296e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002882:	4b97      	ldr	r3, [pc, #604]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 030c 	and.w	r3, r3, #12
 800288a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800288c:	4b94      	ldr	r3, [pc, #592]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	f003 0303 	and.w	r3, r3, #3
 8002894:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	2b0c      	cmp	r3, #12
 800289a:	d102      	bne.n	80028a2 <HAL_RCC_OscConfig+0x3e>
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	2b03      	cmp	r3, #3
 80028a0:	d002      	beq.n	80028a8 <HAL_RCC_OscConfig+0x44>
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d10b      	bne.n	80028c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a8:	4b8d      	ldr	r3, [pc, #564]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d05b      	beq.n	800296c <HAL_RCC_OscConfig+0x108>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d157      	bne.n	800296c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e2e1      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028c8:	d106      	bne.n	80028d8 <HAL_RCC_OscConfig+0x74>
 80028ca:	4b85      	ldr	r3, [pc, #532]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a84      	ldr	r2, [pc, #528]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d4:	6013      	str	r3, [r2, #0]
 80028d6:	e01d      	b.n	8002914 <HAL_RCC_OscConfig+0xb0>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028e0:	d10c      	bne.n	80028fc <HAL_RCC_OscConfig+0x98>
 80028e2:	4b7f      	ldr	r3, [pc, #508]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a7e      	ldr	r2, [pc, #504]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028ec:	6013      	str	r3, [r2, #0]
 80028ee:	4b7c      	ldr	r3, [pc, #496]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a7b      	ldr	r2, [pc, #492]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f8:	6013      	str	r3, [r2, #0]
 80028fa:	e00b      	b.n	8002914 <HAL_RCC_OscConfig+0xb0>
 80028fc:	4b78      	ldr	r3, [pc, #480]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a77      	ldr	r2, [pc, #476]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002906:	6013      	str	r3, [r2, #0]
 8002908:	4b75      	ldr	r3, [pc, #468]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a74      	ldr	r2, [pc, #464]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 800290e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d013      	beq.n	8002944 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7ff fc52 	bl	80021c4 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002924:	f7ff fc4e 	bl	80021c4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b64      	cmp	r3, #100	; 0x64
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e2a6      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002936:	4b6a      	ldr	r3, [pc, #424]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0xc0>
 8002942:	e014      	b.n	800296e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7ff fc3e 	bl	80021c4 <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800294c:	f7ff fc3a 	bl	80021c4 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b64      	cmp	r3, #100	; 0x64
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e292      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800295e:	4b60      	ldr	r3, [pc, #384]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0xe8>
 800296a:	e000      	b.n	800296e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d075      	beq.n	8002a66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800297a:	4b59      	ldr	r3, [pc, #356]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 030c 	and.w	r3, r3, #12
 8002982:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002984:	4b56      	ldr	r3, [pc, #344]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	f003 0303 	and.w	r3, r3, #3
 800298c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	2b0c      	cmp	r3, #12
 8002992:	d102      	bne.n	800299a <HAL_RCC_OscConfig+0x136>
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	2b02      	cmp	r3, #2
 8002998:	d002      	beq.n	80029a0 <HAL_RCC_OscConfig+0x13c>
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	2b04      	cmp	r3, #4
 800299e:	d11f      	bne.n	80029e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a0:	4b4f      	ldr	r3, [pc, #316]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d005      	beq.n	80029b8 <HAL_RCC_OscConfig+0x154>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d101      	bne.n	80029b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e265      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029b8:	4b49      	ldr	r3, [pc, #292]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	061b      	lsls	r3, r3, #24
 80029c6:	4946      	ldr	r1, [pc, #280]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029cc:	4b45      	ldr	r3, [pc, #276]	; (8002ae4 <HAL_RCC_OscConfig+0x280>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff fbab 	bl	800212c <HAL_InitTick>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d043      	beq.n	8002a64 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e251      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d023      	beq.n	8002a30 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029e8:	4b3d      	ldr	r3, [pc, #244]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a3c      	ldr	r2, [pc, #240]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 80029ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f4:	f7ff fbe6 	bl	80021c4 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029fc:	f7ff fbe2 	bl	80021c4 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e23a      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a0e:	4b34      	ldr	r3, [pc, #208]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a1a:	4b31      	ldr	r3, [pc, #196]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	061b      	lsls	r3, r3, #24
 8002a28:	492d      	ldr	r1, [pc, #180]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	604b      	str	r3, [r1, #4]
 8002a2e:	e01a      	b.n	8002a66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a30:	4b2b      	ldr	r3, [pc, #172]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a2a      	ldr	r2, [pc, #168]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3c:	f7ff fbc2 	bl	80021c4 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a44:	f7ff fbbe 	bl	80021c4 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e216      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a56:	4b22      	ldr	r3, [pc, #136]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x1e0>
 8002a62:	e000      	b.n	8002a66 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a64:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0308 	and.w	r3, r3, #8
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d041      	beq.n	8002af6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d01c      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a7a:	4b19      	ldr	r3, [pc, #100]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a80:	4a17      	ldr	r2, [pc, #92]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8a:	f7ff fb9b 	bl	80021c4 <HAL_GetTick>
 8002a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a90:	e008      	b.n	8002aa4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a92:	f7ff fb97 	bl	80021c4 <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d901      	bls.n	8002aa4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e1ef      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aa4:	4b0e      	ldr	r3, [pc, #56]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0ef      	beq.n	8002a92 <HAL_RCC_OscConfig+0x22e>
 8002ab2:	e020      	b.n	8002af6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ab4:	4b0a      	ldr	r3, [pc, #40]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aba:	4a09      	ldr	r2, [pc, #36]	; (8002ae0 <HAL_RCC_OscConfig+0x27c>)
 8002abc:	f023 0301 	bic.w	r3, r3, #1
 8002ac0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac4:	f7ff fb7e 	bl	80021c4 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002aca:	e00d      	b.n	8002ae8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002acc:	f7ff fb7a 	bl	80021c4 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d906      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e1d2      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
 8002ade:	bf00      	nop
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ae8:	4b8c      	ldr	r3, [pc, #560]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1ea      	bne.n	8002acc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0304 	and.w	r3, r3, #4
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 80a6 	beq.w	8002c50 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b04:	2300      	movs	r3, #0
 8002b06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b08:	4b84      	ldr	r3, [pc, #528]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <HAL_RCC_OscConfig+0x2b4>
 8002b14:	2301      	movs	r3, #1
 8002b16:	e000      	b.n	8002b1a <HAL_RCC_OscConfig+0x2b6>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00d      	beq.n	8002b3a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b1e:	4b7f      	ldr	r3, [pc, #508]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b22:	4a7e      	ldr	r2, [pc, #504]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b28:	6593      	str	r3, [r2, #88]	; 0x58
 8002b2a:	4b7c      	ldr	r3, [pc, #496]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b36:	2301      	movs	r3, #1
 8002b38:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b3a:	4b79      	ldr	r3, [pc, #484]	; (8002d20 <HAL_RCC_OscConfig+0x4bc>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d118      	bne.n	8002b78 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b46:	4b76      	ldr	r3, [pc, #472]	; (8002d20 <HAL_RCC_OscConfig+0x4bc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a75      	ldr	r2, [pc, #468]	; (8002d20 <HAL_RCC_OscConfig+0x4bc>)
 8002b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b52:	f7ff fb37 	bl	80021c4 <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b58:	e008      	b.n	8002b6c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b5a:	f7ff fb33 	bl	80021c4 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e18b      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b6c:	4b6c      	ldr	r3, [pc, #432]	; (8002d20 <HAL_RCC_OscConfig+0x4bc>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d0f0      	beq.n	8002b5a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d108      	bne.n	8002b92 <HAL_RCC_OscConfig+0x32e>
 8002b80:	4b66      	ldr	r3, [pc, #408]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b86:	4a65      	ldr	r2, [pc, #404]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b90:	e024      	b.n	8002bdc <HAL_RCC_OscConfig+0x378>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	2b05      	cmp	r3, #5
 8002b98:	d110      	bne.n	8002bbc <HAL_RCC_OscConfig+0x358>
 8002b9a:	4b60      	ldr	r3, [pc, #384]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ba0:	4a5e      	ldr	r2, [pc, #376]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002ba2:	f043 0304 	orr.w	r3, r3, #4
 8002ba6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002baa:	4b5c      	ldr	r3, [pc, #368]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bb0:	4a5a      	ldr	r2, [pc, #360]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bba:	e00f      	b.n	8002bdc <HAL_RCC_OscConfig+0x378>
 8002bbc:	4b57      	ldr	r3, [pc, #348]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bc2:	4a56      	ldr	r2, [pc, #344]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002bc4:	f023 0301 	bic.w	r3, r3, #1
 8002bc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bcc:	4b53      	ldr	r3, [pc, #332]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd2:	4a52      	ldr	r2, [pc, #328]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002bd4:	f023 0304 	bic.w	r3, r3, #4
 8002bd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d016      	beq.n	8002c12 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be4:	f7ff faee 	bl	80021c4 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bea:	e00a      	b.n	8002c02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bec:	f7ff faea 	bl	80021c4 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e140      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c02:	4b46      	ldr	r3, [pc, #280]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d0ed      	beq.n	8002bec <HAL_RCC_OscConfig+0x388>
 8002c10:	e015      	b.n	8002c3e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c12:	f7ff fad7 	bl	80021c4 <HAL_GetTick>
 8002c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c18:	e00a      	b.n	8002c30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c1a:	f7ff fad3 	bl	80021c4 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e129      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c30:	4b3a      	ldr	r3, [pc, #232]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1ed      	bne.n	8002c1a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c3e:	7ffb      	ldrb	r3, [r7, #31]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d105      	bne.n	8002c50 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c44:	4b35      	ldr	r3, [pc, #212]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c48:	4a34      	ldr	r2, [pc, #208]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002c4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0320 	and.w	r3, r3, #32
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d03c      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d01c      	beq.n	8002c9e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c64:	4b2d      	ldr	r3, [pc, #180]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002c66:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c6a:	4a2c      	ldr	r2, [pc, #176]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c74:	f7ff faa6 	bl	80021c4 <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c7c:	f7ff faa2 	bl	80021c4 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e0fa      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c8e:	4b23      	ldr	r3, [pc, #140]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002c90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0ef      	beq.n	8002c7c <HAL_RCC_OscConfig+0x418>
 8002c9c:	e01b      	b.n	8002cd6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c9e:	4b1f      	ldr	r3, [pc, #124]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002ca0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ca4:	4a1d      	ldr	r2, [pc, #116]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002ca6:	f023 0301 	bic.w	r3, r3, #1
 8002caa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cae:	f7ff fa89 	bl	80021c4 <HAL_GetTick>
 8002cb2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cb6:	f7ff fa85 	bl	80021c4 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e0dd      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cc8:	4b14      	ldr	r3, [pc, #80]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002cca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1ef      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 80d1 	beq.w	8002e82 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ce0:	4b0e      	ldr	r3, [pc, #56]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 030c 	and.w	r3, r3, #12
 8002ce8:	2b0c      	cmp	r3, #12
 8002cea:	f000 808b 	beq.w	8002e04 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69db      	ldr	r3, [r3, #28]
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d15e      	bne.n	8002db4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf6:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a08      	ldr	r2, [pc, #32]	; (8002d1c <HAL_RCC_OscConfig+0x4b8>)
 8002cfc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d02:	f7ff fa5f 	bl	80021c4 <HAL_GetTick>
 8002d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d08:	e00c      	b.n	8002d24 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d0a:	f7ff fa5b 	bl	80021c4 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d905      	bls.n	8002d24 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e0b3      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d24:	4b59      	ldr	r3, [pc, #356]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1ec      	bne.n	8002d0a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d30:	4b56      	ldr	r3, [pc, #344]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002d32:	68da      	ldr	r2, [r3, #12]
 8002d34:	4b56      	ldr	r3, [pc, #344]	; (8002e90 <HAL_RCC_OscConfig+0x62c>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	6a11      	ldr	r1, [r2, #32]
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d40:	3a01      	subs	r2, #1
 8002d42:	0112      	lsls	r2, r2, #4
 8002d44:	4311      	orrs	r1, r2
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002d4a:	0212      	lsls	r2, r2, #8
 8002d4c:	4311      	orrs	r1, r2
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d52:	0852      	lsrs	r2, r2, #1
 8002d54:	3a01      	subs	r2, #1
 8002d56:	0552      	lsls	r2, r2, #21
 8002d58:	4311      	orrs	r1, r2
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d5e:	0852      	lsrs	r2, r2, #1
 8002d60:	3a01      	subs	r2, #1
 8002d62:	0652      	lsls	r2, r2, #25
 8002d64:	4311      	orrs	r1, r2
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002d6a:	06d2      	lsls	r2, r2, #27
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	4947      	ldr	r1, [pc, #284]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d74:	4b45      	ldr	r3, [pc, #276]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a44      	ldr	r2, [pc, #272]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002d7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d7e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d80:	4b42      	ldr	r3, [pc, #264]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	4a41      	ldr	r2, [pc, #260]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002d86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d8a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8c:	f7ff fa1a 	bl	80021c4 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d94:	f7ff fa16 	bl	80021c4 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e06e      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002da6:	4b39      	ldr	r3, [pc, #228]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x530>
 8002db2:	e066      	b.n	8002e82 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db4:	4b35      	ldr	r3, [pc, #212]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a34      	ldr	r2, [pc, #208]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002dba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002dbe:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002dc0:	4b32      	ldr	r3, [pc, #200]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	4a31      	ldr	r2, [pc, #196]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002dc6:	f023 0303 	bic.w	r3, r3, #3
 8002dca:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002dcc:	4b2f      	ldr	r3, [pc, #188]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	4a2e      	ldr	r2, [pc, #184]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002dd2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dda:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ddc:	f7ff f9f2 	bl	80021c4 <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de4:	f7ff f9ee 	bl	80021c4 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e046      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df6:	4b25      	ldr	r3, [pc, #148]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f0      	bne.n	8002de4 <HAL_RCC_OscConfig+0x580>
 8002e02:	e03e      	b.n	8002e82 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d101      	bne.n	8002e10 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e039      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002e10:	4b1e      	ldr	r3, [pc, #120]	; (8002e8c <HAL_RCC_OscConfig+0x628>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	f003 0203 	and.w	r2, r3, #3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d12c      	bne.n	8002e7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d123      	bne.n	8002e7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e40:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d11b      	bne.n	8002e7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e50:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d113      	bne.n	8002e7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e60:	085b      	lsrs	r3, r3, #1
 8002e62:	3b01      	subs	r3, #1
 8002e64:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d109      	bne.n	8002e7e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e74:	085b      	lsrs	r3, r3, #1
 8002e76:	3b01      	subs	r3, #1
 8002e78:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d001      	beq.n	8002e82 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e000      	b.n	8002e84 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3720      	adds	r7, #32
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	019f800c 	.word	0x019f800c

08002e94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e11e      	b.n	80030ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002eac:	4b91      	ldr	r3, [pc, #580]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 030f 	and.w	r3, r3, #15
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d910      	bls.n	8002edc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eba:	4b8e      	ldr	r3, [pc, #568]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f023 020f 	bic.w	r2, r3, #15
 8002ec2:	498c      	ldr	r1, [pc, #560]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eca:	4b8a      	ldr	r3, [pc, #552]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d001      	beq.n	8002edc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e106      	b.n	80030ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d073      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d129      	bne.n	8002f44 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef0:	4b81      	ldr	r3, [pc, #516]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e0f4      	b.n	80030ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002f00:	f000 f99e 	bl	8003240 <RCC_GetSysClockFreqFromPLLSource>
 8002f04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	4a7c      	ldr	r2, [pc, #496]	; (80030fc <HAL_RCC_ClockConfig+0x268>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d93f      	bls.n	8002f8e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f0e:	4b7a      	ldr	r3, [pc, #488]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d009      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d033      	beq.n	8002f8e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d12f      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f2e:	4b72      	ldr	r3, [pc, #456]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f36:	4a70      	ldr	r2, [pc, #448]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f3c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f3e:	2380      	movs	r3, #128	; 0x80
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	e024      	b.n	8002f8e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d107      	bne.n	8002f5c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f4c:	4b6a      	ldr	r3, [pc, #424]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d109      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0c6      	b.n	80030ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f5c:	4b66      	ldr	r3, [pc, #408]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e0be      	b.n	80030ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002f6c:	f000 f8ce 	bl	800310c <HAL_RCC_GetSysClockFreq>
 8002f70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	4a61      	ldr	r2, [pc, #388]	; (80030fc <HAL_RCC_ClockConfig+0x268>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d909      	bls.n	8002f8e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f7a:	4b5f      	ldr	r3, [pc, #380]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f82:	4a5d      	ldr	r2, [pc, #372]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f88:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002f8a:	2380      	movs	r3, #128	; 0x80
 8002f8c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f8e:	4b5a      	ldr	r3, [pc, #360]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f023 0203 	bic.w	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4957      	ldr	r1, [pc, #348]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fa0:	f7ff f910 	bl	80021c4 <HAL_GetTick>
 8002fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa8:	f7ff f90c 	bl	80021c4 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e095      	b.n	80030ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbe:	4b4e      	ldr	r3, [pc, #312]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 020c 	and.w	r2, r3, #12
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d1eb      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d023      	beq.n	8003024 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0304 	and.w	r3, r3, #4
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fe8:	4b43      	ldr	r3, [pc, #268]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	4a42      	ldr	r2, [pc, #264]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8002fee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ff2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0308 	and.w	r3, r3, #8
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d007      	beq.n	8003010 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003000:	4b3d      	ldr	r3, [pc, #244]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003008:	4a3b      	ldr	r2, [pc, #236]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 800300a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800300e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003010:	4b39      	ldr	r3, [pc, #228]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	4936      	ldr	r1, [pc, #216]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
 8003022:	e008      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2b80      	cmp	r3, #128	; 0x80
 8003028:	d105      	bne.n	8003036 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800302a:	4b33      	ldr	r3, [pc, #204]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	4a32      	ldr	r2, [pc, #200]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 8003030:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003034:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003036:	4b2f      	ldr	r3, [pc, #188]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 030f 	and.w	r3, r3, #15
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	429a      	cmp	r2, r3
 8003042:	d21d      	bcs.n	8003080 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003044:	4b2b      	ldr	r3, [pc, #172]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f023 020f 	bic.w	r2, r3, #15
 800304c:	4929      	ldr	r1, [pc, #164]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	4313      	orrs	r3, r2
 8003052:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003054:	f7ff f8b6 	bl	80021c4 <HAL_GetTick>
 8003058:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800305a:	e00a      	b.n	8003072 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800305c:	f7ff f8b2 	bl	80021c4 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	f241 3288 	movw	r2, #5000	; 0x1388
 800306a:	4293      	cmp	r3, r2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e03b      	b.n	80030ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003072:	4b20      	ldr	r3, [pc, #128]	; (80030f4 <HAL_RCC_ClockConfig+0x260>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	429a      	cmp	r2, r3
 800307e:	d1ed      	bne.n	800305c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800308c:	4b1a      	ldr	r3, [pc, #104]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	4917      	ldr	r1, [pc, #92]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 800309a:	4313      	orrs	r3, r2
 800309c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d009      	beq.n	80030be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030aa:	4b13      	ldr	r3, [pc, #76]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	490f      	ldr	r1, [pc, #60]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030be:	f000 f825 	bl	800310c <HAL_RCC_GetSysClockFreq>
 80030c2:	4602      	mov	r2, r0
 80030c4:	4b0c      	ldr	r3, [pc, #48]	; (80030f8 <HAL_RCC_ClockConfig+0x264>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	091b      	lsrs	r3, r3, #4
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	490c      	ldr	r1, [pc, #48]	; (8003100 <HAL_RCC_ClockConfig+0x26c>)
 80030d0:	5ccb      	ldrb	r3, [r1, r3]
 80030d2:	f003 031f 	and.w	r3, r3, #31
 80030d6:	fa22 f303 	lsr.w	r3, r2, r3
 80030da:	4a0a      	ldr	r2, [pc, #40]	; (8003104 <HAL_RCC_ClockConfig+0x270>)
 80030dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030de:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <HAL_RCC_ClockConfig+0x274>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff f822 	bl	800212c <HAL_InitTick>
 80030e8:	4603      	mov	r3, r0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40022000 	.word	0x40022000
 80030f8:	40021000 	.word	0x40021000
 80030fc:	04c4b400 	.word	0x04c4b400
 8003100:	08005898 	.word	0x08005898
 8003104:	20000000 	.word	0x20000000
 8003108:	20000004 	.word	0x20000004

0800310c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800310c:	b480      	push	{r7}
 800310e:	b087      	sub	sp, #28
 8003110:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003112:	4b2c      	ldr	r3, [pc, #176]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 030c 	and.w	r3, r3, #12
 800311a:	2b04      	cmp	r3, #4
 800311c:	d102      	bne.n	8003124 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800311e:	4b2a      	ldr	r3, [pc, #168]	; (80031c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	e047      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003124:	4b27      	ldr	r3, [pc, #156]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 030c 	and.w	r3, r3, #12
 800312c:	2b08      	cmp	r3, #8
 800312e:	d102      	bne.n	8003136 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003130:	4b26      	ldr	r3, [pc, #152]	; (80031cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003132:	613b      	str	r3, [r7, #16]
 8003134:	e03e      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003136:	4b23      	ldr	r3, [pc, #140]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 030c 	and.w	r3, r3, #12
 800313e:	2b0c      	cmp	r3, #12
 8003140:	d136      	bne.n	80031b0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003142:	4b20      	ldr	r3, [pc, #128]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800314c:	4b1d      	ldr	r3, [pc, #116]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	091b      	lsrs	r3, r3, #4
 8003152:	f003 030f 	and.w	r3, r3, #15
 8003156:	3301      	adds	r3, #1
 8003158:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2b03      	cmp	r3, #3
 800315e:	d10c      	bne.n	800317a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003160:	4a1a      	ldr	r2, [pc, #104]	; (80031cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	fbb2 f3f3 	udiv	r3, r2, r3
 8003168:	4a16      	ldr	r2, [pc, #88]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800316a:	68d2      	ldr	r2, [r2, #12]
 800316c:	0a12      	lsrs	r2, r2, #8
 800316e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003172:	fb02 f303 	mul.w	r3, r2, r3
 8003176:	617b      	str	r3, [r7, #20]
      break;
 8003178:	e00c      	b.n	8003194 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800317a:	4a13      	ldr	r2, [pc, #76]	; (80031c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003182:	4a10      	ldr	r2, [pc, #64]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003184:	68d2      	ldr	r2, [r2, #12]
 8003186:	0a12      	lsrs	r2, r2, #8
 8003188:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800318c:	fb02 f303 	mul.w	r3, r2, r3
 8003190:	617b      	str	r3, [r7, #20]
      break;
 8003192:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003194:	4b0b      	ldr	r3, [pc, #44]	; (80031c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	0e5b      	lsrs	r3, r3, #25
 800319a:	f003 0303 	and.w	r3, r3, #3
 800319e:	3301      	adds	r3, #1
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ac:	613b      	str	r3, [r7, #16]
 80031ae:	e001      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031b4:	693b      	ldr	r3, [r7, #16]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	371c      	adds	r7, #28
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	40021000 	.word	0x40021000
 80031c8:	00f42400 	.word	0x00f42400
 80031cc:	007a1200 	.word	0x007a1200

080031d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031d4:	4b03      	ldr	r3, [pc, #12]	; (80031e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80031d6:	681b      	ldr	r3, [r3, #0]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20000000 	.word	0x20000000

080031e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80031ec:	f7ff fff0 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 80031f0:	4602      	mov	r2, r0
 80031f2:	4b06      	ldr	r3, [pc, #24]	; (800320c <HAL_RCC_GetPCLK1Freq+0x24>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	0a1b      	lsrs	r3, r3, #8
 80031f8:	f003 0307 	and.w	r3, r3, #7
 80031fc:	4904      	ldr	r1, [pc, #16]	; (8003210 <HAL_RCC_GetPCLK1Freq+0x28>)
 80031fe:	5ccb      	ldrb	r3, [r1, r3]
 8003200:	f003 031f 	and.w	r3, r3, #31
 8003204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003208:	4618      	mov	r0, r3
 800320a:	bd80      	pop	{r7, pc}
 800320c:	40021000 	.word	0x40021000
 8003210:	080058a8 	.word	0x080058a8

08003214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003218:	f7ff ffda 	bl	80031d0 <HAL_RCC_GetHCLKFreq>
 800321c:	4602      	mov	r2, r0
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	0adb      	lsrs	r3, r3, #11
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	4904      	ldr	r1, [pc, #16]	; (800323c <HAL_RCC_GetPCLK2Freq+0x28>)
 800322a:	5ccb      	ldrb	r3, [r1, r3]
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40021000 	.word	0x40021000
 800323c:	080058a8 	.word	0x080058a8

08003240 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003246:	4b1e      	ldr	r3, [pc, #120]	; (80032c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003250:	4b1b      	ldr	r3, [pc, #108]	; (80032c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	3301      	adds	r3, #1
 800325c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d10c      	bne.n	800327e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003264:	4a17      	ldr	r2, [pc, #92]	; (80032c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	fbb2 f3f3 	udiv	r3, r2, r3
 800326c:	4a14      	ldr	r2, [pc, #80]	; (80032c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800326e:	68d2      	ldr	r2, [r2, #12]
 8003270:	0a12      	lsrs	r2, r2, #8
 8003272:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	617b      	str	r3, [r7, #20]
    break;
 800327c:	e00c      	b.n	8003298 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800327e:	4a12      	ldr	r2, [pc, #72]	; (80032c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	fbb2 f3f3 	udiv	r3, r2, r3
 8003286:	4a0e      	ldr	r2, [pc, #56]	; (80032c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003288:	68d2      	ldr	r2, [r2, #12]
 800328a:	0a12      	lsrs	r2, r2, #8
 800328c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003290:	fb02 f303 	mul.w	r3, r2, r3
 8003294:	617b      	str	r3, [r7, #20]
    break;
 8003296:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003298:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	0e5b      	lsrs	r3, r3, #25
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	3301      	adds	r3, #1
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80032b2:	687b      	ldr	r3, [r7, #4]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	371c      	adds	r7, #28
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr
 80032c0:	40021000 	.word	0x40021000
 80032c4:	007a1200 	.word	0x007a1200
 80032c8:	00f42400 	.word	0x00f42400

080032cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80032d4:	2300      	movs	r3, #0
 80032d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032d8:	2300      	movs	r3, #0
 80032da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 8098 	beq.w	800341a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ea:	2300      	movs	r3, #0
 80032ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ee:	4b43      	ldr	r3, [pc, #268]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d10d      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032fa:	4b40      	ldr	r3, [pc, #256]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032fe:	4a3f      	ldr	r2, [pc, #252]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003304:	6593      	str	r3, [r2, #88]	; 0x58
 8003306:	4b3d      	ldr	r3, [pc, #244]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800330a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003312:	2301      	movs	r3, #1
 8003314:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003316:	4b3a      	ldr	r3, [pc, #232]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a39      	ldr	r2, [pc, #228]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800331c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003320:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003322:	f7fe ff4f 	bl	80021c4 <HAL_GetTick>
 8003326:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003328:	e009      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800332a:	f7fe ff4b 	bl	80021c4 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d902      	bls.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	74fb      	strb	r3, [r7, #19]
        break;
 800333c:	e005      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800333e:	4b30      	ldr	r3, [pc, #192]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0ef      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800334a:	7cfb      	ldrb	r3, [r7, #19]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d159      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003350:	4b2a      	ldr	r3, [pc, #168]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800335a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d01e      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	429a      	cmp	r2, r3
 800336a:	d019      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800336c:	4b23      	ldr	r3, [pc, #140]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800336e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003372:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003376:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003378:	4b20      	ldr	r3, [pc, #128]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800337a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337e:	4a1f      	ldr	r2, [pc, #124]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003380:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003384:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003388:	4b1c      	ldr	r3, [pc, #112]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800338a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800338e:	4a1b      	ldr	r2, [pc, #108]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003390:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003394:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003398:	4a18      	ldr	r2, [pc, #96]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d016      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033aa:	f7fe ff0b 	bl	80021c4 <HAL_GetTick>
 80033ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033b0:	e00b      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b2:	f7fe ff07 	bl	80021c4 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d902      	bls.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	74fb      	strb	r3, [r7, #19]
            break;
 80033c8:	e006      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ca:	4b0c      	ldr	r3, [pc, #48]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0ec      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80033d8:	7cfb      	ldrb	r3, [r7, #19]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10b      	bne.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033de:	4b07      	ldr	r3, [pc, #28]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ec:	4903      	ldr	r1, [pc, #12]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033f4:	e008      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033f6:	7cfb      	ldrb	r3, [r7, #19]
 80033f8:	74bb      	strb	r3, [r7, #18]
 80033fa:	e005      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80033fc:	40021000 	.word	0x40021000
 8003400:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003404:	7cfb      	ldrb	r3, [r7, #19]
 8003406:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003408:	7c7b      	ldrb	r3, [r7, #17]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d105      	bne.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800340e:	4ba6      	ldr	r3, [pc, #664]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003412:	4aa5      	ldr	r2, [pc, #660]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003414:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003418:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003426:	4ba0      	ldr	r3, [pc, #640]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003428:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800342c:	f023 0203 	bic.w	r2, r3, #3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	499c      	ldr	r1, [pc, #624]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003436:	4313      	orrs	r3, r2
 8003438:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00a      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003448:	4b97      	ldr	r3, [pc, #604]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800344a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800344e:	f023 020c 	bic.w	r2, r3, #12
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	4994      	ldr	r1, [pc, #592]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003458:	4313      	orrs	r3, r2
 800345a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00a      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800346a:	4b8f      	ldr	r3, [pc, #572]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800346c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003470:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	498b      	ldr	r1, [pc, #556]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800347a:	4313      	orrs	r3, r2
 800347c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0308 	and.w	r3, r3, #8
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00a      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800348c:	4b86      	ldr	r3, [pc, #536]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800348e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003492:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	4983      	ldr	r1, [pc, #524]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800349c:	4313      	orrs	r3, r2
 800349e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0320 	and.w	r3, r3, #32
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00a      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034ae:	4b7e      	ldr	r3, [pc, #504]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	497a      	ldr	r1, [pc, #488]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00a      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034d0:	4b75      	ldr	r3, [pc, #468]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	4972      	ldr	r1, [pc, #456]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034f2:	4b6d      	ldr	r3, [pc, #436]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	4969      	ldr	r1, [pc, #420]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003502:	4313      	orrs	r3, r2
 8003504:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00a      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003514:	4b64      	ldr	r3, [pc, #400]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800351a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	4961      	ldr	r1, [pc, #388]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003524:	4313      	orrs	r3, r2
 8003526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00a      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003536:	4b5c      	ldr	r3, [pc, #368]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800353c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003544:	4958      	ldr	r1, [pc, #352]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003546:	4313      	orrs	r3, r2
 8003548:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003554:	2b00      	cmp	r3, #0
 8003556:	d015      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003558:	4b53      	ldr	r3, [pc, #332]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800355a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800355e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003566:	4950      	ldr	r1, [pc, #320]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003568:	4313      	orrs	r3, r2
 800356a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003572:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003576:	d105      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003578:	4b4b      	ldr	r3, [pc, #300]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	4a4a      	ldr	r2, [pc, #296]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800357e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003582:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800358c:	2b00      	cmp	r3, #0
 800358e:	d015      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003590:	4b45      	ldr	r3, [pc, #276]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003596:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359e:	4942      	ldr	r1, [pc, #264]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035ae:	d105      	bne.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035b0:	4b3d      	ldr	r3, [pc, #244]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	4a3c      	ldr	r2, [pc, #240]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035ba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d015      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80035c8:	4b37      	ldr	r3, [pc, #220]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d6:	4934      	ldr	r1, [pc, #208]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035e6:	d105      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e8:	4b2f      	ldr	r3, [pc, #188]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4a2e      	ldr	r2, [pc, #184]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d015      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003600:	4b29      	ldr	r3, [pc, #164]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003606:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800360e:	4926      	ldr	r1, [pc, #152]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800361e:	d105      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003620:	4b21      	ldr	r3, [pc, #132]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	4a20      	ldr	r2, [pc, #128]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003626:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800362a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d015      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003638:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800363a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003646:	4918      	ldr	r1, [pc, #96]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003652:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003656:	d105      	bne.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003658:	4b13      	ldr	r3, [pc, #76]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4a12      	ldr	r2, [pc, #72]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800365e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003662:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d015      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003670:	4b0d      	ldr	r3, [pc, #52]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003676:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800367e:	490a      	ldr	r1, [pc, #40]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800368a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800368e:	d105      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003690:	4b05      	ldr	r3, [pc, #20]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	4a04      	ldr	r2, [pc, #16]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800369a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800369c:	7cbb      	ldrb	r3, [r7, #18]
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3718      	adds	r7, #24
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	40021000 	.word	0x40021000

080036ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d101      	bne.n	80036be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e09d      	b.n	80037fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d108      	bne.n	80036d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036ce:	d009      	beq.n	80036e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	61da      	str	r2, [r3, #28]
 80036d6:	e005      	b.n	80036e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7fe fb10 	bl	8001d24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2202      	movs	r2, #2
 8003708:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800371a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003724:	d902      	bls.n	800372c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003726:	2300      	movs	r3, #0
 8003728:	60fb      	str	r3, [r7, #12]
 800372a:	e002      	b.n	8003732 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800372c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003730:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800373a:	d007      	beq.n	800374c <HAL_SPI_Init+0xa0>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003744:	d002      	beq.n	800374c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800375c:	431a      	orrs	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	431a      	orrs	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	431a      	orrs	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	69db      	ldr	r3, [r3, #28]
 8003780:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003784:	431a      	orrs	r2, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800378e:	ea42 0103 	orr.w	r1, r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003796:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	430a      	orrs	r2, r1
 80037a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	0c1b      	lsrs	r3, r3, #16
 80037a8:	f003 0204 	and.w	r2, r3, #4
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b0:	f003 0310 	and.w	r3, r3, #16
 80037b4:	431a      	orrs	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80037c8:	ea42 0103 	orr.w	r1, r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	430a      	orrs	r2, r1
 80037d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	69da      	ldr	r2, [r3, #28]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003802:	b580      	push	{r7, lr}
 8003804:	b088      	sub	sp, #32
 8003806:	af00      	add	r7, sp, #0
 8003808:	60f8      	str	r0, [r7, #12]
 800380a:	60b9      	str	r1, [r7, #8]
 800380c:	603b      	str	r3, [r7, #0]
 800380e:	4613      	mov	r3, r2
 8003810:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_SPI_Transmit+0x22>
 8003820:	2302      	movs	r3, #2
 8003822:	e158      	b.n	8003ad6 <HAL_SPI_Transmit+0x2d4>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800382c:	f7fe fcca 	bl	80021c4 <HAL_GetTick>
 8003830:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003832:	88fb      	ldrh	r3, [r7, #6]
 8003834:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b01      	cmp	r3, #1
 8003840:	d002      	beq.n	8003848 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003842:	2302      	movs	r3, #2
 8003844:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003846:	e13d      	b.n	8003ac4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <HAL_SPI_Transmit+0x52>
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d102      	bne.n	800385a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003858:	e134      	b.n	8003ac4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2203      	movs	r2, #3
 800385e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	68ba      	ldr	r2, [r7, #8]
 800386c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	88fa      	ldrh	r2, [r7, #6]
 8003872:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	88fa      	ldrh	r2, [r7, #6]
 8003878:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038a4:	d10f      	bne.n	80038c6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d0:	2b40      	cmp	r3, #64	; 0x40
 80038d2:	d007      	beq.n	80038e4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038ec:	d94b      	bls.n	8003986 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d002      	beq.n	80038fc <HAL_SPI_Transmit+0xfa>
 80038f6:	8afb      	ldrh	r3, [r7, #22]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d13e      	bne.n	800397a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003900:	881a      	ldrh	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800390c:	1c9a      	adds	r2, r3, #2
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003920:	e02b      	b.n	800397a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b02      	cmp	r3, #2
 800392e:	d112      	bne.n	8003956 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003934:	881a      	ldrh	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003940:	1c9a      	adds	r2, r3, #2
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003954:	e011      	b.n	800397a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003956:	f7fe fc35 	bl	80021c4 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	429a      	cmp	r2, r3
 8003964:	d803      	bhi.n	800396e <HAL_SPI_Transmit+0x16c>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396c:	d102      	bne.n	8003974 <HAL_SPI_Transmit+0x172>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d102      	bne.n	800397a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003978:	e0a4      	b.n	8003ac4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800397e:	b29b      	uxth	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1ce      	bne.n	8003922 <HAL_SPI_Transmit+0x120>
 8003984:	e07c      	b.n	8003a80 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d002      	beq.n	8003994 <HAL_SPI_Transmit+0x192>
 800398e:	8afb      	ldrh	r3, [r7, #22]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d170      	bne.n	8003a76 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b01      	cmp	r3, #1
 800399c:	d912      	bls.n	80039c4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a2:	881a      	ldrh	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ae:	1c9a      	adds	r2, r3, #2
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	3b02      	subs	r3, #2
 80039bc:	b29a      	uxth	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80039c2:	e058      	b.n	8003a76 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	330c      	adds	r3, #12
 80039ce:	7812      	ldrb	r2, [r2, #0]
 80039d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	3b01      	subs	r3, #1
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80039ea:	e044      	b.n	8003a76 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d12b      	bne.n	8003a52 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d912      	bls.n	8003a2a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a08:	881a      	ldrh	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a14:	1c9a      	adds	r2, r3, #2
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b02      	subs	r3, #2
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a28:	e025      	b.n	8003a76 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	330c      	adds	r3, #12
 8003a34:	7812      	ldrb	r2, [r2, #0]
 8003a36:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3c:	1c5a      	adds	r2, r3, #1
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a50:	e011      	b.n	8003a76 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a52:	f7fe fbb7 	bl	80021c4 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d803      	bhi.n	8003a6a <HAL_SPI_Transmit+0x268>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a68:	d102      	bne.n	8003a70 <HAL_SPI_Transmit+0x26e>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d102      	bne.n	8003a76 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003a74:	e026      	b.n	8003ac4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1b5      	bne.n	80039ec <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	6839      	ldr	r1, [r7, #0]
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 fce3 	bl	8004450 <SPI_EndRxTxTransaction>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d002      	beq.n	8003a96 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2220      	movs	r2, #32
 8003a94:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10a      	bne.n	8003ab4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	613b      	str	r3, [r7, #16]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	613b      	str	r3, [r7, #16]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	613b      	str	r3, [r7, #16]
 8003ab2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d002      	beq.n	8003ac2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	77fb      	strb	r3, [r7, #31]
 8003ac0:	e000      	b.n	8003ac4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003ac2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003ad4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3720      	adds	r7, #32
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b088      	sub	sp, #32
 8003ae2:	af02      	add	r7, sp, #8
 8003ae4:	60f8      	str	r0, [r7, #12]
 8003ae6:	60b9      	str	r1, [r7, #8]
 8003ae8:	603b      	str	r3, [r7, #0]
 8003aea:	4613      	mov	r3, r2
 8003aec:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003afa:	d112      	bne.n	8003b22 <HAL_SPI_Receive+0x44>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10e      	bne.n	8003b22 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2204      	movs	r2, #4
 8003b08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003b0c:	88fa      	ldrh	r2, [r7, #6]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	9300      	str	r3, [sp, #0]
 8003b12:	4613      	mov	r3, r2
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	68b9      	ldr	r1, [r7, #8]
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f000 f910 	bl	8003d3e <HAL_SPI_TransmitReceive>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	e109      	b.n	8003d36 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d101      	bne.n	8003b30 <HAL_SPI_Receive+0x52>
 8003b2c:	2302      	movs	r3, #2
 8003b2e:	e102      	b.n	8003d36 <HAL_SPI_Receive+0x258>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b38:	f7fe fb44 	bl	80021c4 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d002      	beq.n	8003b50 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b4e:	e0e9      	b.n	8003d24 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_SPI_Receive+0x7e>
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d102      	bne.n	8003b62 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b60:	e0e0      	b.n	8003d24 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2204      	movs	r2, #4
 8003b66:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	88fa      	ldrh	r2, [r7, #6]
 8003b7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	88fa      	ldrh	r2, [r7, #6]
 8003b82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003bac:	d908      	bls.n	8003bc0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	e007      	b.n	8003bd0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	685a      	ldr	r2, [r3, #4]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bce:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bd8:	d10f      	bne.n	8003bfa <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003be8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003bf8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c04:	2b40      	cmp	r3, #64	; 0x40
 8003c06:	d007      	beq.n	8003c18 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c16:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c20:	d867      	bhi.n	8003cf2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003c22:	e030      	b.n	8003c86 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d117      	bne.n	8003c62 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f103 020c 	add.w	r2, r3, #12
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	7812      	ldrb	r2, [r2, #0]
 8003c40:	b2d2      	uxtb	r2, r2
 8003c42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	1c5a      	adds	r2, r3, #1
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	3b01      	subs	r3, #1
 8003c58:	b29a      	uxth	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003c60:	e011      	b.n	8003c86 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c62:	f7fe faaf 	bl	80021c4 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d803      	bhi.n	8003c7a <HAL_SPI_Receive+0x19c>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c78:	d102      	bne.n	8003c80 <HAL_SPI_Receive+0x1a2>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d102      	bne.n	8003c86 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003c84:	e04e      	b.n	8003d24 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1c8      	bne.n	8003c24 <HAL_SPI_Receive+0x146>
 8003c92:	e034      	b.n	8003cfe <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d115      	bne.n	8003cce <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cac:	b292      	uxth	r2, r2
 8003cae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb4:	1c9a      	adds	r2, r3, #2
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003ccc:	e011      	b.n	8003cf2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cce:	f7fe fa79 	bl	80021c4 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d803      	bhi.n	8003ce6 <HAL_SPI_Receive+0x208>
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce4:	d102      	bne.n	8003cec <HAL_SPI_Receive+0x20e>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d102      	bne.n	8003cf2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003cf0:	e018      	b.n	8003d24 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1ca      	bne.n	8003c94 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cfe:	693a      	ldr	r2, [r7, #16]
 8003d00:	6839      	ldr	r1, [r7, #0]
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 fb4c 	bl	80043a0 <SPI_EndRxTransaction>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2220      	movs	r2, #32
 8003d12:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d002      	beq.n	8003d22 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	75fb      	strb	r3, [r7, #23]
 8003d20:	e000      	b.n	8003d24 <HAL_SPI_Receive+0x246>
  }

error :
 8003d22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b08a      	sub	sp, #40	; 0x28
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	607a      	str	r2, [r7, #4]
 8003d4a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d101      	bne.n	8003d64 <HAL_SPI_TransmitReceive+0x26>
 8003d60:	2302      	movs	r3, #2
 8003d62:	e1fb      	b.n	800415c <HAL_SPI_TransmitReceive+0x41e>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d6c:	f7fe fa2a 	bl	80021c4 <HAL_GetTick>
 8003d70:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d78:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003d80:	887b      	ldrh	r3, [r7, #2]
 8003d82:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003d84:	887b      	ldrh	r3, [r7, #2]
 8003d86:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003d88:	7efb      	ldrb	r3, [r7, #27]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d00e      	beq.n	8003dac <HAL_SPI_TransmitReceive+0x6e>
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d94:	d106      	bne.n	8003da4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d102      	bne.n	8003da4 <HAL_SPI_TransmitReceive+0x66>
 8003d9e:	7efb      	ldrb	r3, [r7, #27]
 8003da0:	2b04      	cmp	r3, #4
 8003da2:	d003      	beq.n	8003dac <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003da4:	2302      	movs	r3, #2
 8003da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003daa:	e1cd      	b.n	8004148 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d005      	beq.n	8003dbe <HAL_SPI_TransmitReceive+0x80>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d002      	beq.n	8003dbe <HAL_SPI_TransmitReceive+0x80>
 8003db8:	887b      	ldrh	r3, [r7, #2]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d103      	bne.n	8003dc6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003dc4:	e1c0      	b.n	8004148 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d003      	beq.n	8003dda <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2205      	movs	r2, #5
 8003dd6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	887a      	ldrh	r2, [r7, #2]
 8003dea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	887a      	ldrh	r2, [r7, #2]
 8003df2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	887a      	ldrh	r2, [r7, #2]
 8003e00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	887a      	ldrh	r2, [r7, #2]
 8003e06:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e1c:	d802      	bhi.n	8003e24 <HAL_SPI_TransmitReceive+0xe6>
 8003e1e:	8a3b      	ldrh	r3, [r7, #16]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d908      	bls.n	8003e36 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e32:	605a      	str	r2, [r3, #4]
 8003e34:	e007      	b.n	8003e46 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e44:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e50:	2b40      	cmp	r3, #64	; 0x40
 8003e52:	d007      	beq.n	8003e64 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e6c:	d97c      	bls.n	8003f68 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <HAL_SPI_TransmitReceive+0x13e>
 8003e76:	8a7b      	ldrh	r3, [r7, #18]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d169      	bne.n	8003f50 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e80:	881a      	ldrh	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e8c:	1c9a      	adds	r2, r3, #2
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ea0:	e056      	b.n	8003f50 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d11b      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x1aa>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d016      	beq.n	8003ee8 <HAL_SPI_TransmitReceive+0x1aa>
 8003eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d113      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec4:	881a      	ldrh	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed0:	1c9a      	adds	r2, r3, #2
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	3b01      	subs	r3, #1
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d11c      	bne.n	8003f30 <HAL_SPI_TransmitReceive+0x1f2>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d016      	beq.n	8003f30 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68da      	ldr	r2, [r3, #12]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	b292      	uxth	r2, r2
 8003f0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f14:	1c9a      	adds	r2, r3, #2
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003f30:	f7fe f948 	bl	80021c4 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d807      	bhi.n	8003f50 <HAL_SPI_TransmitReceive+0x212>
 8003f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f46:	d003      	beq.n	8003f50 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003f4e:	e0fb      	b.n	8004148 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1a3      	bne.n	8003ea2 <HAL_SPI_TransmitReceive+0x164>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d19d      	bne.n	8003ea2 <HAL_SPI_TransmitReceive+0x164>
 8003f66:	e0df      	b.n	8004128 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d003      	beq.n	8003f78 <HAL_SPI_TransmitReceive+0x23a>
 8003f70:	8a7b      	ldrh	r3, [r7, #18]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	f040 80cb 	bne.w	800410e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d912      	bls.n	8003fa8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f86:	881a      	ldrh	r2, [r3, #0]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f92:	1c9a      	adds	r2, r3, #2
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	3b02      	subs	r3, #2
 8003fa0:	b29a      	uxth	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003fa6:	e0b2      	b.n	800410e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	330c      	adds	r3, #12
 8003fb2:	7812      	ldrb	r2, [r2, #0]
 8003fb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fce:	e09e      	b.n	800410e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d134      	bne.n	8004048 <HAL_SPI_TransmitReceive+0x30a>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d02f      	beq.n	8004048 <HAL_SPI_TransmitReceive+0x30a>
 8003fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d12c      	bne.n	8004048 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d912      	bls.n	800401e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffc:	881a      	ldrh	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004008:	1c9a      	adds	r2, r3, #2
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004012:	b29b      	uxth	r3, r3
 8004014:	3b02      	subs	r3, #2
 8004016:	b29a      	uxth	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800401c:	e012      	b.n	8004044 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	7812      	ldrb	r2, [r2, #0]
 800402a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004030:	1c5a      	adds	r2, r3, #1
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800403a:	b29b      	uxth	r3, r3
 800403c:	3b01      	subs	r3, #1
 800403e:	b29a      	uxth	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	2b01      	cmp	r3, #1
 8004054:	d148      	bne.n	80040e8 <HAL_SPI_TransmitReceive+0x3aa>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d042      	beq.n	80040e8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b01      	cmp	r3, #1
 800406c:	d923      	bls.n	80040b6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004078:	b292      	uxth	r2, r2
 800407a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004080:	1c9a      	adds	r2, r3, #2
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b02      	subs	r3, #2
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800409e:	b29b      	uxth	r3, r3
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d81f      	bhi.n	80040e4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80040b2:	605a      	str	r2, [r3, #4]
 80040b4:	e016      	b.n	80040e4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f103 020c 	add.w	r2, r3, #12
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c2:	7812      	ldrb	r2, [r2, #0]
 80040c4:	b2d2      	uxtb	r2, r2
 80040c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040cc:	1c5a      	adds	r2, r3, #1
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040d8:	b29b      	uxth	r3, r3
 80040da:	3b01      	subs	r3, #1
 80040dc:	b29a      	uxth	r2, r3
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040e4:	2301      	movs	r3, #1
 80040e6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80040e8:	f7fe f86c 	bl	80021c4 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d803      	bhi.n	8004100 <HAL_SPI_TransmitReceive+0x3c2>
 80040f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fe:	d102      	bne.n	8004106 <HAL_SPI_TransmitReceive+0x3c8>
 8004100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004102:	2b00      	cmp	r3, #0
 8004104:	d103      	bne.n	800410e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800410c:	e01c      	b.n	8004148 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004112:	b29b      	uxth	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	f47f af5b 	bne.w	8003fd0 <HAL_SPI_TransmitReceive+0x292>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	f47f af54 	bne.w	8003fd0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004128:	69fa      	ldr	r2, [r7, #28]
 800412a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 f98f 	bl	8004450 <SPI_EndRxTxTransaction>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d006      	beq.n	8004146 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2220      	movs	r2, #32
 8004142:	661a      	str	r2, [r3, #96]	; 0x60
 8004144:	e000      	b.n	8004148 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004146:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004158:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800415c:	4618      	mov	r0, r3
 800415e:	3728      	adds	r7, #40	; 0x28
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b088      	sub	sp, #32
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	603b      	str	r3, [r7, #0]
 8004170:	4613      	mov	r3, r2
 8004172:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004174:	f7fe f826 	bl	80021c4 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800417c:	1a9b      	subs	r3, r3, r2
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	4413      	add	r3, r2
 8004182:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004184:	f7fe f81e 	bl	80021c4 <HAL_GetTick>
 8004188:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800418a:	4b39      	ldr	r3, [pc, #228]	; (8004270 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	015b      	lsls	r3, r3, #5
 8004190:	0d1b      	lsrs	r3, r3, #20
 8004192:	69fa      	ldr	r2, [r7, #28]
 8004194:	fb02 f303 	mul.w	r3, r2, r3
 8004198:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800419a:	e054      	b.n	8004246 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a2:	d050      	beq.n	8004246 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041a4:	f7fe f80e 	bl	80021c4 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	69fa      	ldr	r2, [r7, #28]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d902      	bls.n	80041ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d13d      	bne.n	8004236 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685a      	ldr	r2, [r3, #4]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80041c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041d2:	d111      	bne.n	80041f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041dc:	d004      	beq.n	80041e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041e6:	d107      	bne.n	80041f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004200:	d10f      	bne.n	8004222 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004210:	601a      	str	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004220:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e017      	b.n	8004266 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d101      	bne.n	8004240 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800423c:	2300      	movs	r3, #0
 800423e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	3b01      	subs	r3, #1
 8004244:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	4013      	ands	r3, r2
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	429a      	cmp	r2, r3
 8004254:	bf0c      	ite	eq
 8004256:	2301      	moveq	r3, #1
 8004258:	2300      	movne	r3, #0
 800425a:	b2db      	uxtb	r3, r3
 800425c:	461a      	mov	r2, r3
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	429a      	cmp	r2, r3
 8004262:	d19b      	bne.n	800419c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3720      	adds	r7, #32
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000000 	.word	0x20000000

08004274 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b08a      	sub	sp, #40	; 0x28
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]
 8004280:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004282:	2300      	movs	r3, #0
 8004284:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004286:	f7fd ff9d 	bl	80021c4 <HAL_GetTick>
 800428a:	4602      	mov	r2, r0
 800428c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	4413      	add	r3, r2
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004296:	f7fd ff95 	bl	80021c4 <HAL_GetTick>
 800429a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	330c      	adds	r3, #12
 80042a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80042a4:	4b3d      	ldr	r3, [pc, #244]	; (800439c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	4613      	mov	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4413      	add	r3, r2
 80042ae:	00da      	lsls	r2, r3, #3
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	0d1b      	lsrs	r3, r3, #20
 80042b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80042bc:	e060      	b.n	8004380 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80042c4:	d107      	bne.n	80042d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d104      	bne.n	80042d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80042d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042dc:	d050      	beq.n	8004380 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042de:	f7fd ff71 	bl	80021c4 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	6a3b      	ldr	r3, [r7, #32]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d902      	bls.n	80042f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d13d      	bne.n	8004370 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004302:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800430c:	d111      	bne.n	8004332 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004316:	d004      	beq.n	8004322 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004320:	d107      	bne.n	8004332 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004330:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800433a:	d10f      	bne.n	800435c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800435a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e010      	b.n	8004392 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004376:	2300      	movs	r3, #0
 8004378:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	3b01      	subs	r3, #1
 800437e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	4013      	ands	r3, r2
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	429a      	cmp	r2, r3
 800438e:	d196      	bne.n	80042be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3728      	adds	r7, #40	; 0x28
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	20000000 	.word	0x20000000

080043a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b086      	sub	sp, #24
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043b4:	d111      	bne.n	80043da <SPI_EndRxTransaction+0x3a>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043be:	d004      	beq.n	80043ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c8:	d107      	bne.n	80043da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043d8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2200      	movs	r2, #0
 80043e2:	2180      	movs	r1, #128	; 0x80
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f7ff febd 	bl	8004164 <SPI_WaitFlagStateUntilTimeout>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d007      	beq.n	8004400 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f4:	f043 0220 	orr.w	r2, r3, #32
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e023      	b.n	8004448 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004408:	d11d      	bne.n	8004446 <SPI_EndRxTransaction+0xa6>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004412:	d004      	beq.n	800441e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800441c:	d113      	bne.n	8004446 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2200      	movs	r2, #0
 8004426:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f7ff ff22 	bl	8004274 <SPI_WaitFifoStateUntilTimeout>
 8004430:	4603      	mov	r3, r0
 8004432:	2b00      	cmp	r3, #0
 8004434:	d007      	beq.n	8004446 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800443a:	f043 0220 	orr.w	r2, r3, #32
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e000      	b.n	8004448 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3710      	adds	r7, #16
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af02      	add	r7, sp, #8
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	2200      	movs	r2, #0
 8004464:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	f7ff ff03 	bl	8004274 <SPI_WaitFifoStateUntilTimeout>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d007      	beq.n	8004484 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004478:	f043 0220 	orr.w	r2, r3, #32
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e027      	b.n	80044d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2200      	movs	r2, #0
 800448c:	2180      	movs	r1, #128	; 0x80
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f7ff fe68 	bl	8004164 <SPI_WaitFlagStateUntilTimeout>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d007      	beq.n	80044aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800449e:	f043 0220 	orr.w	r2, r3, #32
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e014      	b.n	80044d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f7ff fedc 	bl	8004274 <SPI_WaitFifoStateUntilTimeout>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d007      	beq.n	80044d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044c6:	f043 0220 	orr.w	r2, r3, #32
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e000      	b.n	80044d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e042      	b.n	8004574 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d106      	bne.n	8004506 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f7fd fc51 	bl	8001da8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2224      	movs	r2, #36	; 0x24
 800450a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 0201 	bic.w	r2, r2, #1
 800451c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f82c 	bl	800457c <UART_SetConfig>
 8004524:	4603      	mov	r3, r0
 8004526:	2b01      	cmp	r3, #1
 8004528:	d101      	bne.n	800452e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e022      	b.n	8004574 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004532:	2b00      	cmp	r3, #0
 8004534:	d002      	beq.n	800453c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 faec 	bl	8004b14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800454a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	689a      	ldr	r2, [r3, #8]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800455a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 fb73 	bl	8004c58 <UART_CheckIdleState>
 8004572:	4603      	mov	r3, r0
}
 8004574:	4618      	mov	r0, r3
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800457c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004580:	b08c      	sub	sp, #48	; 0x30
 8004582:	af00      	add	r7, sp, #0
 8004584:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004586:	2300      	movs	r3, #0
 8004588:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	431a      	orrs	r2, r3
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	431a      	orrs	r2, r3
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	69db      	ldr	r3, [r3, #28]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	4bab      	ldr	r3, [pc, #684]	; (8004858 <UART_SetConfig+0x2dc>)
 80045ac:	4013      	ands	r3, r2
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	6812      	ldr	r2, [r2, #0]
 80045b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045b4:	430b      	orrs	r3, r1
 80045b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	68da      	ldr	r2, [r3, #12]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4aa0      	ldr	r2, [pc, #640]	; (800485c <UART_SetConfig+0x2e0>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d004      	beq.n	80045e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045e4:	4313      	orrs	r3, r2
 80045e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80045f2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045fc:	430b      	orrs	r3, r1
 80045fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004606:	f023 010f 	bic.w	r1, r3, #15
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	430a      	orrs	r2, r1
 8004614:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a91      	ldr	r2, [pc, #580]	; (8004860 <UART_SetConfig+0x2e4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d125      	bne.n	800466c <UART_SetConfig+0xf0>
 8004620:	4b90      	ldr	r3, [pc, #576]	; (8004864 <UART_SetConfig+0x2e8>)
 8004622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	2b03      	cmp	r3, #3
 800462c:	d81a      	bhi.n	8004664 <UART_SetConfig+0xe8>
 800462e:	a201      	add	r2, pc, #4	; (adr r2, 8004634 <UART_SetConfig+0xb8>)
 8004630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004634:	08004645 	.word	0x08004645
 8004638:	08004655 	.word	0x08004655
 800463c:	0800464d 	.word	0x0800464d
 8004640:	0800465d 	.word	0x0800465d
 8004644:	2301      	movs	r3, #1
 8004646:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800464a:	e0d6      	b.n	80047fa <UART_SetConfig+0x27e>
 800464c:	2302      	movs	r3, #2
 800464e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004652:	e0d2      	b.n	80047fa <UART_SetConfig+0x27e>
 8004654:	2304      	movs	r3, #4
 8004656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800465a:	e0ce      	b.n	80047fa <UART_SetConfig+0x27e>
 800465c:	2308      	movs	r3, #8
 800465e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004662:	e0ca      	b.n	80047fa <UART_SetConfig+0x27e>
 8004664:	2310      	movs	r3, #16
 8004666:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800466a:	e0c6      	b.n	80047fa <UART_SetConfig+0x27e>
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a7d      	ldr	r2, [pc, #500]	; (8004868 <UART_SetConfig+0x2ec>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d138      	bne.n	80046e8 <UART_SetConfig+0x16c>
 8004676:	4b7b      	ldr	r3, [pc, #492]	; (8004864 <UART_SetConfig+0x2e8>)
 8004678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	2b0c      	cmp	r3, #12
 8004682:	d82d      	bhi.n	80046e0 <UART_SetConfig+0x164>
 8004684:	a201      	add	r2, pc, #4	; (adr r2, 800468c <UART_SetConfig+0x110>)
 8004686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468a:	bf00      	nop
 800468c:	080046c1 	.word	0x080046c1
 8004690:	080046e1 	.word	0x080046e1
 8004694:	080046e1 	.word	0x080046e1
 8004698:	080046e1 	.word	0x080046e1
 800469c:	080046d1 	.word	0x080046d1
 80046a0:	080046e1 	.word	0x080046e1
 80046a4:	080046e1 	.word	0x080046e1
 80046a8:	080046e1 	.word	0x080046e1
 80046ac:	080046c9 	.word	0x080046c9
 80046b0:	080046e1 	.word	0x080046e1
 80046b4:	080046e1 	.word	0x080046e1
 80046b8:	080046e1 	.word	0x080046e1
 80046bc:	080046d9 	.word	0x080046d9
 80046c0:	2300      	movs	r3, #0
 80046c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046c6:	e098      	b.n	80047fa <UART_SetConfig+0x27e>
 80046c8:	2302      	movs	r3, #2
 80046ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046ce:	e094      	b.n	80047fa <UART_SetConfig+0x27e>
 80046d0:	2304      	movs	r3, #4
 80046d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046d6:	e090      	b.n	80047fa <UART_SetConfig+0x27e>
 80046d8:	2308      	movs	r3, #8
 80046da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046de:	e08c      	b.n	80047fa <UART_SetConfig+0x27e>
 80046e0:	2310      	movs	r3, #16
 80046e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80046e6:	e088      	b.n	80047fa <UART_SetConfig+0x27e>
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a5f      	ldr	r2, [pc, #380]	; (800486c <UART_SetConfig+0x2f0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d125      	bne.n	800473e <UART_SetConfig+0x1c2>
 80046f2:	4b5c      	ldr	r3, [pc, #368]	; (8004864 <UART_SetConfig+0x2e8>)
 80046f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80046fc:	2b30      	cmp	r3, #48	; 0x30
 80046fe:	d016      	beq.n	800472e <UART_SetConfig+0x1b2>
 8004700:	2b30      	cmp	r3, #48	; 0x30
 8004702:	d818      	bhi.n	8004736 <UART_SetConfig+0x1ba>
 8004704:	2b20      	cmp	r3, #32
 8004706:	d00a      	beq.n	800471e <UART_SetConfig+0x1a2>
 8004708:	2b20      	cmp	r3, #32
 800470a:	d814      	bhi.n	8004736 <UART_SetConfig+0x1ba>
 800470c:	2b00      	cmp	r3, #0
 800470e:	d002      	beq.n	8004716 <UART_SetConfig+0x19a>
 8004710:	2b10      	cmp	r3, #16
 8004712:	d008      	beq.n	8004726 <UART_SetConfig+0x1aa>
 8004714:	e00f      	b.n	8004736 <UART_SetConfig+0x1ba>
 8004716:	2300      	movs	r3, #0
 8004718:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800471c:	e06d      	b.n	80047fa <UART_SetConfig+0x27e>
 800471e:	2302      	movs	r3, #2
 8004720:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004724:	e069      	b.n	80047fa <UART_SetConfig+0x27e>
 8004726:	2304      	movs	r3, #4
 8004728:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800472c:	e065      	b.n	80047fa <UART_SetConfig+0x27e>
 800472e:	2308      	movs	r3, #8
 8004730:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004734:	e061      	b.n	80047fa <UART_SetConfig+0x27e>
 8004736:	2310      	movs	r3, #16
 8004738:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800473c:	e05d      	b.n	80047fa <UART_SetConfig+0x27e>
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a4b      	ldr	r2, [pc, #300]	; (8004870 <UART_SetConfig+0x2f4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d125      	bne.n	8004794 <UART_SetConfig+0x218>
 8004748:	4b46      	ldr	r3, [pc, #280]	; (8004864 <UART_SetConfig+0x2e8>)
 800474a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800474e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004752:	2bc0      	cmp	r3, #192	; 0xc0
 8004754:	d016      	beq.n	8004784 <UART_SetConfig+0x208>
 8004756:	2bc0      	cmp	r3, #192	; 0xc0
 8004758:	d818      	bhi.n	800478c <UART_SetConfig+0x210>
 800475a:	2b80      	cmp	r3, #128	; 0x80
 800475c:	d00a      	beq.n	8004774 <UART_SetConfig+0x1f8>
 800475e:	2b80      	cmp	r3, #128	; 0x80
 8004760:	d814      	bhi.n	800478c <UART_SetConfig+0x210>
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <UART_SetConfig+0x1f0>
 8004766:	2b40      	cmp	r3, #64	; 0x40
 8004768:	d008      	beq.n	800477c <UART_SetConfig+0x200>
 800476a:	e00f      	b.n	800478c <UART_SetConfig+0x210>
 800476c:	2300      	movs	r3, #0
 800476e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004772:	e042      	b.n	80047fa <UART_SetConfig+0x27e>
 8004774:	2302      	movs	r3, #2
 8004776:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800477a:	e03e      	b.n	80047fa <UART_SetConfig+0x27e>
 800477c:	2304      	movs	r3, #4
 800477e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004782:	e03a      	b.n	80047fa <UART_SetConfig+0x27e>
 8004784:	2308      	movs	r3, #8
 8004786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800478a:	e036      	b.n	80047fa <UART_SetConfig+0x27e>
 800478c:	2310      	movs	r3, #16
 800478e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004792:	e032      	b.n	80047fa <UART_SetConfig+0x27e>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a30      	ldr	r2, [pc, #192]	; (800485c <UART_SetConfig+0x2e0>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d12a      	bne.n	80047f4 <UART_SetConfig+0x278>
 800479e:	4b31      	ldr	r3, [pc, #196]	; (8004864 <UART_SetConfig+0x2e8>)
 80047a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047ac:	d01a      	beq.n	80047e4 <UART_SetConfig+0x268>
 80047ae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047b2:	d81b      	bhi.n	80047ec <UART_SetConfig+0x270>
 80047b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047b8:	d00c      	beq.n	80047d4 <UART_SetConfig+0x258>
 80047ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047be:	d815      	bhi.n	80047ec <UART_SetConfig+0x270>
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d003      	beq.n	80047cc <UART_SetConfig+0x250>
 80047c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047c8:	d008      	beq.n	80047dc <UART_SetConfig+0x260>
 80047ca:	e00f      	b.n	80047ec <UART_SetConfig+0x270>
 80047cc:	2300      	movs	r3, #0
 80047ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047d2:	e012      	b.n	80047fa <UART_SetConfig+0x27e>
 80047d4:	2302      	movs	r3, #2
 80047d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047da:	e00e      	b.n	80047fa <UART_SetConfig+0x27e>
 80047dc:	2304      	movs	r3, #4
 80047de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047e2:	e00a      	b.n	80047fa <UART_SetConfig+0x27e>
 80047e4:	2308      	movs	r3, #8
 80047e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ea:	e006      	b.n	80047fa <UART_SetConfig+0x27e>
 80047ec:	2310      	movs	r3, #16
 80047ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047f2:	e002      	b.n	80047fa <UART_SetConfig+0x27e>
 80047f4:	2310      	movs	r3, #16
 80047f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a17      	ldr	r2, [pc, #92]	; (800485c <UART_SetConfig+0x2e0>)
 8004800:	4293      	cmp	r3, r2
 8004802:	f040 80a8 	bne.w	8004956 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004806:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800480a:	2b08      	cmp	r3, #8
 800480c:	d834      	bhi.n	8004878 <UART_SetConfig+0x2fc>
 800480e:	a201      	add	r2, pc, #4	; (adr r2, 8004814 <UART_SetConfig+0x298>)
 8004810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004814:	08004839 	.word	0x08004839
 8004818:	08004879 	.word	0x08004879
 800481c:	08004841 	.word	0x08004841
 8004820:	08004879 	.word	0x08004879
 8004824:	08004847 	.word	0x08004847
 8004828:	08004879 	.word	0x08004879
 800482c:	08004879 	.word	0x08004879
 8004830:	08004879 	.word	0x08004879
 8004834:	0800484f 	.word	0x0800484f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004838:	f7fe fcd6 	bl	80031e8 <HAL_RCC_GetPCLK1Freq>
 800483c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800483e:	e021      	b.n	8004884 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004840:	4b0c      	ldr	r3, [pc, #48]	; (8004874 <UART_SetConfig+0x2f8>)
 8004842:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004844:	e01e      	b.n	8004884 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004846:	f7fe fc61 	bl	800310c <HAL_RCC_GetSysClockFreq>
 800484a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800484c:	e01a      	b.n	8004884 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800484e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004852:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004854:	e016      	b.n	8004884 <UART_SetConfig+0x308>
 8004856:	bf00      	nop
 8004858:	cfff69f3 	.word	0xcfff69f3
 800485c:	40008000 	.word	0x40008000
 8004860:	40013800 	.word	0x40013800
 8004864:	40021000 	.word	0x40021000
 8004868:	40004400 	.word	0x40004400
 800486c:	40004800 	.word	0x40004800
 8004870:	40004c00 	.word	0x40004c00
 8004874:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004882:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	2b00      	cmp	r3, #0
 8004888:	f000 812a 	beq.w	8004ae0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	4a9e      	ldr	r2, [pc, #632]	; (8004b0c <UART_SetConfig+0x590>)
 8004892:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004896:	461a      	mov	r2, r3
 8004898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489a:	fbb3 f3f2 	udiv	r3, r3, r2
 800489e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	4613      	mov	r3, r2
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	4413      	add	r3, r2
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d305      	bcc.n	80048bc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d903      	bls.n	80048c4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80048c2:	e10d      	b.n	8004ae0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80048c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c6:	2200      	movs	r2, #0
 80048c8:	60bb      	str	r3, [r7, #8]
 80048ca:	60fa      	str	r2, [r7, #12]
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d0:	4a8e      	ldr	r2, [pc, #568]	; (8004b0c <UART_SetConfig+0x590>)
 80048d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2200      	movs	r2, #0
 80048da:	603b      	str	r3, [r7, #0]
 80048dc:	607a      	str	r2, [r7, #4]
 80048de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80048e6:	f7fc f953 	bl	8000b90 <__aeabi_uldivmod>
 80048ea:	4602      	mov	r2, r0
 80048ec:	460b      	mov	r3, r1
 80048ee:	4610      	mov	r0, r2
 80048f0:	4619      	mov	r1, r3
 80048f2:	f04f 0200 	mov.w	r2, #0
 80048f6:	f04f 0300 	mov.w	r3, #0
 80048fa:	020b      	lsls	r3, r1, #8
 80048fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004900:	0202      	lsls	r2, r0, #8
 8004902:	6979      	ldr	r1, [r7, #20]
 8004904:	6849      	ldr	r1, [r1, #4]
 8004906:	0849      	lsrs	r1, r1, #1
 8004908:	2000      	movs	r0, #0
 800490a:	460c      	mov	r4, r1
 800490c:	4605      	mov	r5, r0
 800490e:	eb12 0804 	adds.w	r8, r2, r4
 8004912:	eb43 0905 	adc.w	r9, r3, r5
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	469a      	mov	sl, r3
 800491e:	4693      	mov	fp, r2
 8004920:	4652      	mov	r2, sl
 8004922:	465b      	mov	r3, fp
 8004924:	4640      	mov	r0, r8
 8004926:	4649      	mov	r1, r9
 8004928:	f7fc f932 	bl	8000b90 <__aeabi_uldivmod>
 800492c:	4602      	mov	r2, r0
 800492e:	460b      	mov	r3, r1
 8004930:	4613      	mov	r3, r2
 8004932:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004934:	6a3b      	ldr	r3, [r7, #32]
 8004936:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800493a:	d308      	bcc.n	800494e <UART_SetConfig+0x3d2>
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004942:	d204      	bcs.n	800494e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6a3a      	ldr	r2, [r7, #32]
 800494a:	60da      	str	r2, [r3, #12]
 800494c:	e0c8      	b.n	8004ae0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004954:	e0c4      	b.n	8004ae0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800495e:	d167      	bne.n	8004a30 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004960:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004964:	2b08      	cmp	r3, #8
 8004966:	d828      	bhi.n	80049ba <UART_SetConfig+0x43e>
 8004968:	a201      	add	r2, pc, #4	; (adr r2, 8004970 <UART_SetConfig+0x3f4>)
 800496a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496e:	bf00      	nop
 8004970:	08004995 	.word	0x08004995
 8004974:	0800499d 	.word	0x0800499d
 8004978:	080049a5 	.word	0x080049a5
 800497c:	080049bb 	.word	0x080049bb
 8004980:	080049ab 	.word	0x080049ab
 8004984:	080049bb 	.word	0x080049bb
 8004988:	080049bb 	.word	0x080049bb
 800498c:	080049bb 	.word	0x080049bb
 8004990:	080049b3 	.word	0x080049b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004994:	f7fe fc28 	bl	80031e8 <HAL_RCC_GetPCLK1Freq>
 8004998:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800499a:	e014      	b.n	80049c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800499c:	f7fe fc3a 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 80049a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049a2:	e010      	b.n	80049c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049a4:	4b5a      	ldr	r3, [pc, #360]	; (8004b10 <UART_SetConfig+0x594>)
 80049a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80049a8:	e00d      	b.n	80049c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049aa:	f7fe fbaf 	bl	800310c <HAL_RCC_GetSysClockFreq>
 80049ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049b0:	e009      	b.n	80049c6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80049b8:	e005      	b.n	80049c6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80049c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80049c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	f000 8089 	beq.w	8004ae0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	4a4e      	ldr	r2, [pc, #312]	; (8004b0c <UART_SetConfig+0x590>)
 80049d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049d8:	461a      	mov	r2, r3
 80049da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80049e0:	005a      	lsls	r2, r3, #1
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	085b      	lsrs	r3, r3, #1
 80049e8:	441a      	add	r2, r3
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049f4:	6a3b      	ldr	r3, [r7, #32]
 80049f6:	2b0f      	cmp	r3, #15
 80049f8:	d916      	bls.n	8004a28 <UART_SetConfig+0x4ac>
 80049fa:	6a3b      	ldr	r3, [r7, #32]
 80049fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a00:	d212      	bcs.n	8004a28 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a02:	6a3b      	ldr	r3, [r7, #32]
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	f023 030f 	bic.w	r3, r3, #15
 8004a0a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	085b      	lsrs	r3, r3, #1
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	8bfb      	ldrh	r3, [r7, #30]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	8bfa      	ldrh	r2, [r7, #30]
 8004a24:	60da      	str	r2, [r3, #12]
 8004a26:	e05b      	b.n	8004ae0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a2e:	e057      	b.n	8004ae0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a30:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a34:	2b08      	cmp	r3, #8
 8004a36:	d828      	bhi.n	8004a8a <UART_SetConfig+0x50e>
 8004a38:	a201      	add	r2, pc, #4	; (adr r2, 8004a40 <UART_SetConfig+0x4c4>)
 8004a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a3e:	bf00      	nop
 8004a40:	08004a65 	.word	0x08004a65
 8004a44:	08004a6d 	.word	0x08004a6d
 8004a48:	08004a75 	.word	0x08004a75
 8004a4c:	08004a8b 	.word	0x08004a8b
 8004a50:	08004a7b 	.word	0x08004a7b
 8004a54:	08004a8b 	.word	0x08004a8b
 8004a58:	08004a8b 	.word	0x08004a8b
 8004a5c:	08004a8b 	.word	0x08004a8b
 8004a60:	08004a83 	.word	0x08004a83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a64:	f7fe fbc0 	bl	80031e8 <HAL_RCC_GetPCLK1Freq>
 8004a68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a6a:	e014      	b.n	8004a96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a6c:	f7fe fbd2 	bl	8003214 <HAL_RCC_GetPCLK2Freq>
 8004a70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a72:	e010      	b.n	8004a96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a74:	4b26      	ldr	r3, [pc, #152]	; (8004b10 <UART_SetConfig+0x594>)
 8004a76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a78:	e00d      	b.n	8004a96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a7a:	f7fe fb47 	bl	800310c <HAL_RCC_GetSysClockFreq>
 8004a7e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004a80:	e009      	b.n	8004a96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a88:	e005      	b.n	8004a96 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004a94:	bf00      	nop
    }

    if (pclk != 0U)
 8004a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d021      	beq.n	8004ae0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa0:	4a1a      	ldr	r2, [pc, #104]	; (8004b0c <UART_SetConfig+0x590>)
 8004aa2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aaa:	fbb3 f2f2 	udiv	r2, r3, r2
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	085b      	lsrs	r3, r3, #1
 8004ab4:	441a      	add	r2, r3
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004abe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ac0:	6a3b      	ldr	r3, [r7, #32]
 8004ac2:	2b0f      	cmp	r3, #15
 8004ac4:	d909      	bls.n	8004ada <UART_SetConfig+0x55e>
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004acc:	d205      	bcs.n	8004ada <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ace:	6a3b      	ldr	r3, [r7, #32]
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	60da      	str	r2, [r3, #12]
 8004ad8:	e002      	b.n	8004ae0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2200      	movs	r2, #0
 8004af4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	2200      	movs	r2, #0
 8004afa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004afc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3730      	adds	r7, #48	; 0x30
 8004b04:	46bd      	mov	sp, r7
 8004b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b0a:	bf00      	nop
 8004b0c:	080058b0 	.word	0x080058b0
 8004b10:	00f42400 	.word	0x00f42400

08004b14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00a      	beq.n	8004b3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00a      	beq.n	8004b60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	f003 0304 	and.w	r3, r3, #4
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00a      	beq.n	8004b82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b86:	f003 0308 	and.w	r3, r3, #8
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ba8:	f003 0310 	and.w	r3, r3, #16
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00a      	beq.n	8004bc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bca:	f003 0320 	and.w	r3, r3, #32
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01a      	beq.n	8004c2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c12:	d10a      	bne.n	8004c2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	430a      	orrs	r2, r1
 8004c28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00a      	beq.n	8004c4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	605a      	str	r2, [r3, #4]
  }
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af02      	add	r7, sp, #8
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c68:	f7fd faac 	bl	80021c4 <HAL_GetTick>
 8004c6c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0308 	and.w	r3, r3, #8
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d10e      	bne.n	8004c9a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f82f 	bl	8004cee <UART_WaitOnFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e025      	b.n	8004ce6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0304 	and.w	r3, r3, #4
 8004ca4:	2b04      	cmp	r3, #4
 8004ca6:	d10e      	bne.n	8004cc6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ca8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f819 	bl	8004cee <UART_WaitOnFlagUntilTimeout>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e00f      	b.n	8004ce6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2220      	movs	r2, #32
 8004cca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b09c      	sub	sp, #112	; 0x70
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	60f8      	str	r0, [r7, #12]
 8004cf6:	60b9      	str	r1, [r7, #8]
 8004cf8:	603b      	str	r3, [r7, #0]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cfe:	e0a9      	b.n	8004e54 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d06:	f000 80a5 	beq.w	8004e54 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d0a:	f7fd fa5b 	bl	80021c4 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d302      	bcc.n	8004d20 <UART_WaitOnFlagUntilTimeout+0x32>
 8004d1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d140      	bne.n	8004da2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d28:	e853 3f00 	ldrex	r3, [r3]
 8004d2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004d2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d34:	667b      	str	r3, [r7, #100]	; 0x64
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d3e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d40:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d42:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d44:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d46:	e841 2300 	strex	r3, r2, [r1]
 8004d4a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004d4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1e6      	bne.n	8004d20 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	3308      	adds	r3, #8
 8004d58:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d5c:	e853 3f00 	ldrex	r3, [r3]
 8004d60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d64:	f023 0301 	bic.w	r3, r3, #1
 8004d68:	663b      	str	r3, [r7, #96]	; 0x60
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	3308      	adds	r3, #8
 8004d70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004d72:	64ba      	str	r2, [r7, #72]	; 0x48
 8004d74:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004d78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004d80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e5      	bne.n	8004d52 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e069      	b.n	8004e76 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0304 	and.w	r3, r3, #4
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d051      	beq.n	8004e54 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dbe:	d149      	bne.n	8004e54 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004dc8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd2:	e853 3f00 	ldrex	r3, [r3]
 8004dd6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dda:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004dde:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	461a      	mov	r2, r3
 8004de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004de8:	637b      	str	r3, [r7, #52]	; 0x34
 8004dea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004dee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004df0:	e841 2300 	strex	r3, r2, [r1]
 8004df4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1e6      	bne.n	8004dca <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	3308      	adds	r3, #8
 8004e02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	e853 3f00 	ldrex	r3, [r3]
 8004e0a:	613b      	str	r3, [r7, #16]
   return(result);
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	f023 0301 	bic.w	r3, r3, #1
 8004e12:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3308      	adds	r3, #8
 8004e1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004e1c:	623a      	str	r2, [r7, #32]
 8004e1e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e20:	69f9      	ldr	r1, [r7, #28]
 8004e22:	6a3a      	ldr	r2, [r7, #32]
 8004e24:	e841 2300 	strex	r3, r2, [r1]
 8004e28:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1e5      	bne.n	8004dfc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2220      	movs	r2, #32
 8004e34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2220      	movs	r2, #32
 8004e44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e010      	b.n	8004e76 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	69da      	ldr	r2, [r3, #28]
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	bf0c      	ite	eq
 8004e64:	2301      	moveq	r3, #1
 8004e66:	2300      	movne	r3, #0
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	79fb      	ldrb	r3, [r7, #7]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	f43f af46 	beq.w	8004d00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3770      	adds	r7, #112	; 0x70
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b085      	sub	sp, #20
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d101      	bne.n	8004e94 <HAL_UARTEx_DisableFifoMode+0x16>
 8004e90:	2302      	movs	r3, #2
 8004e92:	e027      	b.n	8004ee4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2224      	movs	r2, #36	; 0x24
 8004ea0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0201 	bic.w	r2, r2, #1
 8004eba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004ec2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d101      	bne.n	8004f08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004f04:	2302      	movs	r3, #2
 8004f06:	e02d      	b.n	8004f64 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2224      	movs	r2, #36	; 0x24
 8004f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0201 	bic.w	r2, r2, #1
 8004f2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 f84f 	bl	8004fe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2220      	movs	r2, #32
 8004f56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d101      	bne.n	8004f84 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004f80:	2302      	movs	r3, #2
 8004f82:	e02d      	b.n	8004fe0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2224      	movs	r2, #36	; 0x24
 8004f90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f022 0201 	bic.w	r2, r2, #1
 8004faa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	683a      	ldr	r2, [r7, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f811 	bl	8004fe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d108      	bne.n	800500a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005008:	e031      	b.n	800506e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800500a:	2308      	movs	r3, #8
 800500c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800500e:	2308      	movs	r3, #8
 8005010:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	0e5b      	lsrs	r3, r3, #25
 800501a:	b2db      	uxtb	r3, r3
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	0f5b      	lsrs	r3, r3, #29
 800502a:	b2db      	uxtb	r3, r3
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005032:	7bbb      	ldrb	r3, [r7, #14]
 8005034:	7b3a      	ldrb	r2, [r7, #12]
 8005036:	4911      	ldr	r1, [pc, #68]	; (800507c <UARTEx_SetNbDataToProcess+0x94>)
 8005038:	5c8a      	ldrb	r2, [r1, r2]
 800503a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800503e:	7b3a      	ldrb	r2, [r7, #12]
 8005040:	490f      	ldr	r1, [pc, #60]	; (8005080 <UARTEx_SetNbDataToProcess+0x98>)
 8005042:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005044:	fb93 f3f2 	sdiv	r3, r3, r2
 8005048:	b29a      	uxth	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	7b7a      	ldrb	r2, [r7, #13]
 8005054:	4909      	ldr	r1, [pc, #36]	; (800507c <UARTEx_SetNbDataToProcess+0x94>)
 8005056:	5c8a      	ldrb	r2, [r1, r2]
 8005058:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800505c:	7b7a      	ldrb	r2, [r7, #13]
 800505e:	4908      	ldr	r1, [pc, #32]	; (8005080 <UARTEx_SetNbDataToProcess+0x98>)
 8005060:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005062:	fb93 f3f2 	sdiv	r3, r3, r2
 8005066:	b29a      	uxth	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800506e:	bf00      	nop
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	080058c8 	.word	0x080058c8
 8005080:	080058d0 	.word	0x080058d0

08005084 <__errno>:
 8005084:	4b01      	ldr	r3, [pc, #4]	; (800508c <__errno+0x8>)
 8005086:	6818      	ldr	r0, [r3, #0]
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	2000000c 	.word	0x2000000c

08005090 <__libc_init_array>:
 8005090:	b570      	push	{r4, r5, r6, lr}
 8005092:	4d0d      	ldr	r5, [pc, #52]	; (80050c8 <__libc_init_array+0x38>)
 8005094:	4c0d      	ldr	r4, [pc, #52]	; (80050cc <__libc_init_array+0x3c>)
 8005096:	1b64      	subs	r4, r4, r5
 8005098:	10a4      	asrs	r4, r4, #2
 800509a:	2600      	movs	r6, #0
 800509c:	42a6      	cmp	r6, r4
 800509e:	d109      	bne.n	80050b4 <__libc_init_array+0x24>
 80050a0:	4d0b      	ldr	r5, [pc, #44]	; (80050d0 <__libc_init_array+0x40>)
 80050a2:	4c0c      	ldr	r4, [pc, #48]	; (80050d4 <__libc_init_array+0x44>)
 80050a4:	f000 faec 	bl	8005680 <_init>
 80050a8:	1b64      	subs	r4, r4, r5
 80050aa:	10a4      	asrs	r4, r4, #2
 80050ac:	2600      	movs	r6, #0
 80050ae:	42a6      	cmp	r6, r4
 80050b0:	d105      	bne.n	80050be <__libc_init_array+0x2e>
 80050b2:	bd70      	pop	{r4, r5, r6, pc}
 80050b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80050b8:	4798      	blx	r3
 80050ba:	3601      	adds	r6, #1
 80050bc:	e7ee      	b.n	800509c <__libc_init_array+0xc>
 80050be:	f855 3b04 	ldr.w	r3, [r5], #4
 80050c2:	4798      	blx	r3
 80050c4:	3601      	adds	r6, #1
 80050c6:	e7f2      	b.n	80050ae <__libc_init_array+0x1e>
 80050c8:	080058e4 	.word	0x080058e4
 80050cc:	080058e4 	.word	0x080058e4
 80050d0:	080058e4 	.word	0x080058e4
 80050d4:	080058e8 	.word	0x080058e8

080050d8 <malloc>:
 80050d8:	4b02      	ldr	r3, [pc, #8]	; (80050e4 <malloc+0xc>)
 80050da:	4601      	mov	r1, r0
 80050dc:	6818      	ldr	r0, [r3, #0]
 80050de:	f000 b839 	b.w	8005154 <_malloc_r>
 80050e2:	bf00      	nop
 80050e4:	2000000c 	.word	0x2000000c

080050e8 <memcpy>:
 80050e8:	440a      	add	r2, r1
 80050ea:	4291      	cmp	r1, r2
 80050ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80050f0:	d100      	bne.n	80050f4 <memcpy+0xc>
 80050f2:	4770      	bx	lr
 80050f4:	b510      	push	{r4, lr}
 80050f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050fe:	4291      	cmp	r1, r2
 8005100:	d1f9      	bne.n	80050f6 <memcpy+0xe>
 8005102:	bd10      	pop	{r4, pc}

08005104 <memset>:
 8005104:	4402      	add	r2, r0
 8005106:	4603      	mov	r3, r0
 8005108:	4293      	cmp	r3, r2
 800510a:	d100      	bne.n	800510e <memset+0xa>
 800510c:	4770      	bx	lr
 800510e:	f803 1b01 	strb.w	r1, [r3], #1
 8005112:	e7f9      	b.n	8005108 <memset+0x4>

08005114 <sbrk_aligned>:
 8005114:	b570      	push	{r4, r5, r6, lr}
 8005116:	4e0e      	ldr	r6, [pc, #56]	; (8005150 <sbrk_aligned+0x3c>)
 8005118:	460c      	mov	r4, r1
 800511a:	6831      	ldr	r1, [r6, #0]
 800511c:	4605      	mov	r5, r0
 800511e:	b911      	cbnz	r1, 8005126 <sbrk_aligned+0x12>
 8005120:	f000 f88c 	bl	800523c <_sbrk_r>
 8005124:	6030      	str	r0, [r6, #0]
 8005126:	4621      	mov	r1, r4
 8005128:	4628      	mov	r0, r5
 800512a:	f000 f887 	bl	800523c <_sbrk_r>
 800512e:	1c43      	adds	r3, r0, #1
 8005130:	d00a      	beq.n	8005148 <sbrk_aligned+0x34>
 8005132:	1cc4      	adds	r4, r0, #3
 8005134:	f024 0403 	bic.w	r4, r4, #3
 8005138:	42a0      	cmp	r0, r4
 800513a:	d007      	beq.n	800514c <sbrk_aligned+0x38>
 800513c:	1a21      	subs	r1, r4, r0
 800513e:	4628      	mov	r0, r5
 8005140:	f000 f87c 	bl	800523c <_sbrk_r>
 8005144:	3001      	adds	r0, #1
 8005146:	d101      	bne.n	800514c <sbrk_aligned+0x38>
 8005148:	f04f 34ff 	mov.w	r4, #4294967295
 800514c:	4620      	mov	r0, r4
 800514e:	bd70      	pop	{r4, r5, r6, pc}
 8005150:	2000018c 	.word	0x2000018c

08005154 <_malloc_r>:
 8005154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005158:	1ccd      	adds	r5, r1, #3
 800515a:	f025 0503 	bic.w	r5, r5, #3
 800515e:	3508      	adds	r5, #8
 8005160:	2d0c      	cmp	r5, #12
 8005162:	bf38      	it	cc
 8005164:	250c      	movcc	r5, #12
 8005166:	2d00      	cmp	r5, #0
 8005168:	4607      	mov	r7, r0
 800516a:	db01      	blt.n	8005170 <_malloc_r+0x1c>
 800516c:	42a9      	cmp	r1, r5
 800516e:	d905      	bls.n	800517c <_malloc_r+0x28>
 8005170:	230c      	movs	r3, #12
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	2600      	movs	r6, #0
 8005176:	4630      	mov	r0, r6
 8005178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800517c:	4e2e      	ldr	r6, [pc, #184]	; (8005238 <_malloc_r+0xe4>)
 800517e:	f000 f86d 	bl	800525c <__malloc_lock>
 8005182:	6833      	ldr	r3, [r6, #0]
 8005184:	461c      	mov	r4, r3
 8005186:	bb34      	cbnz	r4, 80051d6 <_malloc_r+0x82>
 8005188:	4629      	mov	r1, r5
 800518a:	4638      	mov	r0, r7
 800518c:	f7ff ffc2 	bl	8005114 <sbrk_aligned>
 8005190:	1c43      	adds	r3, r0, #1
 8005192:	4604      	mov	r4, r0
 8005194:	d14d      	bne.n	8005232 <_malloc_r+0xde>
 8005196:	6834      	ldr	r4, [r6, #0]
 8005198:	4626      	mov	r6, r4
 800519a:	2e00      	cmp	r6, #0
 800519c:	d140      	bne.n	8005220 <_malloc_r+0xcc>
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	4631      	mov	r1, r6
 80051a2:	4638      	mov	r0, r7
 80051a4:	eb04 0803 	add.w	r8, r4, r3
 80051a8:	f000 f848 	bl	800523c <_sbrk_r>
 80051ac:	4580      	cmp	r8, r0
 80051ae:	d13a      	bne.n	8005226 <_malloc_r+0xd2>
 80051b0:	6821      	ldr	r1, [r4, #0]
 80051b2:	3503      	adds	r5, #3
 80051b4:	1a6d      	subs	r5, r5, r1
 80051b6:	f025 0503 	bic.w	r5, r5, #3
 80051ba:	3508      	adds	r5, #8
 80051bc:	2d0c      	cmp	r5, #12
 80051be:	bf38      	it	cc
 80051c0:	250c      	movcc	r5, #12
 80051c2:	4629      	mov	r1, r5
 80051c4:	4638      	mov	r0, r7
 80051c6:	f7ff ffa5 	bl	8005114 <sbrk_aligned>
 80051ca:	3001      	adds	r0, #1
 80051cc:	d02b      	beq.n	8005226 <_malloc_r+0xd2>
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	442b      	add	r3, r5
 80051d2:	6023      	str	r3, [r4, #0]
 80051d4:	e00e      	b.n	80051f4 <_malloc_r+0xa0>
 80051d6:	6822      	ldr	r2, [r4, #0]
 80051d8:	1b52      	subs	r2, r2, r5
 80051da:	d41e      	bmi.n	800521a <_malloc_r+0xc6>
 80051dc:	2a0b      	cmp	r2, #11
 80051de:	d916      	bls.n	800520e <_malloc_r+0xba>
 80051e0:	1961      	adds	r1, r4, r5
 80051e2:	42a3      	cmp	r3, r4
 80051e4:	6025      	str	r5, [r4, #0]
 80051e6:	bf18      	it	ne
 80051e8:	6059      	strne	r1, [r3, #4]
 80051ea:	6863      	ldr	r3, [r4, #4]
 80051ec:	bf08      	it	eq
 80051ee:	6031      	streq	r1, [r6, #0]
 80051f0:	5162      	str	r2, [r4, r5]
 80051f2:	604b      	str	r3, [r1, #4]
 80051f4:	4638      	mov	r0, r7
 80051f6:	f104 060b 	add.w	r6, r4, #11
 80051fa:	f000 f835 	bl	8005268 <__malloc_unlock>
 80051fe:	f026 0607 	bic.w	r6, r6, #7
 8005202:	1d23      	adds	r3, r4, #4
 8005204:	1af2      	subs	r2, r6, r3
 8005206:	d0b6      	beq.n	8005176 <_malloc_r+0x22>
 8005208:	1b9b      	subs	r3, r3, r6
 800520a:	50a3      	str	r3, [r4, r2]
 800520c:	e7b3      	b.n	8005176 <_malloc_r+0x22>
 800520e:	6862      	ldr	r2, [r4, #4]
 8005210:	42a3      	cmp	r3, r4
 8005212:	bf0c      	ite	eq
 8005214:	6032      	streq	r2, [r6, #0]
 8005216:	605a      	strne	r2, [r3, #4]
 8005218:	e7ec      	b.n	80051f4 <_malloc_r+0xa0>
 800521a:	4623      	mov	r3, r4
 800521c:	6864      	ldr	r4, [r4, #4]
 800521e:	e7b2      	b.n	8005186 <_malloc_r+0x32>
 8005220:	4634      	mov	r4, r6
 8005222:	6876      	ldr	r6, [r6, #4]
 8005224:	e7b9      	b.n	800519a <_malloc_r+0x46>
 8005226:	230c      	movs	r3, #12
 8005228:	603b      	str	r3, [r7, #0]
 800522a:	4638      	mov	r0, r7
 800522c:	f000 f81c 	bl	8005268 <__malloc_unlock>
 8005230:	e7a1      	b.n	8005176 <_malloc_r+0x22>
 8005232:	6025      	str	r5, [r4, #0]
 8005234:	e7de      	b.n	80051f4 <_malloc_r+0xa0>
 8005236:	bf00      	nop
 8005238:	20000188 	.word	0x20000188

0800523c <_sbrk_r>:
 800523c:	b538      	push	{r3, r4, r5, lr}
 800523e:	4d06      	ldr	r5, [pc, #24]	; (8005258 <_sbrk_r+0x1c>)
 8005240:	2300      	movs	r3, #0
 8005242:	4604      	mov	r4, r0
 8005244:	4608      	mov	r0, r1
 8005246:	602b      	str	r3, [r5, #0]
 8005248:	f7fc fe30 	bl	8001eac <_sbrk>
 800524c:	1c43      	adds	r3, r0, #1
 800524e:	d102      	bne.n	8005256 <_sbrk_r+0x1a>
 8005250:	682b      	ldr	r3, [r5, #0]
 8005252:	b103      	cbz	r3, 8005256 <_sbrk_r+0x1a>
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	bd38      	pop	{r3, r4, r5, pc}
 8005258:	20000190 	.word	0x20000190

0800525c <__malloc_lock>:
 800525c:	4801      	ldr	r0, [pc, #4]	; (8005264 <__malloc_lock+0x8>)
 800525e:	f000 b809 	b.w	8005274 <__retarget_lock_acquire_recursive>
 8005262:	bf00      	nop
 8005264:	20000194 	.word	0x20000194

08005268 <__malloc_unlock>:
 8005268:	4801      	ldr	r0, [pc, #4]	; (8005270 <__malloc_unlock+0x8>)
 800526a:	f000 b804 	b.w	8005276 <__retarget_lock_release_recursive>
 800526e:	bf00      	nop
 8005270:	20000194 	.word	0x20000194

08005274 <__retarget_lock_acquire_recursive>:
 8005274:	4770      	bx	lr

08005276 <__retarget_lock_release_recursive>:
 8005276:	4770      	bx	lr

08005278 <log>:
 8005278:	b538      	push	{r3, r4, r5, lr}
 800527a:	ed2d 8b02 	vpush	{d8}
 800527e:	ec55 4b10 	vmov	r4, r5, d0
 8005282:	f000 f839 	bl	80052f8 <__ieee754_log>
 8005286:	4622      	mov	r2, r4
 8005288:	462b      	mov	r3, r5
 800528a:	4620      	mov	r0, r4
 800528c:	4629      	mov	r1, r5
 800528e:	eeb0 8a40 	vmov.f32	s16, s0
 8005292:	eef0 8a60 	vmov.f32	s17, s1
 8005296:	f7fb fc15 	bl	8000ac4 <__aeabi_dcmpun>
 800529a:	b998      	cbnz	r0, 80052c4 <log+0x4c>
 800529c:	2200      	movs	r2, #0
 800529e:	2300      	movs	r3, #0
 80052a0:	4620      	mov	r0, r4
 80052a2:	4629      	mov	r1, r5
 80052a4:	f7fb fc04 	bl	8000ab0 <__aeabi_dcmpgt>
 80052a8:	b960      	cbnz	r0, 80052c4 <log+0x4c>
 80052aa:	2200      	movs	r2, #0
 80052ac:	2300      	movs	r3, #0
 80052ae:	4620      	mov	r0, r4
 80052b0:	4629      	mov	r1, r5
 80052b2:	f7fb fbd5 	bl	8000a60 <__aeabi_dcmpeq>
 80052b6:	b160      	cbz	r0, 80052d2 <log+0x5a>
 80052b8:	f7ff fee4 	bl	8005084 <__errno>
 80052bc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 80052e8 <log+0x70>
 80052c0:	2322      	movs	r3, #34	; 0x22
 80052c2:	6003      	str	r3, [r0, #0]
 80052c4:	eeb0 0a48 	vmov.f32	s0, s16
 80052c8:	eef0 0a68 	vmov.f32	s1, s17
 80052cc:	ecbd 8b02 	vpop	{d8}
 80052d0:	bd38      	pop	{r3, r4, r5, pc}
 80052d2:	f7ff fed7 	bl	8005084 <__errno>
 80052d6:	ecbd 8b02 	vpop	{d8}
 80052da:	2321      	movs	r3, #33	; 0x21
 80052dc:	6003      	str	r3, [r0, #0]
 80052de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052e2:	4803      	ldr	r0, [pc, #12]	; (80052f0 <log+0x78>)
 80052e4:	f000 b9c4 	b.w	8005670 <nan>
 80052e8:	00000000 	.word	0x00000000
 80052ec:	fff00000 	.word	0xfff00000
 80052f0:	080058d8 	.word	0x080058d8
 80052f4:	00000000 	.word	0x00000000

080052f8 <__ieee754_log>:
 80052f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052fc:	ec51 0b10 	vmov	r0, r1, d0
 8005300:	ed2d 8b04 	vpush	{d8-d9}
 8005304:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005308:	b083      	sub	sp, #12
 800530a:	460d      	mov	r5, r1
 800530c:	da29      	bge.n	8005362 <__ieee754_log+0x6a>
 800530e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005312:	4303      	orrs	r3, r0
 8005314:	ee10 2a10 	vmov	r2, s0
 8005318:	d10c      	bne.n	8005334 <__ieee754_log+0x3c>
 800531a:	49cf      	ldr	r1, [pc, #828]	; (8005658 <__ieee754_log+0x360>)
 800531c:	2200      	movs	r2, #0
 800531e:	2300      	movs	r3, #0
 8005320:	2000      	movs	r0, #0
 8005322:	f7fb fa5f 	bl	80007e4 <__aeabi_ddiv>
 8005326:	ec41 0b10 	vmov	d0, r0, r1
 800532a:	b003      	add	sp, #12
 800532c:	ecbd 8b04 	vpop	{d8-d9}
 8005330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005334:	2900      	cmp	r1, #0
 8005336:	da05      	bge.n	8005344 <__ieee754_log+0x4c>
 8005338:	460b      	mov	r3, r1
 800533a:	f7fa ff71 	bl	8000220 <__aeabi_dsub>
 800533e:	2200      	movs	r2, #0
 8005340:	2300      	movs	r3, #0
 8005342:	e7ee      	b.n	8005322 <__ieee754_log+0x2a>
 8005344:	4bc5      	ldr	r3, [pc, #788]	; (800565c <__ieee754_log+0x364>)
 8005346:	2200      	movs	r2, #0
 8005348:	f7fb f922 	bl	8000590 <__aeabi_dmul>
 800534c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8005350:	460d      	mov	r5, r1
 8005352:	4ac3      	ldr	r2, [pc, #780]	; (8005660 <__ieee754_log+0x368>)
 8005354:	4295      	cmp	r5, r2
 8005356:	dd06      	ble.n	8005366 <__ieee754_log+0x6e>
 8005358:	4602      	mov	r2, r0
 800535a:	460b      	mov	r3, r1
 800535c:	f7fa ff62 	bl	8000224 <__adddf3>
 8005360:	e7e1      	b.n	8005326 <__ieee754_log+0x2e>
 8005362:	2300      	movs	r3, #0
 8005364:	e7f5      	b.n	8005352 <__ieee754_log+0x5a>
 8005366:	152c      	asrs	r4, r5, #20
 8005368:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800536c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8005370:	441c      	add	r4, r3
 8005372:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8005376:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800537a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800537e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8005382:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8005386:	ea42 0105 	orr.w	r1, r2, r5
 800538a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800538e:	2200      	movs	r2, #0
 8005390:	4bb4      	ldr	r3, [pc, #720]	; (8005664 <__ieee754_log+0x36c>)
 8005392:	f7fa ff45 	bl	8000220 <__aeabi_dsub>
 8005396:	1cab      	adds	r3, r5, #2
 8005398:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800539c:	2b02      	cmp	r3, #2
 800539e:	4682      	mov	sl, r0
 80053a0:	468b      	mov	fp, r1
 80053a2:	f04f 0200 	mov.w	r2, #0
 80053a6:	dc53      	bgt.n	8005450 <__ieee754_log+0x158>
 80053a8:	2300      	movs	r3, #0
 80053aa:	f7fb fb59 	bl	8000a60 <__aeabi_dcmpeq>
 80053ae:	b1d0      	cbz	r0, 80053e6 <__ieee754_log+0xee>
 80053b0:	2c00      	cmp	r4, #0
 80053b2:	f000 8122 	beq.w	80055fa <__ieee754_log+0x302>
 80053b6:	4620      	mov	r0, r4
 80053b8:	f7fb f880 	bl	80004bc <__aeabi_i2d>
 80053bc:	a390      	add	r3, pc, #576	; (adr r3, 8005600 <__ieee754_log+0x308>)
 80053be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c2:	4606      	mov	r6, r0
 80053c4:	460f      	mov	r7, r1
 80053c6:	f7fb f8e3 	bl	8000590 <__aeabi_dmul>
 80053ca:	a38f      	add	r3, pc, #572	; (adr r3, 8005608 <__ieee754_log+0x310>)
 80053cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d0:	4604      	mov	r4, r0
 80053d2:	460d      	mov	r5, r1
 80053d4:	4630      	mov	r0, r6
 80053d6:	4639      	mov	r1, r7
 80053d8:	f7fb f8da 	bl	8000590 <__aeabi_dmul>
 80053dc:	4602      	mov	r2, r0
 80053de:	460b      	mov	r3, r1
 80053e0:	4620      	mov	r0, r4
 80053e2:	4629      	mov	r1, r5
 80053e4:	e7ba      	b.n	800535c <__ieee754_log+0x64>
 80053e6:	a38a      	add	r3, pc, #552	; (adr r3, 8005610 <__ieee754_log+0x318>)
 80053e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ec:	4650      	mov	r0, sl
 80053ee:	4659      	mov	r1, fp
 80053f0:	f7fb f8ce 	bl	8000590 <__aeabi_dmul>
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	2000      	movs	r0, #0
 80053fa:	499b      	ldr	r1, [pc, #620]	; (8005668 <__ieee754_log+0x370>)
 80053fc:	f7fa ff10 	bl	8000220 <__aeabi_dsub>
 8005400:	4652      	mov	r2, sl
 8005402:	4606      	mov	r6, r0
 8005404:	460f      	mov	r7, r1
 8005406:	465b      	mov	r3, fp
 8005408:	4650      	mov	r0, sl
 800540a:	4659      	mov	r1, fp
 800540c:	f7fb f8c0 	bl	8000590 <__aeabi_dmul>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	4630      	mov	r0, r6
 8005416:	4639      	mov	r1, r7
 8005418:	f7fb f8ba 	bl	8000590 <__aeabi_dmul>
 800541c:	4606      	mov	r6, r0
 800541e:	460f      	mov	r7, r1
 8005420:	b914      	cbnz	r4, 8005428 <__ieee754_log+0x130>
 8005422:	4632      	mov	r2, r6
 8005424:	463b      	mov	r3, r7
 8005426:	e0a2      	b.n	800556e <__ieee754_log+0x276>
 8005428:	4620      	mov	r0, r4
 800542a:	f7fb f847 	bl	80004bc <__aeabi_i2d>
 800542e:	a374      	add	r3, pc, #464	; (adr r3, 8005600 <__ieee754_log+0x308>)
 8005430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005434:	4680      	mov	r8, r0
 8005436:	4689      	mov	r9, r1
 8005438:	f7fb f8aa 	bl	8000590 <__aeabi_dmul>
 800543c:	a372      	add	r3, pc, #456	; (adr r3, 8005608 <__ieee754_log+0x310>)
 800543e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005442:	4604      	mov	r4, r0
 8005444:	460d      	mov	r5, r1
 8005446:	4640      	mov	r0, r8
 8005448:	4649      	mov	r1, r9
 800544a:	f7fb f8a1 	bl	8000590 <__aeabi_dmul>
 800544e:	e0a7      	b.n	80055a0 <__ieee754_log+0x2a8>
 8005450:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005454:	f7fa fee6 	bl	8000224 <__adddf3>
 8005458:	4602      	mov	r2, r0
 800545a:	460b      	mov	r3, r1
 800545c:	4650      	mov	r0, sl
 800545e:	4659      	mov	r1, fp
 8005460:	f7fb f9c0 	bl	80007e4 <__aeabi_ddiv>
 8005464:	ec41 0b18 	vmov	d8, r0, r1
 8005468:	4620      	mov	r0, r4
 800546a:	f7fb f827 	bl	80004bc <__aeabi_i2d>
 800546e:	ec53 2b18 	vmov	r2, r3, d8
 8005472:	ec41 0b19 	vmov	d9, r0, r1
 8005476:	ec51 0b18 	vmov	r0, r1, d8
 800547a:	f7fb f889 	bl	8000590 <__aeabi_dmul>
 800547e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8005482:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8005486:	9301      	str	r3, [sp, #4]
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4680      	mov	r8, r0
 800548e:	4689      	mov	r9, r1
 8005490:	f7fb f87e 	bl	8000590 <__aeabi_dmul>
 8005494:	a360      	add	r3, pc, #384	; (adr r3, 8005618 <__ieee754_log+0x320>)
 8005496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549a:	4606      	mov	r6, r0
 800549c:	460f      	mov	r7, r1
 800549e:	f7fb f877 	bl	8000590 <__aeabi_dmul>
 80054a2:	a35f      	add	r3, pc, #380	; (adr r3, 8005620 <__ieee754_log+0x328>)
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a8:	f7fa febc 	bl	8000224 <__adddf3>
 80054ac:	4632      	mov	r2, r6
 80054ae:	463b      	mov	r3, r7
 80054b0:	f7fb f86e 	bl	8000590 <__aeabi_dmul>
 80054b4:	a35c      	add	r3, pc, #368	; (adr r3, 8005628 <__ieee754_log+0x330>)
 80054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ba:	f7fa feb3 	bl	8000224 <__adddf3>
 80054be:	4632      	mov	r2, r6
 80054c0:	463b      	mov	r3, r7
 80054c2:	f7fb f865 	bl	8000590 <__aeabi_dmul>
 80054c6:	a35a      	add	r3, pc, #360	; (adr r3, 8005630 <__ieee754_log+0x338>)
 80054c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054cc:	f7fa feaa 	bl	8000224 <__adddf3>
 80054d0:	4642      	mov	r2, r8
 80054d2:	464b      	mov	r3, r9
 80054d4:	f7fb f85c 	bl	8000590 <__aeabi_dmul>
 80054d8:	a357      	add	r3, pc, #348	; (adr r3, 8005638 <__ieee754_log+0x340>)
 80054da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054de:	4680      	mov	r8, r0
 80054e0:	4689      	mov	r9, r1
 80054e2:	4630      	mov	r0, r6
 80054e4:	4639      	mov	r1, r7
 80054e6:	f7fb f853 	bl	8000590 <__aeabi_dmul>
 80054ea:	a355      	add	r3, pc, #340	; (adr r3, 8005640 <__ieee754_log+0x348>)
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	f7fa fe98 	bl	8000224 <__adddf3>
 80054f4:	4632      	mov	r2, r6
 80054f6:	463b      	mov	r3, r7
 80054f8:	f7fb f84a 	bl	8000590 <__aeabi_dmul>
 80054fc:	a352      	add	r3, pc, #328	; (adr r3, 8005648 <__ieee754_log+0x350>)
 80054fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005502:	f7fa fe8f 	bl	8000224 <__adddf3>
 8005506:	4632      	mov	r2, r6
 8005508:	463b      	mov	r3, r7
 800550a:	f7fb f841 	bl	8000590 <__aeabi_dmul>
 800550e:	460b      	mov	r3, r1
 8005510:	4602      	mov	r2, r0
 8005512:	4649      	mov	r1, r9
 8005514:	4640      	mov	r0, r8
 8005516:	f7fa fe85 	bl	8000224 <__adddf3>
 800551a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800551e:	9b01      	ldr	r3, [sp, #4]
 8005520:	3551      	adds	r5, #81	; 0x51
 8005522:	431d      	orrs	r5, r3
 8005524:	2d00      	cmp	r5, #0
 8005526:	4680      	mov	r8, r0
 8005528:	4689      	mov	r9, r1
 800552a:	dd48      	ble.n	80055be <__ieee754_log+0x2c6>
 800552c:	4b4e      	ldr	r3, [pc, #312]	; (8005668 <__ieee754_log+0x370>)
 800552e:	2200      	movs	r2, #0
 8005530:	4650      	mov	r0, sl
 8005532:	4659      	mov	r1, fp
 8005534:	f7fb f82c 	bl	8000590 <__aeabi_dmul>
 8005538:	4652      	mov	r2, sl
 800553a:	465b      	mov	r3, fp
 800553c:	f7fb f828 	bl	8000590 <__aeabi_dmul>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	4606      	mov	r6, r0
 8005546:	460f      	mov	r7, r1
 8005548:	4640      	mov	r0, r8
 800554a:	4649      	mov	r1, r9
 800554c:	f7fa fe6a 	bl	8000224 <__adddf3>
 8005550:	ec53 2b18 	vmov	r2, r3, d8
 8005554:	f7fb f81c 	bl	8000590 <__aeabi_dmul>
 8005558:	4680      	mov	r8, r0
 800555a:	4689      	mov	r9, r1
 800555c:	b964      	cbnz	r4, 8005578 <__ieee754_log+0x280>
 800555e:	4602      	mov	r2, r0
 8005560:	460b      	mov	r3, r1
 8005562:	4630      	mov	r0, r6
 8005564:	4639      	mov	r1, r7
 8005566:	f7fa fe5b 	bl	8000220 <__aeabi_dsub>
 800556a:	4602      	mov	r2, r0
 800556c:	460b      	mov	r3, r1
 800556e:	4650      	mov	r0, sl
 8005570:	4659      	mov	r1, fp
 8005572:	f7fa fe55 	bl	8000220 <__aeabi_dsub>
 8005576:	e6d6      	b.n	8005326 <__ieee754_log+0x2e>
 8005578:	a321      	add	r3, pc, #132	; (adr r3, 8005600 <__ieee754_log+0x308>)
 800557a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557e:	ec51 0b19 	vmov	r0, r1, d9
 8005582:	f7fb f805 	bl	8000590 <__aeabi_dmul>
 8005586:	a320      	add	r3, pc, #128	; (adr r3, 8005608 <__ieee754_log+0x310>)
 8005588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800558c:	4604      	mov	r4, r0
 800558e:	460d      	mov	r5, r1
 8005590:	ec51 0b19 	vmov	r0, r1, d9
 8005594:	f7fa fffc 	bl	8000590 <__aeabi_dmul>
 8005598:	4642      	mov	r2, r8
 800559a:	464b      	mov	r3, r9
 800559c:	f7fa fe42 	bl	8000224 <__adddf3>
 80055a0:	4602      	mov	r2, r0
 80055a2:	460b      	mov	r3, r1
 80055a4:	4630      	mov	r0, r6
 80055a6:	4639      	mov	r1, r7
 80055a8:	f7fa fe3a 	bl	8000220 <__aeabi_dsub>
 80055ac:	4652      	mov	r2, sl
 80055ae:	465b      	mov	r3, fp
 80055b0:	f7fa fe36 	bl	8000220 <__aeabi_dsub>
 80055b4:	4602      	mov	r2, r0
 80055b6:	460b      	mov	r3, r1
 80055b8:	4620      	mov	r0, r4
 80055ba:	4629      	mov	r1, r5
 80055bc:	e7d9      	b.n	8005572 <__ieee754_log+0x27a>
 80055be:	4602      	mov	r2, r0
 80055c0:	460b      	mov	r3, r1
 80055c2:	4650      	mov	r0, sl
 80055c4:	4659      	mov	r1, fp
 80055c6:	f7fa fe2b 	bl	8000220 <__aeabi_dsub>
 80055ca:	ec53 2b18 	vmov	r2, r3, d8
 80055ce:	f7fa ffdf 	bl	8000590 <__aeabi_dmul>
 80055d2:	4606      	mov	r6, r0
 80055d4:	460f      	mov	r7, r1
 80055d6:	2c00      	cmp	r4, #0
 80055d8:	f43f af23 	beq.w	8005422 <__ieee754_log+0x12a>
 80055dc:	a308      	add	r3, pc, #32	; (adr r3, 8005600 <__ieee754_log+0x308>)
 80055de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e2:	ec51 0b19 	vmov	r0, r1, d9
 80055e6:	f7fa ffd3 	bl	8000590 <__aeabi_dmul>
 80055ea:	a307      	add	r3, pc, #28	; (adr r3, 8005608 <__ieee754_log+0x310>)
 80055ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f0:	4604      	mov	r4, r0
 80055f2:	460d      	mov	r5, r1
 80055f4:	ec51 0b19 	vmov	r0, r1, d9
 80055f8:	e727      	b.n	800544a <__ieee754_log+0x152>
 80055fa:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8005650 <__ieee754_log+0x358>
 80055fe:	e694      	b.n	800532a <__ieee754_log+0x32>
 8005600:	fee00000 	.word	0xfee00000
 8005604:	3fe62e42 	.word	0x3fe62e42
 8005608:	35793c76 	.word	0x35793c76
 800560c:	3dea39ef 	.word	0x3dea39ef
 8005610:	55555555 	.word	0x55555555
 8005614:	3fd55555 	.word	0x3fd55555
 8005618:	df3e5244 	.word	0xdf3e5244
 800561c:	3fc2f112 	.word	0x3fc2f112
 8005620:	96cb03de 	.word	0x96cb03de
 8005624:	3fc74664 	.word	0x3fc74664
 8005628:	94229359 	.word	0x94229359
 800562c:	3fd24924 	.word	0x3fd24924
 8005630:	55555593 	.word	0x55555593
 8005634:	3fe55555 	.word	0x3fe55555
 8005638:	d078c69f 	.word	0xd078c69f
 800563c:	3fc39a09 	.word	0x3fc39a09
 8005640:	1d8e78af 	.word	0x1d8e78af
 8005644:	3fcc71c5 	.word	0x3fcc71c5
 8005648:	9997fa04 	.word	0x9997fa04
 800564c:	3fd99999 	.word	0x3fd99999
	...
 8005658:	c3500000 	.word	0xc3500000
 800565c:	43500000 	.word	0x43500000
 8005660:	7fefffff 	.word	0x7fefffff
 8005664:	3ff00000 	.word	0x3ff00000
 8005668:	3fe00000 	.word	0x3fe00000
 800566c:	00000000 	.word	0x00000000

08005670 <nan>:
 8005670:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005678 <nan+0x8>
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	00000000 	.word	0x00000000
 800567c:	7ff80000 	.word	0x7ff80000

08005680 <_init>:
 8005680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005682:	bf00      	nop
 8005684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005686:	bc08      	pop	{r3}
 8005688:	469e      	mov	lr, r3
 800568a:	4770      	bx	lr

0800568c <_fini>:
 800568c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800568e:	bf00      	nop
 8005690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005692:	bc08      	pop	{r3}
 8005694:	469e      	mov	lr, r3
 8005696:	4770      	bx	lr
