# ğŸ§ª SystemVerilog UART Verification Framework

\<div align="center"\>

\<img src="[https://img.shields.io/badge/Language-SystemVerilog-green?style=for-the-badge\&logo=systemverilog](https://www.google.com/search?q=https://img.shields.io/badge/Language-SystemVerilog-green%3Fstyle%3Dfor-the-badge%26logo%3Dsystemverilog)" /\>
\<img src="[https://img.shields.io/badge/Methodology-UVM\_Style\_OOP-blue?style=for-the-badge](https://www.google.com/search?q=https://img.shields.io/badge/Methodology-UVM_Style_OOP-blue%3Fstyle%3Dfor-the-badge)" /\>
\<img src="[https://img.shields.io/badge/Sim-Vivado\_Simulator-red?style=for-the-badge\&logo=xilinx](https://www.google.com/search?q=https://img.shields.io/badge/Sim-Vivado_Simulator-red%3Fstyle%3Dfor-the-badge%26logo%3Dxilinx)" /\>
\<img src="[https://img.shields.io/badge/Target-UART\_Controller-orange?style=for-the-badge](https://www.google.com/search?q=https://img.shields.io/badge/Target-UART_Controller-orange%3Fstyle%3Dfor-the-badge)" /\>

**Constrained Random Verification (CRV) & Self-Checking Environment**<br>
ê°ì²´ ì§€í–¥ í”„ë¡œê·¸ë˜ë°(OOP)ì„ ì ìš©í•œ ê³„ì¸µì  í…ŒìŠ¤íŠ¸ë²¤ì¹˜(Layered Testbench) ì„¤ê³„ ë° ìë™í™”ëœ ê²€ì¦ ì‹œìŠ¤í…œ

\</div\>

-----

## ğŸ“– 1. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” FPGA ì„¤ê³„ì˜ ì‹ ë¢°ì„±ì„ ë³´ì¥í•˜ê¸° ìœ„í•´ êµ¬ì¶•ëœ \*\*SystemVerilog ê¸°ë°˜ì˜ ê³ ê¸‰ ê²€ì¦ í™˜ê²½(Advanced Verification Environment)\*\*ì…ë‹ˆë‹¤.
ê¸°ì¡´ì˜ ë‹¨ìˆœí•œ íŒŒí˜• ê´€ì¸¡ ë°©ì‹ì—ì„œ ë²—ì–´ë‚˜, **í´ë˜ìŠ¤ ê¸°ë°˜(Class-based)** ì•„í‚¤í…ì²˜ë¥¼ ë„ì…í•˜ì—¬ ì¬ì‚¬ìš©ì„±ê³¼ í™•ì¥ì„±ì„ ê·¹ëŒ€í™”í–ˆìŠµë‹ˆë‹¤. `Generator`, `Driver`, `Monitor`, `Scoreboard`ë¡œ êµ¬ì„±ëœ ê³„ì¸µì  êµ¬ì¡°ë¥¼ í†µí•´ ëœë¤ íŠ¸ëœì­ì…˜ì„ ìƒì„±í•˜ê³ , DUT(Device Under Test)ì˜ ì‘ë‹µì„ ìë™ìœ¼ë¡œ íŒë³„(Self-Checking)í•©ë‹ˆë‹¤.

### âœ¨ í•µì‹¬ ê²€ì¦ ê¸°ëŠ¥ (Key Verification Features)

  * **Layered Testbench Architecture:** ê¸°ëŠ¥ë³„ë¡œ ëª¨ë“ˆí™”ëœ ê°ì²´ë“¤ì´ ìƒí˜¸ì‘ìš©í•˜ëŠ” êµ¬ì¡°ë¡œ, ìœ ì§€ë³´ìˆ˜ê°€ ìš©ì´í•©ë‹ˆë‹¤.
  * **Transaction Level Modeling (TLM):** ì‹ í˜¸(Pin) ë ˆë²¨ì´ ì•„ë‹Œ ì¶”ìƒí™”ëœ íŒ¨í‚·(Transaction) ë‹¨ìœ„ë¡œ ë°ì´í„° íë¦„ì„ ì œì–´í•©ë‹ˆë‹¤.
  * **Constrained Random Verification (CRV):** `rand`, `randc`ë¥¼ í™œìš©í•˜ì—¬ ì½”ë„ˆ ì¼€ì´ìŠ¤(Corner Case)ë¥¼ ì»¤ë²„í•˜ëŠ” ë¬´ì‘ìœ„ í…ŒìŠ¤íŠ¸ íŒ¨í„´ì„ ìƒì„±í•©ë‹ˆë‹¤.
  * **IPC (Inter-Process Communication):** `Mailbox`ì™€ `Event`ë¥¼ ì‚¬ìš©í•˜ì—¬ ì“°ë ˆë“œ ê°„ ë™ê¸°í™” ë° ë°ì´í„° ì „ì†¡ì„ ì•ˆì „í•˜ê²Œ ì²˜ë¦¬í•©ë‹ˆë‹¤.

-----

## ğŸ—ï¸ 2. ê²€ì¦ í™˜ê²½ ì•„í‚¤í…ì²˜ (Verification Architecture)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ëŠ” DUTë¥¼ ê°ì‹¸ëŠ” **Environment** ì»¨í…Œì´ë„ˆ ë‚´ì—ì„œ ë…ë¦½ì ì¸ ì»´í¬ë„ŒíŠ¸ë“¤ì´ `Mailbox`ë¥¼ í†µí•´ í†µì‹ í•˜ëŠ” êµ¬ì¡°ì…ë‹ˆë‹¤.

```mermaid
graph LR
    subgraph "SystemVerilog Environment"
        GEN[Generator] -->|Put Trans| MBX1((Gen2Drv<br>Mailbox))
        MBX1 -->|Get Trans| DRV[Driver]
        
        DRV -->|Virtual Interface| IF[UART Interface]
        IF <==> DUT[UART Controller<br>(RTL Design)]
        IF -->|Sample| MON[Monitor]
        
        MON -->|Put Trans| MBX2((Mon2Scb<br>Mailbox))
        MBX2 -->|Get Trans| SCB[Scoreboard]
        
        DRV -.->|Copy Expected| MBX3((Drv2Scb<br>Mailbox)) -.-> SCB
    end
    
    SCB -->|Compare| RESULT[Pass/Fail Report]
```

### ğŸ§© ì£¼ìš” ì»´í¬ë„ŒíŠ¸ ìƒì„¸ ë¶„ì„

| ì»´í¬ë„ŒíŠ¸ (Class) | ì—­í•  (Role) | ê¸°ìˆ ì  êµ¬í˜„ (Technical Detail) |
| :--- | :--- | :--- |
| **Transaction** | [cite_start]ë°ì´í„° ì¶”ìƒí™” | [cite: 485] `randc`ë¡œ ì„ ì–¸ëœ 8-bit Payloadë¥¼ í¬í•¨í•˜ë©°, ì „ì†¡í•  ë°ì´í„° íŒ¨í‚·ì„ ê°ì²´í™”í•©ë‹ˆë‹¤. |
| **Generator** | [cite_start]ìê·¹ ìƒì„± | [cite: 489] `assert(trans.randomize())`ë¥¼ í†µí•´ ì œì•½ ì¡°ê±´ ë‚´ì—ì„œ ìœ íš¨í•œ ëœë¤ ë°ì´í„°ë¥¼ ìƒì„±í•˜ì—¬ Driverë¡œ ì „ë‹¬í•©ë‹ˆë‹¤. |
| **Driver** | [cite_start]ì‹ í˜¸ êµ¬ë™ | [cite: 498] íŠ¸ëœì­ì…˜ì„ ë¬¼ë¦¬ì  ì‹ í˜¸ë¡œ ë³€í™˜í•©ë‹ˆë‹¤. `Virtual Interface`ë¥¼ í†µí•´ DUTì˜ Rx í•€ì— UART í”„ë¡œí† ì½œ(Start-Data-Stop)ì„ ì¸ê°€í•©ë‹ˆë‹¤. |
| **Monitor** | [cite_start]ì‹ í˜¸ ê°ì§€ | [cite: 504] ì¸í„°í˜ì´ìŠ¤ì˜ Tx ë¼ì¸ì„ ëª¨ë‹ˆí„°ë§í•˜ë‹¤ê°€ ë°ì´í„°ê°€ ê°ì§€ë˜ë©´, ë¹„íŠ¸ë¥¼ ìƒ˜í”Œë§í•˜ì—¬ íŠ¸ëœì­ì…˜ ê°ì²´ë¡œ ì¬ì¡°ë¦½í•©ë‹ˆë‹¤. |
| **Scoreboard** | [cite_start]ë¬´ê²°ì„± ê²€ì¦ | [cite: 518] Driverê°€ ë³´ë‚¸ \*\*ê¸°ëŒ€ê°’(Expected)\*\*ê³¼ Monitorê°€ ìˆ˜ì§‘í•œ \*\*ì‹¤ì œê°’(Actual)\*\*ì„ ë¹„êµí•˜ì—¬ ì‹¤ì‹œê°„ìœ¼ë¡œ Pass/Failì„ íŒì •í•©ë‹ˆë‹¤. |

-----

## ğŸ” 3. í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ (Test Scenarios)

### 3.1 Random Data Loopback Test (`tb_uart_top.sv`)

  * **ëª©ì :** UART RX FIFO â†’ UART TX FIFO ê²½ë¡œì˜ ë°ì´í„° ë¬´ê²°ì„± ë° ê³ ì† ì „ì†¡ ì•ˆì •ì„± ê²€ì¦.
  * **ë™ì‘:**
    1.  Generatorê°€ 256ê°œì˜ ì¤‘ë³µ ì—†ëŠ” ë¬´ì‘ìœ„ íŒ¨í„´(`randc`) ìƒì„±.
    2.  Driverê°€ UART í”„ë¡œí† ì½œì— ë§ì¶° ì£¼ì….
    3.  DUTê°€ ë°ì´í„°ë¥¼ ìˆ˜ì‹ í•˜ì—¬ FIFOì— ì €ì¥ í›„ ë‹¤ì‹œ ì†¡ì‹ (Loopback).
    4.  Scoreboardê°€ ë°ì´í„° ì†ì‹¤ ì—¬ë¶€ í™•ì¸.

### 3.2 Functional Control Test (`tb_top_function.sv`)

  * **ëª©ì :** ì‹¤ì œ ì• í”Œë¦¬ì¼€ì´ì…˜(ì¹´ìš´í„°/íƒ€ì´ë¨¸) ì œì–´ í”„ë¡œí† ì½œ ê²€ì¦.
  * **ì‹œë‚˜ë¦¬ì˜¤:**
      * [cite_start]**Command 'r' (Run):** [cite: 569] `send_char("r")` í˜¸ì¶œ â†’ ì‹œìŠ¤í…œ Enable ì‹ í˜¸ í™œì„±í™” í™•ì¸.
      * [cite_start]**Command 'c' (Clear):** [cite: 571] `send_char("c")` í˜¸ì¶œ â†’ ë‚´ë¶€ ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™” í™•ì¸.
      * [cite_start]**Command 'm' (Mode):** [cite: 573] `send_char("m")` í˜¸ì¶œ â†’ ë™ì‘ ëª¨ë“œ ì „í™˜ í™•ì¸.

-----

## ğŸ’» 4. í•µì‹¬ ê¸°ìˆ  ë° ì½”ë“œ ë¦¬ë·° (Technical Highlights)

### 4.1 ê°€ìƒ ì¸í„°í˜ì´ìŠ¤ (Virtual Interface)

í´ë˜ìŠ¤(ë™ì  ê°ì²´)ëŠ” ì •ì  ëª¨ë“ˆ(Static Module)ì¸ DUTì˜ ì‹ í˜¸ì— ì§ì ‘ ì ‘ê·¼í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤. ì´ë¥¼ í•´ê²°í•˜ê¸° ìœ„í•´ `interface`ë¥¼ ì •ì˜í•˜ê³ , í´ë˜ìŠ¤ ë‚´ë¶€ì—ì„œëŠ” `virtual interface` í•¸ë“¤ì„ ì‚¬ìš©í•˜ì—¬ í•˜ë“œì›¨ì–´ ì‹ í˜¸ë¥¼ ì œì–´í•©ë‹ˆë‹¤.

```systemverilog
// Driver Class Example
virtual uart_interface uart_if; [cite_start]// [cite: 492] Virtual Interface handle
task run();
    uart_if.rx = 1'b0; // Drive logic via interface
    ...
endtask
```

### 4.2 Mailboxë¥¼ ì´ìš©í•œ ë™ê¸°í™”

ë…ë¦½ì ìœ¼ë¡œ ì‹¤í–‰ë˜ëŠ” ìŠ¤ë ˆë“œ(Generator, Driver ë“±) ê°„ì˜ ë°ì´í„° ì „ë‹¬ì„ ìœ„í•´ `mailbox`ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. ì´ëŠ” ìƒì‚°ì-ì†Œë¹„ì íŒ¨í„´ì„ êµ¬í˜„í•˜ë©° ë°ì´í„° ë ˆì´ìŠ¤ ì»¨ë””ì…˜ì„ ë°©ì§€í•©ë‹ˆë‹¤.

```systemverilog
// Generator puts data
gen2drv_mbox.put(trans); [cite_start]// [cite: 490]
// Driver gets data
gen2drv_mbox.get(trans); [cite_start]// [cite: 496]
```

### 4.3 Self-Checking Scoreboard

ë³„ë„ì˜ íŒŒí˜• ë¶„ì„ ì—†ì´ ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸ë§Œìœ¼ë¡œ ì„±ê³µ ì—¬ë¶€ë¥¼ íŒë‹¨í•  ìˆ˜ ìˆë„ë¡ ìë™í™”ëœ ë¹„êµ ë¡œì§ì„ í¬í•¨í•©ë‹ˆë‹¤.

```systemverilog
if (trans.send_data == tr.send_data) begin
    pass_count++;
    $display("[SCB] data matched!"); [cite_start]// [cite: 519]
end else begin
    fail_count++;
    $display("[SCB] mismatch!"); [cite_start]// [cite: 522]
end
```

-----

## ğŸ“Š 5. ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ ë¦¬í¬íŠ¸ (Report)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‹¤í–‰ì´ ì™„ë£Œë˜ë©´ `Environment` í´ë˜ìŠ¤ëŠ” ìˆ˜ì§‘ëœ í†µê³„ë¥¼ ë°”íƒ•ìœ¼ë¡œ ìµœì¢… ë¦¬í¬íŠ¸ë¥¼ ì¶œë ¥í•©ë‹ˆë‹¤.

```text
===================================
=========== test report ===========
===================================
[cite_start]==    Total Test : 256           ==  <-- [cite: 528] Generated Packets
[cite_start]==    Pass Test  : 256           ==  <-- [cite: 529] Matched Transactions
[cite_start]==    Fail Test  : 0             ==  <-- [cite: 530] Mismatched / Errors
===================================
==     Testbench is finished     ==
===================================
```

-----

## ğŸ“‚ 6. í´ë” êµ¬ì¡° (Directory Structure)

```text
ğŸ“¦ UART-SystemVerilog-Verification
 â”£ ğŸ“‚ src
 [cite_start]â”ƒ â”£ ğŸ“œ uart_top.sv         # [DUT] UART Top (FIFO + RX/TX) [cite: 1]
 [cite_start]â”ƒ â”£ ğŸ“œ uart_rx.sv          # [DUT] RX Module (Oversampling) [cite: 228]
 [cite_start]â”ƒ â”£ ğŸ“œ uart_tx.sv          # [DUT] TX Module [cite: 8]
 [cite_start]â”ƒ â”— ğŸ“œ fifo.sv             # [DUT] Circular FIFO Buffer [cite: 35]
 â”£ ğŸ“‚ verification
 [cite_start]â”ƒ â”£ ğŸ“œ tb_uart_top.sv      # [TB] Random Verification Top (Class definitions) [cite: 485]
 [cite_start]â”ƒ â”£ ğŸ“œ tb_uart_rx.sv       # [TB] RX Unit Test [cite: 260]
 [cite_start]â”ƒ â”— ğŸ“œ tb_top_function.sv  # [TB] Functional Scenario Test [cite: 553]
 â”— ğŸ“œ README.md             # Project Documentation
```

-----

\<div align="center"\>
\<i\>Verified with SystemVerilog OOP Methodology on Xilinx Vivado\</i\>
\</div\>
