
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000d6e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cfa  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800100  00800100  00000d6e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000d6e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000da0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000168  00000000  00000000  00000de0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000032d2  00000000  00000000  00000f48  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d95  00000000  00000000  0000421a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001f85  00000000  00000000  00004faf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000464  00000000  00000000  00006f34  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00010ff9  00000000  00000000  00007398  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c08  00000000  00000000  00018391  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000170  00000000  00000000  00018f99  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00000dfe  00000000  00000000  00019109  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
   2:	00 00       	nop
   4:	92 c0       	rjmp	.+292    	; 0x12a <__vector_1>
   6:	00 00       	nop
   8:	9b c0       	rjmp	.+310    	; 0x140 <__vector_2>
   a:	00 00       	nop
   c:	a4 c0       	rjmp	.+328    	; 0x156 <__vector_3>
   e:	00 00       	nop
  10:	ad c0       	rjmp	.+346    	; 0x16c <__vector_4>
  12:	00 00       	nop
  14:	b6 c0       	rjmp	.+364    	; 0x182 <__vector_5>
  16:	00 00       	nop
  18:	bf c0       	rjmp	.+382    	; 0x198 <__vector_6>
  1a:	00 00       	nop
  1c:	c8 c0       	rjmp	.+400    	; 0x1ae <__vector_7>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__vector_8>
  22:	00 00       	nop
  24:	da c0       	rjmp	.+436    	; 0x1da <__vector_9>
  26:	00 00       	nop
  28:	e3 c0       	rjmp	.+454    	; 0x1f0 <__vector_10>
  2a:	00 00       	nop
  2c:	ec c0       	rjmp	.+472    	; 0x206 <__vector_11>
  2e:	00 00       	nop
  30:	f5 c0       	rjmp	.+490    	; 0x21c <__vector_12>
  32:	00 00       	nop
  34:	fe c0       	rjmp	.+508    	; 0x232 <__vector_13>
  36:	00 00       	nop
  38:	07 c1       	rjmp	.+526    	; 0x248 <__vector_14>
  3a:	00 00       	nop
  3c:	10 c1       	rjmp	.+544    	; 0x25e <__vector_15>
  3e:	00 00       	nop
  40:	19 c1       	rjmp	.+562    	; 0x274 <__vector_16>
  42:	00 00       	nop
  44:	22 c1       	rjmp	.+580    	; 0x28a <__vector_17>
  46:	00 00       	nop
  48:	2b c1       	rjmp	.+598    	; 0x2a0 <__vector_18>
  4a:	00 00       	nop
  4c:	34 c1       	rjmp	.+616    	; 0x2b6 <__vector_19>
  4e:	00 00       	nop
  50:	3d c1       	rjmp	.+634    	; 0x2cc <__vector_20>
  52:	00 00       	nop
  54:	a3 c1       	rjmp	.+838    	; 0x39c <__vector_21>
  56:	00 00       	nop
  58:	e7 c1       	rjmp	.+974    	; 0x428 <__vector_22>
  5a:	00 00       	nop
  5c:	f0 c1       	rjmp	.+992    	; 0x43e <__vector_23>
  5e:	00 00       	nop
  60:	f9 c1       	rjmp	.+1010   	; 0x454 <__vector_24>
  62:	00 00       	nop
  64:	02 c2       	rjmp	.+1028   	; 0x46a <__vector_25>
	...

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea ef       	ldi	r30, 0xFA	; 250
  7c:	fc e0       	ldi	r31, 0x0C	; 12
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 30       	cpi	r26, 0x00	; 0
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e0       	ldi	r26, 0x00	; 0
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a6 31       	cpi	r26, 0x16	; 22
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	21 d2       	rcall	.+1090   	; 0x4de <main>
  9c:	2c c6       	rjmp	.+3160   	; 0xcf6 <_exit>

0000009e <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
  9e:	cf 93       	push	r28
  a0:	df 93       	push	r29
  a2:	1f 92       	push	r1
  a4:	cd b7       	in	r28, 0x3d	; 61
  a6:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
  a8:	8f ef       	ldi	r24, 0xFF	; 255
  aa:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
  ae:	8f b7       	in	r24, 0x3f	; 63
  b0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
  b2:	f8 94       	cli
	return flags;
  b4:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
  b6:	5f 93       	push	r21
  b8:	50 e8       	ldi	r21, 0x80	; 128
  ba:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
  be:	50 e0       	ldi	r21, 0x00	; 0
  c0:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
  c4:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
  c6:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
  c8:	0f 90       	pop	r0
  ca:	df 91       	pop	r29
  cc:	cf 91       	pop	r28
  ce:	08 95       	ret

000000d0 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
  d0:	cf 93       	push	r28
  d2:	df 93       	push	r29
  d4:	1f 92       	push	r1
  d6:	cd b7       	in	r28, 0x3d	; 61
  d8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
  da:	9f b7       	in	r25, 0x3f	; 63
  dc:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
  de:	f8 94       	cli
	return flags;
  e0:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
  e2:	81 11       	cpse	r24, r1
  e4:	06 c0       	rjmp	.+12     	; 0xf2 <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
  e6:	e4 e6       	ldi	r30, 0x64	; 100
  e8:	f0 e0       	ldi	r31, 0x00	; 0
  ea:	60 95       	com	r22
  ec:	80 81       	ld	r24, Z
  ee:	68 23       	and	r22, r24
  f0:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
  f2:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
  f4:	0f 90       	pop	r0
  f6:	df 91       	pop	r29
  f8:	cf 91       	pop	r28
  fa:	08 95       	ret

000000fc <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	1f 92       	push	r1
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 106:	9f b7       	in	r25, 0x3f	; 63
 108:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
 10a:	f8 94       	cli
	return flags;
 10c:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
 10e:	81 11       	cpse	r24, r1
 110:	05 c0       	rjmp	.+10     	; 0x11c <sysclk_disable_module+0x20>
		*(reg + port) |= id;
 112:	e4 e6       	ldi	r30, 0x64	; 100
 114:	f0 e0       	ldi	r31, 0x00	; 0
 116:	80 81       	ld	r24, Z
 118:	68 2b       	or	r22, r24
 11a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 11c:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
 11e:	0f 90       	pop	r0
 120:	df 91       	pop	r29
 122:	cf 91       	pop	r28
 124:	08 95       	ret

00000126 <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 126:	98 95       	break
 128:	08 95       	ret

0000012a <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
 12a:	1f 92       	push	r1
 12c:	0f 92       	push	r0
 12e:	0f b6       	in	r0, 0x3f	; 63
 130:	0f 92       	push	r0
 132:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 134:	98 95       	break


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
	s_bad_interrupt();
}
 136:	0f 90       	pop	r0
 138:	0f be       	out	0x3f, r0	; 63
 13a:	0f 90       	pop	r0
 13c:	1f 90       	pop	r1
 13e:	18 95       	reti

00000140 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
 140:	1f 92       	push	r1
 142:	0f 92       	push	r0
 144:	0f b6       	in	r0, 0x3f	; 63
 146:	0f 92       	push	r0
 148:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 14a:	98 95       	break
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
 14c:	0f 90       	pop	r0
 14e:	0f be       	out	0x3f, r0	; 63
 150:	0f 90       	pop	r0
 152:	1f 90       	pop	r1
 154:	18 95       	reti

00000156 <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
 156:	1f 92       	push	r1
 158:	0f 92       	push	r0
 15a:	0f b6       	in	r0, 0x3f	; 63
 15c:	0f 92       	push	r0
 15e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 160:	98 95       	break
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
 162:	0f 90       	pop	r0
 164:	0f be       	out	0x3f, r0	; 63
 166:	0f 90       	pop	r0
 168:	1f 90       	pop	r1
 16a:	18 95       	reti

0000016c <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
 16c:	1f 92       	push	r1
 16e:	0f 92       	push	r0
 170:	0f b6       	in	r0, 0x3f	; 63
 172:	0f 92       	push	r0
 174:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 176:	98 95       	break
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
 178:	0f 90       	pop	r0
 17a:	0f be       	out	0x3f, r0	; 63
 17c:	0f 90       	pop	r0
 17e:	1f 90       	pop	r1
 180:	18 95       	reti

00000182 <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
 182:	1f 92       	push	r1
 184:	0f 92       	push	r0
 186:	0f b6       	in	r0, 0x3f	; 63
 188:	0f 92       	push	r0
 18a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 18c:	98 95       	break
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
 18e:	0f 90       	pop	r0
 190:	0f be       	out	0x3f, r0	; 63
 192:	0f 90       	pop	r0
 194:	1f 90       	pop	r1
 196:	18 95       	reti

00000198 <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
 198:	1f 92       	push	r1
 19a:	0f 92       	push	r0
 19c:	0f b6       	in	r0, 0x3f	; 63
 19e:	0f 92       	push	r0
 1a0:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 1a2:	98 95       	break
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
 1a4:	0f 90       	pop	r0
 1a6:	0f be       	out	0x3f, r0	; 63
 1a8:	0f 90       	pop	r0
 1aa:	1f 90       	pop	r1
 1ac:	18 95       	reti

000001ae <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
 1ae:	1f 92       	push	r1
 1b0:	0f 92       	push	r0
 1b2:	0f b6       	in	r0, 0x3f	; 63
 1b4:	0f 92       	push	r0
 1b6:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 1b8:	98 95       	break
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
 1ba:	0f 90       	pop	r0
 1bc:	0f be       	out	0x3f, r0	; 63
 1be:	0f 90       	pop	r0
 1c0:	1f 90       	pop	r1
 1c2:	18 95       	reti

000001c4 <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
 1c4:	1f 92       	push	r1
 1c6:	0f 92       	push	r0
 1c8:	0f b6       	in	r0, 0x3f	; 63
 1ca:	0f 92       	push	r0
 1cc:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 1ce:	98 95       	break
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
 1d0:	0f 90       	pop	r0
 1d2:	0f be       	out	0x3f, r0	; 63
 1d4:	0f 90       	pop	r0
 1d6:	1f 90       	pop	r1
 1d8:	18 95       	reti

000001da <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
 1da:	1f 92       	push	r1
 1dc:	0f 92       	push	r0
 1de:	0f b6       	in	r0, 0x3f	; 63
 1e0:	0f 92       	push	r0
 1e2:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 1e4:	98 95       	break
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
 1e6:	0f 90       	pop	r0
 1e8:	0f be       	out	0x3f, r0	; 63
 1ea:	0f 90       	pop	r0
 1ec:	1f 90       	pop	r1
 1ee:	18 95       	reti

000001f0 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
 1f0:	1f 92       	push	r1
 1f2:	0f 92       	push	r0
 1f4:	0f b6       	in	r0, 0x3f	; 63
 1f6:	0f 92       	push	r0
 1f8:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 1fa:	98 95       	break
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
 1fc:	0f 90       	pop	r0
 1fe:	0f be       	out	0x3f, r0	; 63
 200:	0f 90       	pop	r0
 202:	1f 90       	pop	r1
 204:	18 95       	reti

00000206 <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
 206:	1f 92       	push	r1
 208:	0f 92       	push	r0
 20a:	0f b6       	in	r0, 0x3f	; 63
 20c:	0f 92       	push	r0
 20e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 210:	98 95       	break
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
 212:	0f 90       	pop	r0
 214:	0f be       	out	0x3f, r0	; 63
 216:	0f 90       	pop	r0
 218:	1f 90       	pop	r1
 21a:	18 95       	reti

0000021c <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
 21c:	1f 92       	push	r1
 21e:	0f 92       	push	r0
 220:	0f b6       	in	r0, 0x3f	; 63
 222:	0f 92       	push	r0
 224:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 226:	98 95       	break
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
 228:	0f 90       	pop	r0
 22a:	0f be       	out	0x3f, r0	; 63
 22c:	0f 90       	pop	r0
 22e:	1f 90       	pop	r1
 230:	18 95       	reti

00000232 <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
 232:	1f 92       	push	r1
 234:	0f 92       	push	r0
 236:	0f b6       	in	r0, 0x3f	; 63
 238:	0f 92       	push	r0
 23a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 23c:	98 95       	break
}

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
	s_bad_interrupt();
}
 23e:	0f 90       	pop	r0
 240:	0f be       	out	0x3f, r0	; 63
 242:	0f 90       	pop	r0
 244:	1f 90       	pop	r1
 246:	18 95       	reti

00000248 <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
 248:	1f 92       	push	r1
 24a:	0f 92       	push	r0
 24c:	0f b6       	in	r0, 0x3f	; 63
 24e:	0f 92       	push	r0
 250:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 252:	98 95       	break
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
 254:	0f 90       	pop	r0
 256:	0f be       	out	0x3f, r0	; 63
 258:	0f 90       	pop	r0
 25a:	1f 90       	pop	r1
 25c:	18 95       	reti

0000025e <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
 25e:	1f 92       	push	r1
 260:	0f 92       	push	r0
 262:	0f b6       	in	r0, 0x3f	; 63
 264:	0f 92       	push	r0
 266:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 268:	98 95       	break
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
 26a:	0f 90       	pop	r0
 26c:	0f be       	out	0x3f, r0	; 63
 26e:	0f 90       	pop	r0
 270:	1f 90       	pop	r1
 272:	18 95       	reti

00000274 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
 274:	1f 92       	push	r1
 276:	0f 92       	push	r0
 278:	0f b6       	in	r0, 0x3f	; 63
 27a:	0f 92       	push	r0
 27c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 27e:	98 95       	break
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
 280:	0f 90       	pop	r0
 282:	0f be       	out	0x3f, r0	; 63
 284:	0f 90       	pop	r0
 286:	1f 90       	pop	r1
 288:	18 95       	reti

0000028a <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
 28a:	1f 92       	push	r1
 28c:	0f 92       	push	r0
 28e:	0f b6       	in	r0, 0x3f	; 63
 290:	0f 92       	push	r0
 292:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 294:	98 95       	break
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
 296:	0f 90       	pop	r0
 298:	0f be       	out	0x3f, r0	; 63
 29a:	0f 90       	pop	r0
 29c:	1f 90       	pop	r1
 29e:	18 95       	reti

000002a0 <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
 2a0:	1f 92       	push	r1
 2a2:	0f 92       	push	r0
 2a4:	0f b6       	in	r0, 0x3f	; 63
 2a6:	0f 92       	push	r0
 2a8:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2aa:	98 95       	break
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
 2ac:	0f 90       	pop	r0
 2ae:	0f be       	out	0x3f, r0	; 63
 2b0:	0f 90       	pop	r0
 2b2:	1f 90       	pop	r1
 2b4:	18 95       	reti

000002b6 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
 2b6:	1f 92       	push	r1
 2b8:	0f 92       	push	r0
 2ba:	0f b6       	in	r0, 0x3f	; 63
 2bc:	0f 92       	push	r0
 2be:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2c0:	98 95       	break
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
 2c2:	0f 90       	pop	r0
 2c4:	0f be       	out	0x3f, r0	; 63
 2c6:	0f 90       	pop	r0
 2c8:	1f 90       	pop	r1
 2ca:	18 95       	reti

000002cc <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
 2cc:	1f 92       	push	r1
 2ce:	0f 92       	push	r0
 2d0:	0f b6       	in	r0, 0x3f	; 63
 2d2:	0f 92       	push	r0
 2d4:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 2d6:	98 95       	break
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
 2d8:	0f 90       	pop	r0
 2da:	0f be       	out	0x3f, r0	; 63
 2dc:	0f 90       	pop	r0
 2de:	1f 90       	pop	r1
 2e0:	18 95       	reti

000002e2 <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val)
{
 2e2:	cf 92       	push	r12
 2e4:	df 92       	push	r13
 2e6:	ef 92       	push	r14
 2e8:	ff 92       	push	r15
 2ea:	cf 93       	push	r28
 2ec:	df 93       	push	r29
 2ee:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	
	if (reason == ADC_STATE_VLD_LDR) {
 2f0:	81 30       	cpi	r24, 0x01	; 1
 2f2:	31 f5       	brne	.+76     	; 0x340 <__vector_21__bottom+0x5e>
		g_adc_ldr	= 0.90f * g_adc_ldr		+ 0.10f * adc_val;
 2f4:	26 e6       	ldi	r18, 0x66	; 102
 2f6:	36 e6       	ldi	r19, 0x66	; 102
 2f8:	46 e6       	ldi	r20, 0x66	; 102
 2fa:	5f e3       	ldi	r21, 0x3F	; 63
 2fc:	60 91 11 01 	lds	r22, 0x0111	; 0x800111 <g_adc_ldr>
 300:	70 91 12 01 	lds	r23, 0x0112	; 0x800112 <g_adc_ldr+0x1>
 304:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <g_adc_ldr+0x2>
 308:	90 91 14 01 	lds	r25, 0x0114	; 0x800114 <g_adc_ldr+0x3>
 30c:	91 d4       	rcall	.+2338   	; 0xc30 <__mulsf3>
 30e:	6b 01       	movw	r12, r22
 310:	7c 01       	movw	r14, r24
 312:	be 01       	movw	r22, r28
 314:	80 e0       	ldi	r24, 0x00	; 0
 316:	90 e0       	ldi	r25, 0x00	; 0
 318:	d5 d3       	rcall	.+1962   	; 0xac4 <__floatunsisf>
 31a:	2d ec       	ldi	r18, 0xCD	; 205
 31c:	3c ec       	ldi	r19, 0xCC	; 204
 31e:	4c ec       	ldi	r20, 0xCC	; 204
 320:	5d e3       	ldi	r21, 0x3D	; 61
 322:	86 d4       	rcall	.+2316   	; 0xc30 <__mulsf3>
 324:	9b 01       	movw	r18, r22
 326:	ac 01       	movw	r20, r24
 328:	c7 01       	movw	r24, r14
 32a:	b6 01       	movw	r22, r12
 32c:	ca d2       	rcall	.+1428   	; 0x8c2 <__addsf3>
 32e:	60 93 11 01 	sts	0x0111, r22	; 0x800111 <g_adc_ldr>
 332:	70 93 12 01 	sts	0x0112, r23	; 0x800112 <g_adc_ldr+0x1>
 336:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <g_adc_ldr+0x2>
 33a:	90 93 14 01 	sts	0x0114, r25	; 0x800114 <g_adc_ldr+0x3>
 33e:	27 c0       	rjmp	.+78     	; 0x38e <__vector_21__bottom+0xac>
		
		} else if (reason == ADC_STATE_VLD_TEMP) {
 340:	83 30       	cpi	r24, 0x03	; 3
 342:	29 f5       	brne	.+74     	; 0x38e <__vector_21__bottom+0xac>
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
 344:	2c ee       	ldi	r18, 0xEC	; 236
 346:	31 e5       	ldi	r19, 0x51	; 81
 348:	48 e7       	ldi	r20, 0x78	; 120
 34a:	5f e3       	ldi	r21, 0x3F	; 63
 34c:	60 91 09 01 	lds	r22, 0x0109	; 0x800109 <g_adc_temp>
 350:	70 91 0a 01 	lds	r23, 0x010A	; 0x80010a <g_adc_temp+0x1>
 354:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <g_adc_temp+0x2>
 358:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <g_adc_temp+0x3>
 35c:	69 d4       	rcall	.+2258   	; 0xc30 <__mulsf3>
 35e:	6b 01       	movw	r12, r22
 360:	7c 01       	movw	r14, r24
 362:	be 01       	movw	r22, r28
 364:	80 e0       	ldi	r24, 0x00	; 0
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	ad d3       	rcall	.+1882   	; 0xac4 <__floatunsisf>
 36a:	2f e8       	ldi	r18, 0x8F	; 143
 36c:	32 ec       	ldi	r19, 0xC2	; 194
 36e:	45 ef       	ldi	r20, 0xF5	; 245
 370:	5c e3       	ldi	r21, 0x3C	; 60
 372:	5e d4       	rcall	.+2236   	; 0xc30 <__mulsf3>
 374:	9b 01       	movw	r18, r22
 376:	ac 01       	movw	r20, r24
 378:	c7 01       	movw	r24, r14
 37a:	b6 01       	movw	r22, r12
 37c:	a2 d2       	rcall	.+1348   	; 0x8c2 <__addsf3>
 37e:	60 93 09 01 	sts	0x0109, r22	; 0x800109 <g_adc_temp>
 382:	70 93 0a 01 	sts	0x010A, r23	; 0x80010a <g_adc_temp+0x1>
 386:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <g_adc_temp+0x2>
 38a:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <g_adc_temp+0x3>
	}
}
 38e:	df 91       	pop	r29
 390:	cf 91       	pop	r28
 392:	ff 90       	pop	r15
 394:	ef 90       	pop	r14
 396:	df 90       	pop	r13
 398:	cf 90       	pop	r12
 39a:	08 95       	ret

0000039c <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)  // ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* ADC */
 39c:	1f 92       	push	r1
 39e:	0f 92       	push	r0
 3a0:	0f b6       	in	r0, 0x3f	; 63
 3a2:	0f 92       	push	r0
 3a4:	11 24       	eor	r1, r1
 3a6:	2f 93       	push	r18
 3a8:	3f 93       	push	r19
 3aa:	4f 93       	push	r20
 3ac:	5f 93       	push	r21
 3ae:	6f 93       	push	r22
 3b0:	7f 93       	push	r23
 3b2:	8f 93       	push	r24
 3b4:	9f 93       	push	r25
 3b6:	af 93       	push	r26
 3b8:	bf 93       	push	r27
 3ba:	ef 93       	push	r30
 3bc:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
 3be:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <g_adc_state>
	
	/* CLI part */
	adc_val  = ADCL;
 3c2:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
 3c6:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
 3ca:	70 e0       	ldi	r23, 0x00	; 0
 3cc:	79 2b       	or	r23, r25
	
	switch (g_adc_state) {
 3ce:	81 30       	cpi	r24, 0x01	; 1
 3d0:	41 f0       	breq	.+16     	; 0x3e2 <__vector_21+0x46>
 3d2:	18 f0       	brcs	.+6      	; 0x3da <__vector_21+0x3e>
 3d4:	82 30       	cpi	r24, 0x02	; 2
 3d6:	61 f0       	breq	.+24     	; 0x3f0 <__vector_21+0x54>
 3d8:	0f c0       	rjmp	.+30     	; 0x3f8 <__vector_21+0x5c>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
 3da:	91 e0       	ldi	r25, 0x01	; 1
 3dc:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <g_adc_state>
		break;
 3e0:	10 c0       	rjmp	.+32     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 3e2:	98 ec       	ldi	r25, 0xC8	; 200
 3e4:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		
		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
 3e8:	92 e0       	ldi	r25, 0x02	; 2
 3ea:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <g_adc_state>
		break;
 3ee:	09 c0       	rjmp	.+18     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		
		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
 3f0:	93 e0       	ldi	r25, 0x03	; 3
 3f2:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <g_adc_state>
		break;
 3f6:	05 c0       	rjmp	.+10     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
 3f8:	90 ec       	ldi	r25, 0xC0	; 192
 3fa:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through
		
		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
 3fe:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <g_adc_state>
	}
	
	/* SEI part */
	sei();
 402:	78 94       	sei
	__vector_21__bottom(reason, adc_val);
 404:	6e df       	rcall	.-292    	; 0x2e2 <__vector_21__bottom>
}
 406:	ff 91       	pop	r31
 408:	ef 91       	pop	r30
 40a:	bf 91       	pop	r27
 40c:	af 91       	pop	r26
 40e:	9f 91       	pop	r25
 410:	8f 91       	pop	r24
 412:	7f 91       	pop	r23
 414:	6f 91       	pop	r22
 416:	5f 91       	pop	r21
 418:	4f 91       	pop	r20
 41a:	3f 91       	pop	r19
 41c:	2f 91       	pop	r18
 41e:	0f 90       	pop	r0
 420:	0f be       	out	0x3f, r0	; 63
 422:	0f 90       	pop	r0
 424:	1f 90       	pop	r1
 426:	18 95       	reti

00000428 <__vector_22>:
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
 428:	1f 92       	push	r1
 42a:	0f 92       	push	r0
 42c:	0f b6       	in	r0, 0x3f	; 63
 42e:	0f 92       	push	r0
 430:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 432:	98 95       	break
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
 434:	0f 90       	pop	r0
 436:	0f be       	out	0x3f, r0	; 63
 438:	0f 90       	pop	r0
 43a:	1f 90       	pop	r1
 43c:	18 95       	reti

0000043e <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
 43e:	1f 92       	push	r1
 440:	0f 92       	push	r0
 442:	0f b6       	in	r0, 0x3f	; 63
 444:	0f 92       	push	r0
 446:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 448:	98 95       	break
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
 44a:	0f 90       	pop	r0
 44c:	0f be       	out	0x3f, r0	; 63
 44e:	0f 90       	pop	r0
 450:	1f 90       	pop	r1
 452:	18 95       	reti

00000454 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
 454:	1f 92       	push	r1
 456:	0f 92       	push	r0
 458:	0f b6       	in	r0, 0x3f	; 63
 45a:	0f 92       	push	r0
 45c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 45e:	98 95       	break
}

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
	s_bad_interrupt();
}
 460:	0f 90       	pop	r0
 462:	0f be       	out	0x3f, r0	; 63
 464:	0f 90       	pop	r0
 466:	1f 90       	pop	r1
 468:	18 95       	reti

0000046a <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
 46a:	1f 92       	push	r1
 46c:	0f 92       	push	r0
 46e:	0f b6       	in	r0, 0x3f	; 63
 470:	0f 92       	push	r0
 472:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
 474:	98 95       	break
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
 476:	0f 90       	pop	r0
 478:	0f be       	out	0x3f, r0	; 63
 47a:	0f 90       	pop	r0
 47c:	1f 90       	pop	r1
 47e:	18 95       	reti

00000480 <board_init>:
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 480:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 482:	29 98       	cbi	0x05, 1	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 484:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 486:	2b 98       	cbi	0x05, 3	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 488:	20 9a       	sbi	0x04, 0	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 48a:	28 98       	cbi	0x05, 0	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 48c:	24 9a       	sbi	0x04, 4	; 4
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
 48e:	2c 9a       	sbi	0x05, 4	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 490:	25 9a       	sbi	0x04, 5	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 492:	2d 98       	cbi	0x05, 5	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 494:	3b 9a       	sbi	0x07, 3	; 7
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 496:	43 98       	cbi	0x08, 3	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 498:	3e 98       	cbi	0x07, 6	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 49a:	46 9a       	sbi	0x08, 6	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 49c:	50 98       	cbi	0x0a, 0	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 49e:	58 98       	cbi	0x0b, 0	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4a0:	51 98       	cbi	0x0a, 1	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4a2:	59 98       	cbi	0x0b, 1	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4a4:	52 98       	cbi	0x0a, 2	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4a6:	5a 98       	cbi	0x0b, 2	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4a8:	53 98       	cbi	0x0a, 3	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4aa:	5b 98       	cbi	0x0b, 3	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4ac:	54 98       	cbi	0x0a, 4	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4ae:	5c 98       	cbi	0x0b, 4	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4b0:	55 98       	cbi	0x0a, 5	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4b2:	5d 98       	cbi	0x0b, 5	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4b4:	56 98       	cbi	0x0a, 6	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4b6:	5e 98       	cbi	0x0b, 6	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4b8:	57 98       	cbi	0x0a, 7	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4ba:	5f 98       	cbi	0x0b, 7	; 11
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 4bc:	26 9a       	sbi	0x04, 6	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 4be:	2e 98       	cbi	0x05, 6	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 4c0:	27 9a       	sbi	0x04, 7	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 4c2:	2f 98       	cbi	0x05, 7	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4c4:	22 98       	cbi	0x04, 2	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4c6:	2a 98       	cbi	0x05, 2	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4c8:	39 98       	cbi	0x07, 1	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4ca:	41 98       	cbi	0x08, 1	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4cc:	3a 98       	cbi	0x07, 2	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4ce:	42 98       	cbi	0x08, 2	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4d0:	38 98       	cbi	0x07, 0	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 4d2:	40 98       	cbi	0x08, 0	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4d4:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 4d6:	40 9a       	sbi	0x08, 0	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 4d8:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
 4da:	40 9a       	sbi	0x08, 0	; 8
 4dc:	08 95       	ret

000004de <main>:
	/* MAIN Loop Shutdown */
	runmode = 0;
}

int main (void)
{
 4de:	6f 92       	push	r6
 4e0:	7f 92       	push	r7
 4e2:	8f 92       	push	r8
 4e4:	9f 92       	push	r9
 4e6:	af 92       	push	r10
 4e8:	bf 92       	push	r11
 4ea:	cf 92       	push	r12
 4ec:	df 92       	push	r13
 4ee:	ef 92       	push	r14
 4f0:	ff 92       	push	r15
 4f2:	0f 93       	push	r16
 4f4:	1f 93       	push	r17
 4f6:	cf 93       	push	r28
 4f8:	df 93       	push	r29
 4fa:	cd b7       	in	r28, 0x3d	; 61
 4fc:	de b7       	in	r29, 0x3e	; 62
 4fe:	2f 97       	sbiw	r28, 0x0f	; 15
 500:	0f b6       	in	r0, 0x3f	; 63
 502:	f8 94       	cli
 504:	de bf       	out	0x3e, r29	; 62
 506:	0f be       	out	0x3f, r0	; 63
 508:	cd bf       	out	0x3d, r28	; 61
	uint8_t retcode = 0;
	
	/* Init of sub-modules */
	sysclk_init();
 50a:	c9 dd       	rcall	.-1134   	; 0x9e <sysclk_init>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 50c:	8f b7       	in	r24, 0x3f	; 63
 50e:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
 510:	f8 94       	cli
	return flags;
 512:	0a 85       	ldd	r16, Y+10	; 0x0a

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 514:	8f b7       	in	r24, 0x3f	; 63
 516:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
 518:	f8 94       	cli
	return flags;
 51a:	8b 85       	ldd	r24, Y+11	; 0x0b
 51c:	5f 93       	push	r21
 51e:	50 e8       	ldi	r21, 0x80	; 128
 520:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 524:	50 e0       	ldi	r21, 0x00	; 0
 526:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 52a:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 52c:	8f bf       	out	0x3f, r24	; 63
	irqflags_t flags = cpu_irq_save();

	sysclk_set_prescalers(SYSCLK_PSDIV_1);
	
	/* Timer Synchronous Mode - prepare */
	GTCCR   = _BV(TSM)							// Timer Synchronous Mode active
 52e:	13 e8       	ldi	r17, 0x83	; 131
 530:	13 bd       	out	0x23, r17	; 35
		    | _BV(PSRSYNC);						// Timer 0/1 prescaler is synced

	
	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
 532:	65 e0       	ldi	r22, 0x05	; 5
 534:	80 e0       	ldi	r24, 0x00	; 0
 536:	e2 dd       	rcall	.-1084   	; 0xfc <sysclk_disable_module>
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(0, PRTIM1);
 538:	63 e0       	ldi	r22, 0x03	; 3
 53a:	80 e0       	ldi	r24, 0x00	; 0
 53c:	c9 dd       	rcall	.-1134   	; 0xd0 <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
 53e:	10 93 80 00 	sts	0x0080, r17	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b11  << WGM10);				// WGM: 0b0111 = Fast PWM 10 bit

		TCCR1B  = ( 0b01 << WGM12)		 
 542:	89 e0       	ldi	r24, 0x09	; 9
 544:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV 1 = 16 MHz
		   
		TCCR1C  = 0;
 548:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
 54c:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		TCNT1L	=            0b00000000;
 550:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
		OCR1AH  =       0b10           ;		// Mid-range compare value for zero audio output
 554:	82 e0       	ldi	r24, 0x02	; 2
 556:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
 55a:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	
		TIMSK1  = 0;							// no interrupts (when restarting without reset)
 55e:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// clear all flags (when restarting without reset)
 562:	87 e2       	ldi	r24, 0x27	; 39
 564:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(0, PRTIM2);
 566:	66 e0       	ldi	r22, 0x06	; 6
 568:	80 e0       	ldi	r24, 0x00	; 0
 56a:	b2 dd       	rcall	.-1180   	; 0xd0 <sysclk_enable_module>
	
		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
 56c:	10 93 b0 00 	sts	0x00B0, r17	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
 570:	87 e0       	ldi	r24, 0x07	; 7
 572:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b111 << CS20);				// CLKio DIV 1024 = 15625 Hz
	
		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
 576:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
	
		OCR2A   = 0x40;							// LCD backlight dimmed down to 25% 
 57a:	90 e4       	ldi	r25, 0x40	; 64
 57c:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0;							// no interrupts (when restarting without reset)
 580:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// clear all flags (when restarting without reset)
 584:	87 bb       	out	0x17, r24	; 23
	
		ASSR    = 0;							// no async TOSC1 mode
 586:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
 58a:	0f bf       	out	0x3f, r16	; 63
}


static void s_adc_init(void)
{
	sysclk_enable_module(0, PRADC);				// enable ADC sub-module
 58c:	60 e0       	ldi	r22, 0x00	; 0
 58e:	80 e0       	ldi	r24, 0x00	; 0
 590:	9f dd       	rcall	.-1218   	; 0xd0 <sysclk_enable_module>
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
 592:	ea e7       	ldi	r30, 0x7A	; 122
 594:	f0 e0       	ldi	r31, 0x00	; 0
 596:	87 e8       	ldi	r24, 0x87	; 135
 598:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 59a:	8f b7       	in	r24, 0x3f	; 63
 59c:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
 59e:	f8 94       	cli
	return flags;
 5a0:	99 85       	ldd	r25, Y+9	; 0x09
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
 5a2:	81 e0       	ldi	r24, 0x01	; 1
 5a4:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 5a8:	80 ec       	ldi	r24, 0xC0	; 192
 5aa:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
 5ae:	ab e7       	ldi	r26, 0x7B	; 123
 5b0:	b0 e0       	ldi	r27, 0x00	; 0
 5b2:	8c 91       	ld	r24, X
 5b4:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
 5b6:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
 5b8:	8c 93       	st	X, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
 5ba:	80 81       	ld	r24, Z
 5bc:	88 60       	ori	r24, 0x08	; 8
 5be:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 5c0:	9f bf       	out	0x3f, r25	; 63
	/* Init of sub-modules */
	sysclk_init();
	ioport_init();
	s_tc_init();
	s_adc_init();
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
 5c2:	80 b7       	in	r24, 0x30	; 48
 5c4:	80 68       	ori	r24, 0x80	; 128
 5c6:	80 bf       	out	0x30, r24	; 48
	
	/* I/O pins go active here */
	board_init();
 5c8:	5b df       	rcall	.-330    	; 0x480 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
 5ca:	84 b7       	in	r24, 0x34	; 52
 5cc:	87 70       	andi	r24, 0x07	; 7
	
	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
 5ce:	81 f1       	breq	.+96     	; 0x630 <main+0x152>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 5d0:	8f b7       	in	r24, 0x3f	; 63
 5d2:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
 5d4:	f8 94       	cli
	return flags;
 5d6:	88 85       	ldd	r24, Y+8	; 0x08

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();
	
	g_adc_state			= ADC_STATE_PRE_LDR;
 5d8:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <g_adc_state>
	g_adc_ldr			= 0.f;
 5dc:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <g_adc_ldr>
 5e0:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <g_adc_ldr+0x1>
 5e4:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <g_adc_ldr+0x2>
 5e8:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
 5ec:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <g_adc_ldr_last>
 5f0:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <g_adc_ldr_last+0x1>
 5f4:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <g_adc_ldr_last+0x2>
 5f8:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
 5fc:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <g_adc_temp>
 600:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <g_adc_temp+0x1>
 604:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <g_adc_temp+0x2>
 608:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <g_adc_temp+0x3>
	g_temp				= 0.f;
 60c:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <g_temp>
 610:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <g_temp+0x1>
 614:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <g_temp+0x2>
 618:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <g_temp+0x3>
	g_temp_lcd_last		= 0.f;
 61c:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <g_temp_lcd_last>
 620:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <g_temp_lcd_last+0x1>
 624:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <g_temp_lcd_last+0x2>
 628:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 62c:	8f bf       	out	0x3f, r24	; 63
 62e:	01 c0       	rjmp	.+2      	; 0x632 <main+0x154>
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
		rc & CHIP_RESET_CAUSE_POR) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		asm_break();
 630:	7a dd       	rcall	.-1292   	; 0x126 <asm_break>
	cpu_irq_restore(flags);
}

static void s_twi_init(void)
{
	sysclk_enable_module(0, PRTWI);
 632:	67 e0       	ldi	r22, 0x07	; 7
 634:	80 e0       	ldi	r24, 0x00	; 0
 636:	4c dd       	rcall	.-1384   	; 0xd0 <sysclk_enable_module>
	}
	
	s_twi_init();
	
	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
 638:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR   = _BV(PSRSYNC);				    // trigger the sync for all counters
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	83 bd       	out	0x23, r24	; 35
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	
	/* main loop */
    while (runmode) {
 63e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_end>
 642:	88 23       	and	r24, r24
 644:	09 f4       	brne	.+2      	; 0x648 <main+0x16a>
 646:	cd c0       	rjmp	.+410    	; 0x7e2 <main+0x304>
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
 648:	03 eb       	ldi	r16, 0xB3	; 179
 64a:	10 e0       	ldi	r17, 0x00	; 0
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
 64c:	61 2c       	mov	r6, r1
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 64e:	77 24       	eor	r7, r7
 650:	73 94       	inc	r7

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 652:	8f b7       	in	r24, 0x3f	; 63
 654:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
 656:	f8 94       	cli
	return flags;
 658:	8e 81       	ldd	r24, Y+6	; 0x06

static void s_task(void)
{
	/* TASK when woken up */
	irqflags_t flags		= cpu_irq_save();
	float l_adc_ldr			= g_adc_ldr;
 65a:	c0 90 11 01 	lds	r12, 0x0111	; 0x800111 <g_adc_ldr>
 65e:	d0 90 12 01 	lds	r13, 0x0112	; 0x800112 <g_adc_ldr+0x1>
 662:	e0 90 13 01 	lds	r14, 0x0113	; 0x800113 <g_adc_ldr+0x2>
 666:	f0 90 14 01 	lds	r15, 0x0114	; 0x800114 <g_adc_ldr+0x3>
	float l_adc_ldr_last	= g_adc_ldr_last;
 66a:	20 91 0d 01 	lds	r18, 0x010D	; 0x80010d <g_adc_ldr_last>
 66e:	30 91 0e 01 	lds	r19, 0x010E	; 0x80010e <g_adc_ldr_last+0x1>
 672:	40 91 0f 01 	lds	r20, 0x010F	; 0x80010f <g_adc_ldr_last+0x2>
 676:	50 91 10 01 	lds	r21, 0x0110	; 0x800110 <g_adc_ldr_last+0x3>

	float l_adc_temp		= g_adc_temp;
 67a:	80 90 09 01 	lds	r8, 0x0109	; 0x800109 <g_adc_temp>
 67e:	90 90 0a 01 	lds	r9, 0x010A	; 0x80010a <g_adc_temp+0x1>
 682:	a0 90 0b 01 	lds	r10, 0x010B	; 0x80010b <g_adc_temp+0x2>
 686:	b0 90 0c 01 	lds	r11, 0x010C	; 0x80010c <g_adc_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 68a:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
 68c:	c7 01       	movw	r24, r14
 68e:	b6 01       	movw	r22, r12
 690:	17 d1       	rcall	.+558    	; 0x8c0 <__subsf3>
 692:	e7 d1       	rcall	.+974    	; 0xa62 <__fixsfsi>
 694:	9b 01       	movw	r18, r22
 696:	77 23       	and	r23, r23
 698:	24 f4       	brge	.+8      	; 0x6a2 <main+0x1c4>
 69a:	22 27       	eor	r18, r18
 69c:	33 27       	eor	r19, r19
 69e:	26 1b       	sub	r18, r22
 6a0:	37 0b       	sbc	r19, r23
 6a2:	b9 01       	movw	r22, r18
 6a4:	33 0f       	add	r19, r19
 6a6:	88 0b       	sbc	r24, r24
 6a8:	99 0b       	sbc	r25, r25
 6aa:	0e d2       	rcall	.+1052   	; 0xac8 <__floatsisf>
 6ac:	20 e0       	ldi	r18, 0x00	; 0
 6ae:	30 e0       	ldi	r19, 0x00	; 0
 6b0:	40 e0       	ldi	r20, 0x00	; 0
 6b2:	5f e3       	ldi	r21, 0x3F	; 63
 6b4:	b9 d2       	rcall	.+1394   	; 0xc28 <__gesf2>
 6b6:	88 23       	and	r24, r24
 6b8:	0c f4       	brge	.+2      	; 0x6bc <main+0x1de>
 6ba:	3e c0       	rjmp	.+124    	; 0x738 <main+0x25a>
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
	
	if (adc_ldr >= 1.f) {
 6bc:	20 e0       	ldi	r18, 0x00	; 0
 6be:	30 e0       	ldi	r19, 0x00	; 0
 6c0:	40 e8       	ldi	r20, 0x80	; 128
 6c2:	5f e3       	ldi	r21, 0x3F	; 63
 6c4:	c7 01       	movw	r24, r14
 6c6:	b6 01       	movw	r22, r12
 6c8:	af d2       	rcall	.+1374   	; 0xc28 <__gesf2>
 6ca:	88 23       	and	r24, r24
 6cc:	1c f1       	brlt	.+70     	; 0x714 <main+0x236>
		intensity = (MAX_INTENSITY >> 1) / adc_ldr;  // 1 <= adc <= 1023
 6ce:	a7 01       	movw	r20, r14
 6d0:	96 01       	movw	r18, r12
 6d2:	60 e0       	ldi	r22, 0x00	; 0
 6d4:	70 e4       	ldi	r23, 0x40	; 64
 6d6:	8c e9       	ldi	r24, 0x9C	; 156
 6d8:	95 e4       	ldi	r25, 0x45	; 69
 6da:	5b d1       	rcall	.+694    	; 0x992 <__divsf3>
 6dc:	6c 87       	std	Y+12, r22	; 0x0c
 6de:	7d 87       	std	Y+13, r23	; 0x0d
 6e0:	8e 87       	std	Y+14, r24	; 0x0e
 6e2:	9f 87       	std	Y+15, r25	; 0x0f
	}
	
	if (intensity < BL_OFF_INTENSITY) {
 6e4:	20 e0       	ldi	r18, 0x00	; 0
 6e6:	30 e0       	ldi	r19, 0x00	; 0
 6e8:	4a e7       	ldi	r20, 0x7A	; 122
 6ea:	54 e4       	ldi	r21, 0x44	; 68
 6ec:	4e d1       	rcall	.+668    	; 0x98a <__cmpsf2>
 6ee:	88 23       	and	r24, r24
 6f0:	9c f4       	brge	.+38     	; 0x718 <main+0x23a>
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
 6f2:	20 e0       	ldi	r18, 0x00	; 0
 6f4:	30 e0       	ldi	r19, 0x00	; 0
 6f6:	4a e7       	ldi	r20, 0x7A	; 122
 6f8:	54 e4       	ldi	r21, 0x44	; 68
 6fa:	6c 85       	ldd	r22, Y+12	; 0x0c
 6fc:	7d 85       	ldd	r23, Y+13	; 0x0d
 6fe:	8e 85       	ldd	r24, Y+14	; 0x0e
 700:	9f 85       	ldd	r25, Y+15	; 0x0f
 702:	47 d1       	rcall	.+654    	; 0x992 <__divsf3>
 704:	20 e0       	ldi	r18, 0x00	; 0
 706:	30 e0       	ldi	r19, 0x00	; 0
 708:	45 e6       	ldi	r20, 0x65	; 101
 70a:	53 e4       	ldi	r21, 0x43	; 67
 70c:	91 d2       	rcall	.+1314   	; 0xc30 <__mulsf3>
 70e:	ae d1       	rcall	.+860    	; 0xa6c <__fixunssfsi>
 710:	66 5e       	subi	r22, 0xE6	; 230
 712:	03 c0       	rjmp	.+6      	; 0x71a <main+0x23c>
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
 714:	66 2d       	mov	r22, r6
 716:	01 c0       	rjmp	.+2      	; 0x71a <main+0x23c>
 718:	66 2d       	mov	r22, r6
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
 71a:	f8 01       	movw	r30, r16
 71c:	60 83       	st	Z, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 71e:	8f b7       	in	r24, 0x3f	; 63
 720:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
 722:	f8 94       	cli
	return flags;
 724:	8f 81       	ldd	r24, Y+7	; 0x07
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
		s_task_backlight(l_adc_ldr);
		
		flags = cpu_irq_save();
		g_adc_ldr_last = l_adc_ldr;
 726:	c0 92 0d 01 	sts	0x010D, r12	; 0x80010d <g_adc_ldr_last>
 72a:	d0 92 0e 01 	sts	0x010E, r13	; 0x80010e <g_adc_ldr_last+0x1>
 72e:	e0 92 0f 01 	sts	0x010F, r14	; 0x80010f <g_adc_ldr_last+0x2>
 732:	f0 92 10 01 	sts	0x0110, r15	; 0x800110 <g_adc_ldr_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 736:	8f bf       	out	0x3f, r24	; 63
	const float C_temp_coef_ofs_atmel	= 1024 * 0.314f / 1.1f;
	const float C_temp_coef_ofs			= 54.0f + C_temp_coef_ofs_atmel;
	float l_temp_lcd_last;

	/* Temperature calculation for C */
	float l_temp = 25.f + ((adc_temp	- C_temp_coef_ofs) * C_temp_coef_k);
 738:	29 e1       	ldi	r18, 0x19	; 25
 73a:	37 e2       	ldi	r19, 0x27	; 39
 73c:	4d ea       	ldi	r20, 0xAD	; 173
 73e:	53 e4       	ldi	r21, 0x43	; 67
 740:	c5 01       	movw	r24, r10
 742:	b4 01       	movw	r22, r8
 744:	bd d0       	rcall	.+378    	; 0x8c0 <__subsf3>
 746:	20 e0       	ldi	r18, 0x00	; 0
 748:	30 ea       	ldi	r19, 0xA0	; 160
 74a:	47 e8       	ldi	r20, 0x87	; 135
 74c:	5f e3       	ldi	r21, 0x3F	; 63
 74e:	70 d2       	rcall	.+1248   	; 0xc30 <__mulsf3>
 750:	20 e0       	ldi	r18, 0x00	; 0
 752:	30 e0       	ldi	r19, 0x00	; 0
 754:	48 ec       	ldi	r20, 0xC8	; 200
 756:	51 e4       	ldi	r21, 0x41	; 65
 758:	b4 d0       	rcall	.+360    	; 0x8c2 <__addsf3>
 75a:	6b 01       	movw	r12, r22
 75c:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 75e:	8f b7       	in	r24, 0x3f	; 63
 760:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
 762:	f8 94       	cli
	return flags;
 764:	8c 81       	ldd	r24, Y+4	; 0x04
	
	irqflags_t flags = cpu_irq_save();
	l_temp_lcd_last = g_temp_lcd_last;
 766:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <g_temp_lcd_last>
 76a:	30 91 02 01 	lds	r19, 0x0102	; 0x800102 <g_temp_lcd_last+0x1>
 76e:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <g_temp_lcd_last+0x2>
 772:	50 91 04 01 	lds	r21, 0x0104	; 0x800104 <g_temp_lcd_last+0x3>
	g_temp = l_temp;
 776:	c0 92 05 01 	sts	0x0105, r12	; 0x800105 <g_temp>
 77a:	d0 92 06 01 	sts	0x0106, r13	; 0x800106 <g_temp+0x1>
 77e:	e0 92 07 01 	sts	0x0107, r14	; 0x800107 <g_temp+0x2>
 782:	f0 92 08 01 	sts	0x0108, r15	; 0x800108 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 786:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	if (abs(l_temp - l_temp_lcd_last) > 1.f) {
 788:	c7 01       	movw	r24, r14
 78a:	b6 01       	movw	r22, r12
 78c:	99 d0       	rcall	.+306    	; 0x8c0 <__subsf3>
 78e:	69 d1       	rcall	.+722    	; 0xa62 <__fixsfsi>
 790:	9b 01       	movw	r18, r22
 792:	77 23       	and	r23, r23
 794:	24 f4       	brge	.+8      	; 0x79e <main+0x2c0>
 796:	22 27       	eor	r18, r18
 798:	33 27       	eor	r19, r19
 79a:	26 1b       	sub	r18, r22
 79c:	37 0b       	sbc	r19, r23
 79e:	b9 01       	movw	r22, r18
 7a0:	33 0f       	add	r19, r19
 7a2:	88 0b       	sbc	r24, r24
 7a4:	99 0b       	sbc	r25, r25
 7a6:	90 d1       	rcall	.+800    	; 0xac8 <__floatsisf>
 7a8:	20 e0       	ldi	r18, 0x00	; 0
 7aa:	30 e0       	ldi	r19, 0x00	; 0
 7ac:	40 e8       	ldi	r20, 0x80	; 128
 7ae:	5f e3       	ldi	r21, 0x3F	; 63
 7b0:	3b d2       	rcall	.+1142   	; 0xc28 <__gesf2>
 7b2:	18 16       	cp	r1, r24
 7b4:	6c f4       	brge	.+26     	; 0x7d0 <main+0x2f2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 7b6:	8f b7       	in	r24, 0x3f	; 63
 7b8:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
 7ba:	f8 94       	cli
	return flags;
 7bc:	8d 81       	ldd	r24, Y+5	; 0x05
		flags = cpu_irq_save();
		g_temp_lcd_last = l_temp;
 7be:	c0 92 01 01 	sts	0x0101, r12	; 0x800101 <g_temp_lcd_last>
 7c2:	d0 92 02 01 	sts	0x0102, r13	; 0x800102 <g_temp_lcd_last+0x1>
 7c6:	e0 92 03 01 	sts	0x0103, r14	; 0x800103 <g_temp_lcd_last+0x2>
 7ca:	f0 92 04 01 	sts	0x0104, r15	; 0x800104 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 7ce:	8f bf       	out	0x3f, r24	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 7d0:	73 be       	out	0x33, r7	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
 7d2:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
 7d4:	83 b7       	in	r24, 0x33	; 51
 7d6:	8e 7f       	andi	r24, 0xFE	; 254
 7d8:	83 bf       	out	0x33, r24	; 51
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	
	/* main loop */
    while (runmode) {
 7da:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_end>
 7de:	81 11       	cpse	r24, r1
 7e0:	38 cf       	rjmp	.-400    	; 0x652 <main+0x174>
	    s_task();
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }
	
	
	cpu_irq_disable();
 7e2:	f8 94       	cli
    
	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
 7e4:	80 b7       	in	r24, 0x30	; 48
 7e6:	80 68       	ori	r24, 0x80	; 128
 7e8:	80 bf       	out	0x30, r24	; 48
	sysclk_disable_module(0, PRSPI);
 7ea:	62 e0       	ldi	r22, 0x02	; 2
 7ec:	80 e0       	ldi	r24, 0x00	; 0
 7ee:	86 dc       	rcall	.-1780   	; 0xfc <sysclk_disable_module>
	sysclk_disable_module(0, PRUSART0);
 7f0:	61 e0       	ldi	r22, 0x01	; 1
 7f2:	80 e0       	ldi	r24, 0x00	; 0
 7f4:	83 dc       	rcall	.-1786   	; 0xfc <sysclk_disable_module>
}

static void s_twi_disable(void)
{

	sysclk_disable_module(0, PRTWI);
 7f6:	67 e0       	ldi	r22, 0x07	; 7
 7f8:	80 e0       	ldi	r24, 0x00	; 0
 7fa:	80 dc       	rcall	.-1792   	; 0xfc <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 7fc:	8f b7       	in	r24, 0x3f	; 63
 7fe:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
 800:	f8 94       	cli
	return flags;
 802:	1b 81       	ldd	r17, Y+3	; 0x03
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
 804:	ea e7       	ldi	r30, 0x7A	; 122
 806:	f0 e0       	ldi	r31, 0x00	; 0
 808:	80 81       	ld	r24, Z
 80a:	87 7f       	andi	r24, 0xF7	; 247
 80c:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
 80e:	eb e7       	ldi	r30, 0x7B	; 123
 810:	f0 e0       	ldi	r31, 0x00	; 0
 812:	80 81       	ld	r24, Z
 814:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
 816:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
 818:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
 81c:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_interrupt();					// disable the ADC interrupt
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(0, PRADC);			// disable ADC sub-module
 820:	60 e0       	ldi	r22, 0x00	; 0
 822:	80 e0       	ldi	r24, 0x00	; 0
 824:	6b dc       	rcall	.-1834   	; 0xfc <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 826:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 828:	8f b7       	in	r24, 0x3f	; 63
 82a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
 82c:	f8 94       	cli
	return flags;
 82e:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
 830:	65 e0       	ldi	r22, 0x05	; 5
 832:	80 e0       	ldi	r24, 0x00	; 0
 834:	63 dc       	rcall	.-1850   	; 0xfc <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
 836:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
 838:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
 83a:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
 83e:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
 842:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
 846:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(0, PRTIM1);
 84a:	63 e0       	ldi	r22, 0x03	; 3
 84c:	80 e0       	ldi	r24, 0x00	; 0
 84e:	56 dc       	rcall	.-1876   	; 0xfc <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
 850:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
 852:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
 854:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
 858:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
		
		TIMSK2  = 0;							// no interrupts
 85c:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		
		ASSR    = 0;							// no async TOSC1 mode
 860:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(0, PRTIM2);
 864:	66 e0       	ldi	r22, 0x06	; 6
 866:	80 e0       	ldi	r24, 0x00	; 0
 868:	49 dc       	rcall	.-1902   	; 0xfc <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
 86a:	8f b7       	in	r24, 0x3f	; 63
 86c:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
 86e:	f8 94       	cli
	return flags;
 870:	8a 81       	ldd	r24, Y+2	; 0x02
 872:	5f 93       	push	r21
 874:	50 e8       	ldi	r21, 0x80	; 128
 876:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 87a:	50 e0       	ldi	r21, 0x00	; 0
 87c:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
 880:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 882:	8f bf       	out	0x3f, r24	; 63
 884:	1f bf       	out	0x3f, r17	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
 886:	89 e0       	ldi	r24, 0x09	; 9
 888:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
 88a:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
 88c:	83 b7       	in	r24, 0x33	; 51
 88e:	8e 7f       	andi	r24, 0xFE	; 254
 890:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();
	
    s_enter_sleep(SLEEP_MODE_PWR_DOWN);
    
    return retcode;								// should never be reached
}
 892:	80 e0       	ldi	r24, 0x00	; 0
 894:	90 e0       	ldi	r25, 0x00	; 0
 896:	2f 96       	adiw	r28, 0x0f	; 15
 898:	0f b6       	in	r0, 0x3f	; 63
 89a:	f8 94       	cli
 89c:	de bf       	out	0x3e, r29	; 62
 89e:	0f be       	out	0x3f, r0	; 63
 8a0:	cd bf       	out	0x3d, r28	; 61
 8a2:	df 91       	pop	r29
 8a4:	cf 91       	pop	r28
 8a6:	1f 91       	pop	r17
 8a8:	0f 91       	pop	r16
 8aa:	ff 90       	pop	r15
 8ac:	ef 90       	pop	r14
 8ae:	df 90       	pop	r13
 8b0:	cf 90       	pop	r12
 8b2:	bf 90       	pop	r11
 8b4:	af 90       	pop	r10
 8b6:	9f 90       	pop	r9
 8b8:	8f 90       	pop	r8
 8ba:	7f 90       	pop	r7
 8bc:	6f 90       	pop	r6
 8be:	08 95       	ret

000008c0 <__subsf3>:
 8c0:	50 58       	subi	r21, 0x80	; 128

000008c2 <__addsf3>:
 8c2:	bb 27       	eor	r27, r27
 8c4:	aa 27       	eor	r26, r26
 8c6:	0e d0       	rcall	.+28     	; 0x8e4 <__addsf3x>
 8c8:	75 c1       	rjmp	.+746    	; 0xbb4 <__fp_round>
 8ca:	66 d1       	rcall	.+716    	; 0xb98 <__fp_pscA>
 8cc:	30 f0       	brcs	.+12     	; 0x8da <__addsf3+0x18>
 8ce:	6b d1       	rcall	.+726    	; 0xba6 <__fp_pscB>
 8d0:	20 f0       	brcs	.+8      	; 0x8da <__addsf3+0x18>
 8d2:	31 f4       	brne	.+12     	; 0x8e0 <__addsf3+0x1e>
 8d4:	9f 3f       	cpi	r25, 0xFF	; 255
 8d6:	11 f4       	brne	.+4      	; 0x8dc <__addsf3+0x1a>
 8d8:	1e f4       	brtc	.+6      	; 0x8e0 <__addsf3+0x1e>
 8da:	5b c1       	rjmp	.+694    	; 0xb92 <__fp_nan>
 8dc:	0e f4       	brtc	.+2      	; 0x8e0 <__addsf3+0x1e>
 8de:	e0 95       	com	r30
 8e0:	e7 fb       	bst	r30, 7
 8e2:	51 c1       	rjmp	.+674    	; 0xb86 <__fp_inf>

000008e4 <__addsf3x>:
 8e4:	e9 2f       	mov	r30, r25
 8e6:	77 d1       	rcall	.+750    	; 0xbd6 <__fp_split3>
 8e8:	80 f3       	brcs	.-32     	; 0x8ca <__addsf3+0x8>
 8ea:	ba 17       	cp	r27, r26
 8ec:	62 07       	cpc	r22, r18
 8ee:	73 07       	cpc	r23, r19
 8f0:	84 07       	cpc	r24, r20
 8f2:	95 07       	cpc	r25, r21
 8f4:	18 f0       	brcs	.+6      	; 0x8fc <__addsf3x+0x18>
 8f6:	71 f4       	brne	.+28     	; 0x914 <__stack+0x15>
 8f8:	9e f5       	brtc	.+102    	; 0x960 <__stack+0x61>
 8fa:	8f c1       	rjmp	.+798    	; 0xc1a <__fp_zero>
 8fc:	0e f4       	brtc	.+2      	; 0x900 <__stack+0x1>
 8fe:	e0 95       	com	r30
 900:	0b 2e       	mov	r0, r27
 902:	ba 2f       	mov	r27, r26
 904:	a0 2d       	mov	r26, r0
 906:	0b 01       	movw	r0, r22
 908:	b9 01       	movw	r22, r18
 90a:	90 01       	movw	r18, r0
 90c:	0c 01       	movw	r0, r24
 90e:	ca 01       	movw	r24, r20
 910:	a0 01       	movw	r20, r0
 912:	11 24       	eor	r1, r1
 914:	ff 27       	eor	r31, r31
 916:	59 1b       	sub	r21, r25
 918:	99 f0       	breq	.+38     	; 0x940 <__stack+0x41>
 91a:	59 3f       	cpi	r21, 0xF9	; 249
 91c:	50 f4       	brcc	.+20     	; 0x932 <__stack+0x33>
 91e:	50 3e       	cpi	r21, 0xE0	; 224
 920:	68 f1       	brcs	.+90     	; 0x97c <__stack+0x7d>
 922:	1a 16       	cp	r1, r26
 924:	f0 40       	sbci	r31, 0x00	; 0
 926:	a2 2f       	mov	r26, r18
 928:	23 2f       	mov	r18, r19
 92a:	34 2f       	mov	r19, r20
 92c:	44 27       	eor	r20, r20
 92e:	58 5f       	subi	r21, 0xF8	; 248
 930:	f3 cf       	rjmp	.-26     	; 0x918 <__stack+0x19>
 932:	46 95       	lsr	r20
 934:	37 95       	ror	r19
 936:	27 95       	ror	r18
 938:	a7 95       	ror	r26
 93a:	f0 40       	sbci	r31, 0x00	; 0
 93c:	53 95       	inc	r21
 93e:	c9 f7       	brne	.-14     	; 0x932 <__stack+0x33>
 940:	7e f4       	brtc	.+30     	; 0x960 <__stack+0x61>
 942:	1f 16       	cp	r1, r31
 944:	ba 0b       	sbc	r27, r26
 946:	62 0b       	sbc	r22, r18
 948:	73 0b       	sbc	r23, r19
 94a:	84 0b       	sbc	r24, r20
 94c:	ba f0       	brmi	.+46     	; 0x97c <__stack+0x7d>
 94e:	91 50       	subi	r25, 0x01	; 1
 950:	a1 f0       	breq	.+40     	; 0x97a <__stack+0x7b>
 952:	ff 0f       	add	r31, r31
 954:	bb 1f       	adc	r27, r27
 956:	66 1f       	adc	r22, r22
 958:	77 1f       	adc	r23, r23
 95a:	88 1f       	adc	r24, r24
 95c:	c2 f7       	brpl	.-16     	; 0x94e <__stack+0x4f>
 95e:	0e c0       	rjmp	.+28     	; 0x97c <__stack+0x7d>
 960:	ba 0f       	add	r27, r26
 962:	62 1f       	adc	r22, r18
 964:	73 1f       	adc	r23, r19
 966:	84 1f       	adc	r24, r20
 968:	48 f4       	brcc	.+18     	; 0x97c <__stack+0x7d>
 96a:	87 95       	ror	r24
 96c:	77 95       	ror	r23
 96e:	67 95       	ror	r22
 970:	b7 95       	ror	r27
 972:	f7 95       	ror	r31
 974:	9e 3f       	cpi	r25, 0xFE	; 254
 976:	08 f0       	brcs	.+2      	; 0x97a <__stack+0x7b>
 978:	b3 cf       	rjmp	.-154    	; 0x8e0 <__addsf3+0x1e>
 97a:	93 95       	inc	r25
 97c:	88 0f       	add	r24, r24
 97e:	08 f0       	brcs	.+2      	; 0x982 <__stack+0x83>
 980:	99 27       	eor	r25, r25
 982:	ee 0f       	add	r30, r30
 984:	97 95       	ror	r25
 986:	87 95       	ror	r24
 988:	08 95       	ret

0000098a <__cmpsf2>:
 98a:	d9 d0       	rcall	.+434    	; 0xb3e <__fp_cmp>
 98c:	08 f4       	brcc	.+2      	; 0x990 <__cmpsf2+0x6>
 98e:	81 e0       	ldi	r24, 0x01	; 1
 990:	08 95       	ret

00000992 <__divsf3>:
 992:	0c d0       	rcall	.+24     	; 0x9ac <__divsf3x>
 994:	0f c1       	rjmp	.+542    	; 0xbb4 <__fp_round>
 996:	07 d1       	rcall	.+526    	; 0xba6 <__fp_pscB>
 998:	40 f0       	brcs	.+16     	; 0x9aa <__divsf3+0x18>
 99a:	fe d0       	rcall	.+508    	; 0xb98 <__fp_pscA>
 99c:	30 f0       	brcs	.+12     	; 0x9aa <__divsf3+0x18>
 99e:	21 f4       	brne	.+8      	; 0x9a8 <__divsf3+0x16>
 9a0:	5f 3f       	cpi	r21, 0xFF	; 255
 9a2:	19 f0       	breq	.+6      	; 0x9aa <__divsf3+0x18>
 9a4:	f0 c0       	rjmp	.+480    	; 0xb86 <__fp_inf>
 9a6:	51 11       	cpse	r21, r1
 9a8:	39 c1       	rjmp	.+626    	; 0xc1c <__fp_szero>
 9aa:	f3 c0       	rjmp	.+486    	; 0xb92 <__fp_nan>

000009ac <__divsf3x>:
 9ac:	14 d1       	rcall	.+552    	; 0xbd6 <__fp_split3>
 9ae:	98 f3       	brcs	.-26     	; 0x996 <__divsf3+0x4>

000009b0 <__divsf3_pse>:
 9b0:	99 23       	and	r25, r25
 9b2:	c9 f3       	breq	.-14     	; 0x9a6 <__divsf3+0x14>
 9b4:	55 23       	and	r21, r21
 9b6:	b1 f3       	breq	.-20     	; 0x9a4 <__divsf3+0x12>
 9b8:	95 1b       	sub	r25, r21
 9ba:	55 0b       	sbc	r21, r21
 9bc:	bb 27       	eor	r27, r27
 9be:	aa 27       	eor	r26, r26
 9c0:	62 17       	cp	r22, r18
 9c2:	73 07       	cpc	r23, r19
 9c4:	84 07       	cpc	r24, r20
 9c6:	38 f0       	brcs	.+14     	; 0x9d6 <__divsf3_pse+0x26>
 9c8:	9f 5f       	subi	r25, 0xFF	; 255
 9ca:	5f 4f       	sbci	r21, 0xFF	; 255
 9cc:	22 0f       	add	r18, r18
 9ce:	33 1f       	adc	r19, r19
 9d0:	44 1f       	adc	r20, r20
 9d2:	aa 1f       	adc	r26, r26
 9d4:	a9 f3       	breq	.-22     	; 0x9c0 <__divsf3_pse+0x10>
 9d6:	33 d0       	rcall	.+102    	; 0xa3e <__divsf3_pse+0x8e>
 9d8:	0e 2e       	mov	r0, r30
 9da:	3a f0       	brmi	.+14     	; 0x9ea <__divsf3_pse+0x3a>
 9dc:	e0 e8       	ldi	r30, 0x80	; 128
 9de:	30 d0       	rcall	.+96     	; 0xa40 <__divsf3_pse+0x90>
 9e0:	91 50       	subi	r25, 0x01	; 1
 9e2:	50 40       	sbci	r21, 0x00	; 0
 9e4:	e6 95       	lsr	r30
 9e6:	00 1c       	adc	r0, r0
 9e8:	ca f7       	brpl	.-14     	; 0x9dc <__divsf3_pse+0x2c>
 9ea:	29 d0       	rcall	.+82     	; 0xa3e <__divsf3_pse+0x8e>
 9ec:	fe 2f       	mov	r31, r30
 9ee:	27 d0       	rcall	.+78     	; 0xa3e <__divsf3_pse+0x8e>
 9f0:	66 0f       	add	r22, r22
 9f2:	77 1f       	adc	r23, r23
 9f4:	88 1f       	adc	r24, r24
 9f6:	bb 1f       	adc	r27, r27
 9f8:	26 17       	cp	r18, r22
 9fa:	37 07       	cpc	r19, r23
 9fc:	48 07       	cpc	r20, r24
 9fe:	ab 07       	cpc	r26, r27
 a00:	b0 e8       	ldi	r27, 0x80	; 128
 a02:	09 f0       	breq	.+2      	; 0xa06 <__divsf3_pse+0x56>
 a04:	bb 0b       	sbc	r27, r27
 a06:	80 2d       	mov	r24, r0
 a08:	bf 01       	movw	r22, r30
 a0a:	ff 27       	eor	r31, r31
 a0c:	93 58       	subi	r25, 0x83	; 131
 a0e:	5f 4f       	sbci	r21, 0xFF	; 255
 a10:	2a f0       	brmi	.+10     	; 0xa1c <__divsf3_pse+0x6c>
 a12:	9e 3f       	cpi	r25, 0xFE	; 254
 a14:	51 05       	cpc	r21, r1
 a16:	68 f0       	brcs	.+26     	; 0xa32 <__divsf3_pse+0x82>
 a18:	b6 c0       	rjmp	.+364    	; 0xb86 <__fp_inf>
 a1a:	00 c1       	rjmp	.+512    	; 0xc1c <__fp_szero>
 a1c:	5f 3f       	cpi	r21, 0xFF	; 255
 a1e:	ec f3       	brlt	.-6      	; 0xa1a <__divsf3_pse+0x6a>
 a20:	98 3e       	cpi	r25, 0xE8	; 232
 a22:	dc f3       	brlt	.-10     	; 0xa1a <__divsf3_pse+0x6a>
 a24:	86 95       	lsr	r24
 a26:	77 95       	ror	r23
 a28:	67 95       	ror	r22
 a2a:	b7 95       	ror	r27
 a2c:	f7 95       	ror	r31
 a2e:	9f 5f       	subi	r25, 0xFF	; 255
 a30:	c9 f7       	brne	.-14     	; 0xa24 <__divsf3_pse+0x74>
 a32:	88 0f       	add	r24, r24
 a34:	91 1d       	adc	r25, r1
 a36:	96 95       	lsr	r25
 a38:	87 95       	ror	r24
 a3a:	97 f9       	bld	r25, 7
 a3c:	08 95       	ret
 a3e:	e1 e0       	ldi	r30, 0x01	; 1
 a40:	66 0f       	add	r22, r22
 a42:	77 1f       	adc	r23, r23
 a44:	88 1f       	adc	r24, r24
 a46:	bb 1f       	adc	r27, r27
 a48:	62 17       	cp	r22, r18
 a4a:	73 07       	cpc	r23, r19
 a4c:	84 07       	cpc	r24, r20
 a4e:	ba 07       	cpc	r27, r26
 a50:	20 f0       	brcs	.+8      	; 0xa5a <__divsf3_pse+0xaa>
 a52:	62 1b       	sub	r22, r18
 a54:	73 0b       	sbc	r23, r19
 a56:	84 0b       	sbc	r24, r20
 a58:	ba 0b       	sbc	r27, r26
 a5a:	ee 1f       	adc	r30, r30
 a5c:	88 f7       	brcc	.-30     	; 0xa40 <__divsf3_pse+0x90>
 a5e:	e0 95       	com	r30
 a60:	08 95       	ret

00000a62 <__fixsfsi>:
 a62:	04 d0       	rcall	.+8      	; 0xa6c <__fixunssfsi>
 a64:	68 94       	set
 a66:	b1 11       	cpse	r27, r1
 a68:	d9 c0       	rjmp	.+434    	; 0xc1c <__fp_szero>
 a6a:	08 95       	ret

00000a6c <__fixunssfsi>:
 a6c:	bc d0       	rcall	.+376    	; 0xbe6 <__fp_splitA>
 a6e:	88 f0       	brcs	.+34     	; 0xa92 <__fixunssfsi+0x26>
 a70:	9f 57       	subi	r25, 0x7F	; 127
 a72:	90 f0       	brcs	.+36     	; 0xa98 <__fixunssfsi+0x2c>
 a74:	b9 2f       	mov	r27, r25
 a76:	99 27       	eor	r25, r25
 a78:	b7 51       	subi	r27, 0x17	; 23
 a7a:	a0 f0       	brcs	.+40     	; 0xaa4 <__fixunssfsi+0x38>
 a7c:	d1 f0       	breq	.+52     	; 0xab2 <__fixunssfsi+0x46>
 a7e:	66 0f       	add	r22, r22
 a80:	77 1f       	adc	r23, r23
 a82:	88 1f       	adc	r24, r24
 a84:	99 1f       	adc	r25, r25
 a86:	1a f0       	brmi	.+6      	; 0xa8e <__fixunssfsi+0x22>
 a88:	ba 95       	dec	r27
 a8a:	c9 f7       	brne	.-14     	; 0xa7e <__fixunssfsi+0x12>
 a8c:	12 c0       	rjmp	.+36     	; 0xab2 <__fixunssfsi+0x46>
 a8e:	b1 30       	cpi	r27, 0x01	; 1
 a90:	81 f0       	breq	.+32     	; 0xab2 <__fixunssfsi+0x46>
 a92:	c3 d0       	rcall	.+390    	; 0xc1a <__fp_zero>
 a94:	b1 e0       	ldi	r27, 0x01	; 1
 a96:	08 95       	ret
 a98:	c0 c0       	rjmp	.+384    	; 0xc1a <__fp_zero>
 a9a:	67 2f       	mov	r22, r23
 a9c:	78 2f       	mov	r23, r24
 a9e:	88 27       	eor	r24, r24
 aa0:	b8 5f       	subi	r27, 0xF8	; 248
 aa2:	39 f0       	breq	.+14     	; 0xab2 <__fixunssfsi+0x46>
 aa4:	b9 3f       	cpi	r27, 0xF9	; 249
 aa6:	cc f3       	brlt	.-14     	; 0xa9a <__fixunssfsi+0x2e>
 aa8:	86 95       	lsr	r24
 aaa:	77 95       	ror	r23
 aac:	67 95       	ror	r22
 aae:	b3 95       	inc	r27
 ab0:	d9 f7       	brne	.-10     	; 0xaa8 <__fixunssfsi+0x3c>
 ab2:	3e f4       	brtc	.+14     	; 0xac2 <__fixunssfsi+0x56>
 ab4:	90 95       	com	r25
 ab6:	80 95       	com	r24
 ab8:	70 95       	com	r23
 aba:	61 95       	neg	r22
 abc:	7f 4f       	sbci	r23, 0xFF	; 255
 abe:	8f 4f       	sbci	r24, 0xFF	; 255
 ac0:	9f 4f       	sbci	r25, 0xFF	; 255
 ac2:	08 95       	ret

00000ac4 <__floatunsisf>:
 ac4:	e8 94       	clt
 ac6:	09 c0       	rjmp	.+18     	; 0xada <__floatsisf+0x12>

00000ac8 <__floatsisf>:
 ac8:	97 fb       	bst	r25, 7
 aca:	3e f4       	brtc	.+14     	; 0xada <__floatsisf+0x12>
 acc:	90 95       	com	r25
 ace:	80 95       	com	r24
 ad0:	70 95       	com	r23
 ad2:	61 95       	neg	r22
 ad4:	7f 4f       	sbci	r23, 0xFF	; 255
 ad6:	8f 4f       	sbci	r24, 0xFF	; 255
 ad8:	9f 4f       	sbci	r25, 0xFF	; 255
 ada:	99 23       	and	r25, r25
 adc:	a9 f0       	breq	.+42     	; 0xb08 <__floatsisf+0x40>
 ade:	f9 2f       	mov	r31, r25
 ae0:	96 e9       	ldi	r25, 0x96	; 150
 ae2:	bb 27       	eor	r27, r27
 ae4:	93 95       	inc	r25
 ae6:	f6 95       	lsr	r31
 ae8:	87 95       	ror	r24
 aea:	77 95       	ror	r23
 aec:	67 95       	ror	r22
 aee:	b7 95       	ror	r27
 af0:	f1 11       	cpse	r31, r1
 af2:	f8 cf       	rjmp	.-16     	; 0xae4 <__floatsisf+0x1c>
 af4:	fa f4       	brpl	.+62     	; 0xb34 <__floatsisf+0x6c>
 af6:	bb 0f       	add	r27, r27
 af8:	11 f4       	brne	.+4      	; 0xafe <__floatsisf+0x36>
 afa:	60 ff       	sbrs	r22, 0
 afc:	1b c0       	rjmp	.+54     	; 0xb34 <__floatsisf+0x6c>
 afe:	6f 5f       	subi	r22, 0xFF	; 255
 b00:	7f 4f       	sbci	r23, 0xFF	; 255
 b02:	8f 4f       	sbci	r24, 0xFF	; 255
 b04:	9f 4f       	sbci	r25, 0xFF	; 255
 b06:	16 c0       	rjmp	.+44     	; 0xb34 <__floatsisf+0x6c>
 b08:	88 23       	and	r24, r24
 b0a:	11 f0       	breq	.+4      	; 0xb10 <__floatsisf+0x48>
 b0c:	96 e9       	ldi	r25, 0x96	; 150
 b0e:	11 c0       	rjmp	.+34     	; 0xb32 <__floatsisf+0x6a>
 b10:	77 23       	and	r23, r23
 b12:	21 f0       	breq	.+8      	; 0xb1c <__floatsisf+0x54>
 b14:	9e e8       	ldi	r25, 0x8E	; 142
 b16:	87 2f       	mov	r24, r23
 b18:	76 2f       	mov	r23, r22
 b1a:	05 c0       	rjmp	.+10     	; 0xb26 <__floatsisf+0x5e>
 b1c:	66 23       	and	r22, r22
 b1e:	71 f0       	breq	.+28     	; 0xb3c <__floatsisf+0x74>
 b20:	96 e8       	ldi	r25, 0x86	; 134
 b22:	86 2f       	mov	r24, r22
 b24:	70 e0       	ldi	r23, 0x00	; 0
 b26:	60 e0       	ldi	r22, 0x00	; 0
 b28:	2a f0       	brmi	.+10     	; 0xb34 <__floatsisf+0x6c>
 b2a:	9a 95       	dec	r25
 b2c:	66 0f       	add	r22, r22
 b2e:	77 1f       	adc	r23, r23
 b30:	88 1f       	adc	r24, r24
 b32:	da f7       	brpl	.-10     	; 0xb2a <__floatsisf+0x62>
 b34:	88 0f       	add	r24, r24
 b36:	96 95       	lsr	r25
 b38:	87 95       	ror	r24
 b3a:	97 f9       	bld	r25, 7
 b3c:	08 95       	ret

00000b3e <__fp_cmp>:
 b3e:	99 0f       	add	r25, r25
 b40:	00 08       	sbc	r0, r0
 b42:	55 0f       	add	r21, r21
 b44:	aa 0b       	sbc	r26, r26
 b46:	e0 e8       	ldi	r30, 0x80	; 128
 b48:	fe ef       	ldi	r31, 0xFE	; 254
 b4a:	16 16       	cp	r1, r22
 b4c:	17 06       	cpc	r1, r23
 b4e:	e8 07       	cpc	r30, r24
 b50:	f9 07       	cpc	r31, r25
 b52:	c0 f0       	brcs	.+48     	; 0xb84 <__fp_cmp+0x46>
 b54:	12 16       	cp	r1, r18
 b56:	13 06       	cpc	r1, r19
 b58:	e4 07       	cpc	r30, r20
 b5a:	f5 07       	cpc	r31, r21
 b5c:	98 f0       	brcs	.+38     	; 0xb84 <__fp_cmp+0x46>
 b5e:	62 1b       	sub	r22, r18
 b60:	73 0b       	sbc	r23, r19
 b62:	84 0b       	sbc	r24, r20
 b64:	95 0b       	sbc	r25, r21
 b66:	39 f4       	brne	.+14     	; 0xb76 <__fp_cmp+0x38>
 b68:	0a 26       	eor	r0, r26
 b6a:	61 f0       	breq	.+24     	; 0xb84 <__fp_cmp+0x46>
 b6c:	23 2b       	or	r18, r19
 b6e:	24 2b       	or	r18, r20
 b70:	25 2b       	or	r18, r21
 b72:	21 f4       	brne	.+8      	; 0xb7c <__fp_cmp+0x3e>
 b74:	08 95       	ret
 b76:	0a 26       	eor	r0, r26
 b78:	09 f4       	brne	.+2      	; 0xb7c <__fp_cmp+0x3e>
 b7a:	a1 40       	sbci	r26, 0x01	; 1
 b7c:	a6 95       	lsr	r26
 b7e:	8f ef       	ldi	r24, 0xFF	; 255
 b80:	81 1d       	adc	r24, r1
 b82:	81 1d       	adc	r24, r1
 b84:	08 95       	ret

00000b86 <__fp_inf>:
 b86:	97 f9       	bld	r25, 7
 b88:	9f 67       	ori	r25, 0x7F	; 127
 b8a:	80 e8       	ldi	r24, 0x80	; 128
 b8c:	70 e0       	ldi	r23, 0x00	; 0
 b8e:	60 e0       	ldi	r22, 0x00	; 0
 b90:	08 95       	ret

00000b92 <__fp_nan>:
 b92:	9f ef       	ldi	r25, 0xFF	; 255
 b94:	80 ec       	ldi	r24, 0xC0	; 192
 b96:	08 95       	ret

00000b98 <__fp_pscA>:
 b98:	00 24       	eor	r0, r0
 b9a:	0a 94       	dec	r0
 b9c:	16 16       	cp	r1, r22
 b9e:	17 06       	cpc	r1, r23
 ba0:	18 06       	cpc	r1, r24
 ba2:	09 06       	cpc	r0, r25
 ba4:	08 95       	ret

00000ba6 <__fp_pscB>:
 ba6:	00 24       	eor	r0, r0
 ba8:	0a 94       	dec	r0
 baa:	12 16       	cp	r1, r18
 bac:	13 06       	cpc	r1, r19
 bae:	14 06       	cpc	r1, r20
 bb0:	05 06       	cpc	r0, r21
 bb2:	08 95       	ret

00000bb4 <__fp_round>:
 bb4:	09 2e       	mov	r0, r25
 bb6:	03 94       	inc	r0
 bb8:	00 0c       	add	r0, r0
 bba:	11 f4       	brne	.+4      	; 0xbc0 <__fp_round+0xc>
 bbc:	88 23       	and	r24, r24
 bbe:	52 f0       	brmi	.+20     	; 0xbd4 <__fp_round+0x20>
 bc0:	bb 0f       	add	r27, r27
 bc2:	40 f4       	brcc	.+16     	; 0xbd4 <__fp_round+0x20>
 bc4:	bf 2b       	or	r27, r31
 bc6:	11 f4       	brne	.+4      	; 0xbcc <__fp_round+0x18>
 bc8:	60 ff       	sbrs	r22, 0
 bca:	04 c0       	rjmp	.+8      	; 0xbd4 <__fp_round+0x20>
 bcc:	6f 5f       	subi	r22, 0xFF	; 255
 bce:	7f 4f       	sbci	r23, 0xFF	; 255
 bd0:	8f 4f       	sbci	r24, 0xFF	; 255
 bd2:	9f 4f       	sbci	r25, 0xFF	; 255
 bd4:	08 95       	ret

00000bd6 <__fp_split3>:
 bd6:	57 fd       	sbrc	r21, 7
 bd8:	90 58       	subi	r25, 0x80	; 128
 bda:	44 0f       	add	r20, r20
 bdc:	55 1f       	adc	r21, r21
 bde:	59 f0       	breq	.+22     	; 0xbf6 <__fp_splitA+0x10>
 be0:	5f 3f       	cpi	r21, 0xFF	; 255
 be2:	71 f0       	breq	.+28     	; 0xc00 <__fp_splitA+0x1a>
 be4:	47 95       	ror	r20

00000be6 <__fp_splitA>:
 be6:	88 0f       	add	r24, r24
 be8:	97 fb       	bst	r25, 7
 bea:	99 1f       	adc	r25, r25
 bec:	61 f0       	breq	.+24     	; 0xc06 <__fp_splitA+0x20>
 bee:	9f 3f       	cpi	r25, 0xFF	; 255
 bf0:	79 f0       	breq	.+30     	; 0xc10 <__fp_splitA+0x2a>
 bf2:	87 95       	ror	r24
 bf4:	08 95       	ret
 bf6:	12 16       	cp	r1, r18
 bf8:	13 06       	cpc	r1, r19
 bfa:	14 06       	cpc	r1, r20
 bfc:	55 1f       	adc	r21, r21
 bfe:	f2 cf       	rjmp	.-28     	; 0xbe4 <__fp_split3+0xe>
 c00:	46 95       	lsr	r20
 c02:	f1 df       	rcall	.-30     	; 0xbe6 <__fp_splitA>
 c04:	08 c0       	rjmp	.+16     	; 0xc16 <__fp_splitA+0x30>
 c06:	16 16       	cp	r1, r22
 c08:	17 06       	cpc	r1, r23
 c0a:	18 06       	cpc	r1, r24
 c0c:	99 1f       	adc	r25, r25
 c0e:	f1 cf       	rjmp	.-30     	; 0xbf2 <__fp_splitA+0xc>
 c10:	86 95       	lsr	r24
 c12:	71 05       	cpc	r23, r1
 c14:	61 05       	cpc	r22, r1
 c16:	08 94       	sec
 c18:	08 95       	ret

00000c1a <__fp_zero>:
 c1a:	e8 94       	clt

00000c1c <__fp_szero>:
 c1c:	bb 27       	eor	r27, r27
 c1e:	66 27       	eor	r22, r22
 c20:	77 27       	eor	r23, r23
 c22:	cb 01       	movw	r24, r22
 c24:	97 f9       	bld	r25, 7
 c26:	08 95       	ret

00000c28 <__gesf2>:
 c28:	8a df       	rcall	.-236    	; 0xb3e <__fp_cmp>
 c2a:	08 f4       	brcc	.+2      	; 0xc2e <__gesf2+0x6>
 c2c:	8f ef       	ldi	r24, 0xFF	; 255
 c2e:	08 95       	ret

00000c30 <__mulsf3>:
 c30:	0b d0       	rcall	.+22     	; 0xc48 <__mulsf3x>
 c32:	c0 cf       	rjmp	.-128    	; 0xbb4 <__fp_round>
 c34:	b1 df       	rcall	.-158    	; 0xb98 <__fp_pscA>
 c36:	28 f0       	brcs	.+10     	; 0xc42 <__mulsf3+0x12>
 c38:	b6 df       	rcall	.-148    	; 0xba6 <__fp_pscB>
 c3a:	18 f0       	brcs	.+6      	; 0xc42 <__mulsf3+0x12>
 c3c:	95 23       	and	r25, r21
 c3e:	09 f0       	breq	.+2      	; 0xc42 <__mulsf3+0x12>
 c40:	a2 cf       	rjmp	.-188    	; 0xb86 <__fp_inf>
 c42:	a7 cf       	rjmp	.-178    	; 0xb92 <__fp_nan>
 c44:	11 24       	eor	r1, r1
 c46:	ea cf       	rjmp	.-44     	; 0xc1c <__fp_szero>

00000c48 <__mulsf3x>:
 c48:	c6 df       	rcall	.-116    	; 0xbd6 <__fp_split3>
 c4a:	a0 f3       	brcs	.-24     	; 0xc34 <__mulsf3+0x4>

00000c4c <__mulsf3_pse>:
 c4c:	95 9f       	mul	r25, r21
 c4e:	d1 f3       	breq	.-12     	; 0xc44 <__mulsf3+0x14>
 c50:	95 0f       	add	r25, r21
 c52:	50 e0       	ldi	r21, 0x00	; 0
 c54:	55 1f       	adc	r21, r21
 c56:	62 9f       	mul	r22, r18
 c58:	f0 01       	movw	r30, r0
 c5a:	72 9f       	mul	r23, r18
 c5c:	bb 27       	eor	r27, r27
 c5e:	f0 0d       	add	r31, r0
 c60:	b1 1d       	adc	r27, r1
 c62:	63 9f       	mul	r22, r19
 c64:	aa 27       	eor	r26, r26
 c66:	f0 0d       	add	r31, r0
 c68:	b1 1d       	adc	r27, r1
 c6a:	aa 1f       	adc	r26, r26
 c6c:	64 9f       	mul	r22, r20
 c6e:	66 27       	eor	r22, r22
 c70:	b0 0d       	add	r27, r0
 c72:	a1 1d       	adc	r26, r1
 c74:	66 1f       	adc	r22, r22
 c76:	82 9f       	mul	r24, r18
 c78:	22 27       	eor	r18, r18
 c7a:	b0 0d       	add	r27, r0
 c7c:	a1 1d       	adc	r26, r1
 c7e:	62 1f       	adc	r22, r18
 c80:	73 9f       	mul	r23, r19
 c82:	b0 0d       	add	r27, r0
 c84:	a1 1d       	adc	r26, r1
 c86:	62 1f       	adc	r22, r18
 c88:	83 9f       	mul	r24, r19
 c8a:	a0 0d       	add	r26, r0
 c8c:	61 1d       	adc	r22, r1
 c8e:	22 1f       	adc	r18, r18
 c90:	74 9f       	mul	r23, r20
 c92:	33 27       	eor	r19, r19
 c94:	a0 0d       	add	r26, r0
 c96:	61 1d       	adc	r22, r1
 c98:	23 1f       	adc	r18, r19
 c9a:	84 9f       	mul	r24, r20
 c9c:	60 0d       	add	r22, r0
 c9e:	21 1d       	adc	r18, r1
 ca0:	82 2f       	mov	r24, r18
 ca2:	76 2f       	mov	r23, r22
 ca4:	6a 2f       	mov	r22, r26
 ca6:	11 24       	eor	r1, r1
 ca8:	9f 57       	subi	r25, 0x7F	; 127
 caa:	50 40       	sbci	r21, 0x00	; 0
 cac:	8a f0       	brmi	.+34     	; 0xcd0 <__mulsf3_pse+0x84>
 cae:	e1 f0       	breq	.+56     	; 0xce8 <__mulsf3_pse+0x9c>
 cb0:	88 23       	and	r24, r24
 cb2:	4a f0       	brmi	.+18     	; 0xcc6 <__mulsf3_pse+0x7a>
 cb4:	ee 0f       	add	r30, r30
 cb6:	ff 1f       	adc	r31, r31
 cb8:	bb 1f       	adc	r27, r27
 cba:	66 1f       	adc	r22, r22
 cbc:	77 1f       	adc	r23, r23
 cbe:	88 1f       	adc	r24, r24
 cc0:	91 50       	subi	r25, 0x01	; 1
 cc2:	50 40       	sbci	r21, 0x00	; 0
 cc4:	a9 f7       	brne	.-22     	; 0xcb0 <__mulsf3_pse+0x64>
 cc6:	9e 3f       	cpi	r25, 0xFE	; 254
 cc8:	51 05       	cpc	r21, r1
 cca:	70 f0       	brcs	.+28     	; 0xce8 <__mulsf3_pse+0x9c>
 ccc:	5c cf       	rjmp	.-328    	; 0xb86 <__fp_inf>
 cce:	a6 cf       	rjmp	.-180    	; 0xc1c <__fp_szero>
 cd0:	5f 3f       	cpi	r21, 0xFF	; 255
 cd2:	ec f3       	brlt	.-6      	; 0xcce <__mulsf3_pse+0x82>
 cd4:	98 3e       	cpi	r25, 0xE8	; 232
 cd6:	dc f3       	brlt	.-10     	; 0xcce <__mulsf3_pse+0x82>
 cd8:	86 95       	lsr	r24
 cda:	77 95       	ror	r23
 cdc:	67 95       	ror	r22
 cde:	b7 95       	ror	r27
 ce0:	f7 95       	ror	r31
 ce2:	e7 95       	ror	r30
 ce4:	9f 5f       	subi	r25, 0xFF	; 255
 ce6:	c1 f7       	brne	.-16     	; 0xcd8 <__mulsf3_pse+0x8c>
 ce8:	fe 2b       	or	r31, r30
 cea:	88 0f       	add	r24, r24
 cec:	91 1d       	adc	r25, r1
 cee:	96 95       	lsr	r25
 cf0:	87 95       	ror	r24
 cf2:	97 f9       	bld	r25, 7
 cf4:	08 95       	ret

00000cf6 <_exit>:
 cf6:	f8 94       	cli

00000cf8 <__stop_program>:
 cf8:	ff cf       	rjmp	.-2      	; 0xcf8 <__stop_program>
