<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › smemc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>smemc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Static memory controller register definitions for PXA CPUs</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Marek Vasut &lt;marek.vasut@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __SMEMC_REGS_H</span>
<span class="cp">#define __SMEMC_REGS_H</span>

<span class="cp">#define PXA2XX_SMEMC_BASE	0x48000000</span>
<span class="cp">#define PXA3XX_SMEMC_BASE	0x4a000000</span>
<span class="cp">#define SMEMC_VIRT		IOMEM(0xf6000000)</span>

<span class="cp">#define MDCNFG		(SMEMC_VIRT + 0x00)  </span><span class="cm">/* SDRAM Configuration Register 0 */</span><span class="cp"></span>
<span class="cp">#define MDREFR		(SMEMC_VIRT + 0x04)  </span><span class="cm">/* SDRAM Refresh Control Register */</span><span class="cp"></span>
<span class="cp">#define MSC0		(SMEMC_VIRT + 0x08)  </span><span class="cm">/* Static Memory Control Register 0 */</span><span class="cp"></span>
<span class="cp">#define MSC1		(SMEMC_VIRT + 0x0C)  </span><span class="cm">/* Static Memory Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define MSC2		(SMEMC_VIRT + 0x10)  </span><span class="cm">/* Static Memory Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define MECR		(SMEMC_VIRT + 0x14)  </span><span class="cm">/* Expansion Memory (PCMCIA/Compact Flash) Bus Configuration */</span><span class="cp"></span>
<span class="cp">#define SXLCR		(SMEMC_VIRT + 0x18)  </span><span class="cm">/* LCR value to be written to SDRAM-Timing Synchronous Flash */</span><span class="cp"></span>
<span class="cp">#define SXCNFG		(SMEMC_VIRT + 0x1C)  </span><span class="cm">/* Synchronous Static Memory Control Register */</span><span class="cp"></span>
<span class="cp">#define SXMRS		(SMEMC_VIRT + 0x24)  </span><span class="cm">/* MRS value to be written to Synchronous Flash or SMROM */</span><span class="cp"></span>
<span class="cp">#define MCMEM0		(SMEMC_VIRT + 0x28)  </span><span class="cm">/* Card interface Common Memory Space Socket 0 Timing */</span><span class="cp"></span>
<span class="cp">#define MCMEM1		(SMEMC_VIRT + 0x2C)  </span><span class="cm">/* Card interface Common Memory Space Socket 1 Timing */</span><span class="cp"></span>
<span class="cp">#define MCATT0		(SMEMC_VIRT + 0x30)  </span><span class="cm">/* Card interface Attribute Space Socket 0 Timing Configuration */</span><span class="cp"></span>
<span class="cp">#define MCATT1		(SMEMC_VIRT + 0x34)  </span><span class="cm">/* Card interface Attribute Space Socket 1 Timing Configuration */</span><span class="cp"></span>
<span class="cp">#define MCIO0		(SMEMC_VIRT + 0x38)  </span><span class="cm">/* Card interface I/O Space Socket 0 Timing Configuration */</span><span class="cp"></span>
<span class="cp">#define MCIO1		(SMEMC_VIRT + 0x3C)  </span><span class="cm">/* Card interface I/O Space Socket 1 Timing Configuration */</span><span class="cp"></span>
<span class="cp">#define MDMRS		(SMEMC_VIRT + 0x40)  </span><span class="cm">/* MRS value to be written to SDRAM */</span><span class="cp"></span>
<span class="cp">#define BOOT_DEF	(SMEMC_VIRT + 0x44)  </span><span class="cm">/* Read-Only Boot-Time Register. Contains BOOT_SEL and PKG_SEL */</span><span class="cp"></span>
<span class="cp">#define MEMCLKCFG	(SMEMC_VIRT + 0x68)  </span><span class="cm">/* Clock Configuration */</span><span class="cp"></span>
<span class="cp">#define CSADRCFG0	(SMEMC_VIRT + 0x80)  </span><span class="cm">/* Address Configuration Register for CS0 */</span><span class="cp"></span>
<span class="cp">#define CSADRCFG1	(SMEMC_VIRT + 0x84)  </span><span class="cm">/* Address Configuration Register for CS1 */</span><span class="cp"></span>
<span class="cp">#define CSADRCFG2	(SMEMC_VIRT + 0x88)  </span><span class="cm">/* Address Configuration Register for CS2 */</span><span class="cp"></span>
<span class="cp">#define CSADRCFG3	(SMEMC_VIRT + 0x8C)  </span><span class="cm">/* Address Configuration Register for CS3 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * More handy macros for PCMCIA</span>
<span class="cm"> *</span>
<span class="cm"> * Arg is socket number</span>
<span class="cm"> */</span>
<span class="cp">#define MCMEM(s)	(SMEMC_VIRT + 0x28 + ((s)&lt;&lt;2))  </span><span class="cm">/* Card interface Common Memory Space Socket s Timing */</span><span class="cp"></span>
<span class="cp">#define MCATT(s)	(SMEMC_VIRT + 0x30 + ((s)&lt;&lt;2))  </span><span class="cm">/* Card interface Attribute Space Socket s Timing Configuration */</span><span class="cp"></span>
<span class="cp">#define MCIO(s)		(SMEMC_VIRT + 0x38 + ((s)&lt;&lt;2))  </span><span class="cm">/* Card interface I/O Space Socket s Timing Configuration */</span><span class="cp"></span>

<span class="cm">/* MECR register defines */</span>
<span class="cp">#define MECR_NOS	(1 &lt;&lt; 0)	</span><span class="cm">/* Number Of Sockets: 0 -&gt; 1 sock, 1 -&gt; 2 sock */</span><span class="cp"></span>
<span class="cp">#define MECR_CIT	(1 &lt;&lt; 1)	</span><span class="cm">/* Card Is There: 0 -&gt; no card, 1 -&gt; card inserted */</span><span class="cp"></span>

<span class="cp">#define MDCNFG_DE0	(1 &lt;&lt; 0)	</span><span class="cm">/* SDRAM Bank 0 Enable */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DE1	(1 &lt;&lt; 1)	</span><span class="cm">/* SDRAM Bank 1 Enable */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DE2	(1 &lt;&lt; 16)	</span><span class="cm">/* SDRAM Bank 2 Enable */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DE3	(1 &lt;&lt; 17)	</span><span class="cm">/* SDRAM Bank 3 Enable */</span><span class="cp"></span>

<span class="cp">#define MDREFR_K0DB4	(1 &lt;&lt; 29)	</span><span class="cm">/* SDCLK0 Divide by 4 Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K2FREE	(1 &lt;&lt; 25)	</span><span class="cm">/* SDRAM Free-Running Control */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K1FREE	(1 &lt;&lt; 24)	</span><span class="cm">/* SDRAM Free-Running Control */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K0FREE	(1 &lt;&lt; 23)	</span><span class="cm">/* SDRAM Free-Running Control */</span><span class="cp"></span>
<span class="cp">#define MDREFR_SLFRSH	(1 &lt;&lt; 22)	</span><span class="cm">/* SDRAM Self-Refresh Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_APD	(1 &lt;&lt; 20)	</span><span class="cm">/* SDRAM/SSRAM Auto-Power-Down Enable */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K2DB2	(1 &lt;&lt; 19)	</span><span class="cm">/* SDCLK2 Divide by 2 Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K2RUN	(1 &lt;&lt; 18)	</span><span class="cm">/* SDCLK2 Run Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K1DB2	(1 &lt;&lt; 17)	</span><span class="cm">/* SDCLK1 Divide by 2 Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K1RUN	(1 &lt;&lt; 16)	</span><span class="cm">/* SDCLK1 Run Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_E1PIN	(1 &lt;&lt; 15)	</span><span class="cm">/* SDCKE1 Level Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K0DB2	(1 &lt;&lt; 14)	</span><span class="cm">/* SDCLK0 Divide by 2 Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_K0RUN	(1 &lt;&lt; 13)	</span><span class="cm">/* SDCLK0 Run Control/Status */</span><span class="cp"></span>
<span class="cp">#define MDREFR_E0PIN	(1 &lt;&lt; 12)	</span><span class="cm">/* SDCKE0 Level Control/Status */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
