# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/ALUCONTROL.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/CLA32.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/CLA4.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/CLA4_Marked.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/new/CLK_DIV.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/new/DMDecoder_NEXYS_A7_100T.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/DataMemory.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/DataPath.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/Decoder.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/EXTENDER.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/IO.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/InstructionMemory_IO.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/MIPS.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X32.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X5.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/MUX6X32.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/MUX7SEG.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/PC.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/RegisterFile.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/imports/new/SHIFTER.sv" \
"../../../../MIPS_BasicIO.srcs/sources_1/new/Top_NEXYS_A7_100T.sv" \
"../../../../MIPS_BasicIO.srcs/sim_1/new/test_Top_NEXYS_A7_100T.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
