Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 16:45:46 2020
| Host         : DESKTOP-I313GSH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_timing_summary_routed.rpt -pb Gyro_Demo_timing_summary_routed.pb -rpx Gyro_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division0/Clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Driver_Gyro0/Clk_Division1/Clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Driver_Gyro0/Flag_State_Init_reg/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/FSM_sequential_c_state_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[0]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[2]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[3]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[4]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[5]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[6]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[7]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[8]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Driver_IIC0/scl_cnt_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/Clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/Is_Odd_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/flag_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: UART0/UART_Tx0/FSM_sequential_State_Current_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: UART0/UART_Tx0/FSM_sequential_State_Current_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Send0/Tx_En_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Send0/Tx_En_reg_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 144 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.101        0.000                      0                  243        0.104        0.000                      0                  243        3.000        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_100MHz              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_1    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1_1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_1_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1          2.101        0.000                      0                  229        0.230        0.000                      0                  229        4.500        0.000                       0                   138  
  clk_out2_clk_wiz_1         97.558        0.000                      0                   11        0.219        0.000                      0                   11       49.500        0.000                       0                    10  
  clkfbout_clk_wiz_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1        2.102        0.000                      0                  229        0.230        0.000                      0                  229        4.500        0.000                       0                   138  
  clk_out2_clk_wiz_1_1       97.562        0.000                      0                   11        0.219        0.000                      0                   11       49.500        0.000                       0                    10  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1    clk_out1_clk_wiz_1          7.425        0.000                      0                    1        0.191        0.000                      0                    1  
clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1          2.101        0.000                      0                  229        0.152        0.000                      0                  229  
clk_out2_clk_wiz_1_1  clk_out1_clk_wiz_1          7.429        0.000                      0                    1        0.195        0.000                      0                    1  
clk_out2_clk_wiz_1_1  clk_out2_clk_wiz_1         97.558        0.000                      0                   11        0.104        0.000                      0                   11  
clk_out1_clk_wiz_1    clk_out1_clk_wiz_1_1        2.101        0.000                      0                  229        0.152        0.000                      0                  229  
clk_out2_clk_wiz_1    clk_out1_clk_wiz_1_1        7.425        0.000                      0                    1        0.191        0.000                      0                    1  
clk_out2_clk_wiz_1_1  clk_out1_clk_wiz_1_1        7.429        0.000                      0                    1        0.195        0.000                      0                    1  
clk_out2_clk_wiz_1    clk_out2_clk_wiz_1_1       97.558        0.000                      0                   11        0.104        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out2_clk_wiz_1    clk_out2_clk_wiz_1         96.782        0.000                      0                    2        1.054        0.000                      0                    2  
**async_default**     clk_out2_clk_wiz_1_1  clk_out2_clk_wiz_1         96.782        0.000                      0                    2        0.938        0.000                      0                    2  
**async_default**     clk_out2_clk_wiz_1    clk_out2_clk_wiz_1_1       96.782        0.000                      0                    2        0.938        0.000                      0                    2  
**async_default**     clk_out2_clk_wiz_1_1  clk_out2_clk_wiz_1_1       96.786        0.000                      0                    2        1.054        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicrd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.085%)  route 0.152ns (44.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_IIC0/clk_out1
    SLICE_X12Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iicrd_req_reg/Q
                         net (fo=5, routed)           0.152    -0.217    Driver_IIC0/iicrd_req
    SLICE_X12Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[0]
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_IIC0/clk_out1
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.220    -0.493    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.092    -0.401    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.841%)  route 0.180ns (49.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.180    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism             -0.223    -0.495    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.092    -0.403    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.981%)  route 0.179ns (49.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.179    -0.189    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.144 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.223    -0.495    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.091    -0.404    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[23]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[23]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[20]_i_1__1_n_4
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.562    -0.512    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  UART0/UART_Clk/Count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.251    UART0/UART_Clk/Count_reg[3]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.143 r  UART0/UART_Clk/Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.143    UART0/UART_Clk/Count_reg[0]_i_2_n_4
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism             -0.236    -0.512    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.105    -0.407    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[27]
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[24]_i_1__1_n_4
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.251ns (67.953%)  route 0.118ns (32.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[29]/Q
                         net (fo=4, routed)           0.118    -0.251    UART0/UART_Clk/Count_reg[29]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_6
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[31]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[31]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_4
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.220    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.110 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.110    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1_n_5
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.134    -0.375    Driver_Gyro0/Clk_Division0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.177    -0.168    Driver_Gyro0/Clk_Division1/Clk
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.123 r  Driver_Gyro0/Clk_Division1/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.123    Driver_Gyro0/Clk_Division1/Clk_i_1__0_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.389    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y37    Driver_Gyro0/Clk_Division0/Count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[22]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y37    Driver_Gyro0/Clk_Division0/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y41    Driver_Gyro0/Clk_Division1/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y41    Driver_Gyro0/Clk_Division1/Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y41    Driver_Gyro0/Clk_Division1/Count_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    UART0/UART_Clk/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    UART0/UART_Clk/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y37    Driver_Gyro0/Clk_Division0/Count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       97.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.558ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.664ns (32.700%)  route 1.367ns (67.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.683    -0.275    UART_Send0/Tx_En__0_n_0
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.115    97.554    
    SLICE_X19Y48         FDPE (Setup_fdpe_C_D)       -0.271    97.283    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.283    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                 97.558    

Slack (MET) :             97.783ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.664ns (36.061%)  route 1.177ns (63.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.494    -0.465    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.115    97.554    
    SLICE_X18Y48         FDCE (Setup_fdce_C_D)       -0.235    97.319    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                 97.783    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDPE (Setup_fdpe_C_CE)      -0.169    97.410    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             98.233ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.580ns (34.470%)  route 1.103ns (65.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=36, routed)          1.103    -0.732    Driver_Gyro0/Current_State[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -0.608 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.608    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.031    97.625    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.625    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                 98.233    

Slack (MET) :             98.628ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.580ns (45.116%)  route 0.706ns (54.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.706    -1.129    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -1.005 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.005    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.029    97.623    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.623    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                 98.628    

Slack (MET) :             98.637ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.449%)  route 0.683ns (51.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.124    -0.981 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.981    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.077    97.656    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.656    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                 98.637    

Slack (MET) :             98.649ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.675    -1.113    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.124    -0.989 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.989    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.081    97.660    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.660    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                 98.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDPE (Prop_fdpe_C_Q)         0.148    -0.363 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.271    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.099    -0.172 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.390    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.390    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.120    -0.391    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.918%)  route 0.269ns (59.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.269    -0.099    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.045    -0.054 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.091    -0.417    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.589%)  route 0.272ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.272    -0.095    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.045    -0.050 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.092    -0.416    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.527    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.527    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.527    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDPE (Hold_fdpe_C_CE)       -0.016    -0.527    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.207ns (36.029%)  route 0.368ns (63.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.043    -0.118 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.181     0.063    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)        -0.007    -0.502    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y48    UART_Send0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X19Y48    UART_Send0/Tx_En_reg_P/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y48    UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X19Y48    UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y48    UART_Send0/Tx_En_reg_C/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X19Y48    UART_Send0/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.517    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.088    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.517    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.088    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.517    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.088    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.517    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.088    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicrd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.085%)  route 0.152ns (44.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_IIC0/clk_out1
    SLICE_X12Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iicrd_req_reg/Q
                         net (fo=5, routed)           0.152    -0.217    Driver_IIC0/iicrd_req
    SLICE_X12Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[0]
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_IIC0/clk_out1
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.220    -0.493    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.092    -0.401    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.841%)  route 0.180ns (49.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.180    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism             -0.223    -0.495    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.092    -0.403    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.981%)  route 0.179ns (49.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.179    -0.189    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.144 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.223    -0.495    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.091    -0.404    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[23]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[23]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[20]_i_1__1_n_4
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.562    -0.512    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  UART0/UART_Clk/Count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.251    UART0/UART_Clk/Count_reg[3]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.143 r  UART0/UART_Clk/Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.143    UART0/UART_Clk/Count_reg[0]_i_2_n_4
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism             -0.236    -0.512    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.105    -0.407    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[27]
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[24]_i_1__1_n_4
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.251ns (67.953%)  route 0.118ns (32.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[29]/Q
                         net (fo=4, routed)           0.118    -0.251    UART0/UART_Clk/Count_reg[29]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_6
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[31]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[31]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_4
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.236    -0.510    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.405    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.220    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.110 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.110    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1_n_5
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.134    -0.375    Driver_Gyro0/Clk_Division0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.177    -0.168    Driver_Gyro0/Clk_Division1/Clk
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.123 r  Driver_Gyro0/Clk_Division1/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.123    Driver_Gyro0/Clk_Division1/Clk_i_1__0_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.389    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X11Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y37    Driver_Gyro0/Clk_Division0/Count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[22]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y37    Driver_Gyro0/Clk_Division0/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y41    Driver_Gyro0/Clk_Division1/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y41    Driver_Gyro0/Clk_Division1/Count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y41    Driver_Gyro0/Clk_Division1/Count_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y42    Driver_Gyro0/Clk_Division1/Count_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    UART0/UART_Clk/Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y45    UART0/UART_Clk/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y45    Driver_Gyro0/Clk_Division0/Clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y41    Driver_Gyro0/Clk_Division0/Count_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y37    Driver_Gyro0/Clk_Division0/Count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X10Y42    Driver_Gyro0/Clk_Division0/Count_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       97.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.562ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.664ns (32.700%)  route 1.367ns (67.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.683    -0.275    UART_Send0/Tx_En__0_n_0
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.111    97.558    
    SLICE_X19Y48         FDPE (Setup_fdpe_C_D)       -0.271    97.287    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.287    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                 97.562    

Slack (MET) :             97.788ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.664ns (36.061%)  route 1.177ns (63.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.494    -0.465    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.111    97.558    
    SLICE_X18Y48         FDCE (Setup_fdce_C_D)       -0.235    97.323    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.323    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                 97.788    

Slack (MET) :             97.798ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.111    97.583    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.414    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.414    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.798    

Slack (MET) :             97.798ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.111    97.583    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.414    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.414    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.798    

Slack (MET) :             97.798ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.111    97.583    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.414    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.414    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.798    

Slack (MET) :             97.798ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.111    97.583    
    SLICE_X18Y49         FDPE (Setup_fdpe_C_CE)      -0.169    97.414    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.414    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.798    

Slack (MET) :             98.237ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.580ns (34.470%)  route 1.103ns (65.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=36, routed)          1.103    -0.732    Driver_Gyro0/Current_State[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -0.608 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.608    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.111    97.598    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.031    97.629    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.629    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                 98.237    

Slack (MET) :             98.632ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.580ns (45.116%)  route 0.706ns (54.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.706    -1.129    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -1.005 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.005    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.111    97.598    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.029    97.627    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.627    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                 98.632    

Slack (MET) :             98.641ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.449%)  route 0.683ns (51.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.124    -0.981 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.981    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.111    97.583    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.077    97.660    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.660    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                 98.641    

Slack (MET) :             98.653ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.675    -1.113    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.124    -0.989 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.989    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.111    97.583    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.081    97.664    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.664    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                 98.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDPE (Prop_fdpe_C_Q)         0.148    -0.363 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.271    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.099    -0.172 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.390    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.390    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.120    -0.391    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.918%)  route 0.269ns (59.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.269    -0.099    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.045    -0.054 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.091    -0.417    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.589%)  route 0.272ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.272    -0.095    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.045    -0.050 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.092    -0.416    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.527    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.527    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.527    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y49         FDPE (Hold_fdpe_C_CE)       -0.016    -0.527    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.207ns (36.029%)  route 0.368ns (63.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.043    -0.118 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.181     0.063    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.495    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)        -0.007    -0.502    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3   clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X18Y48    UART_Send0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X19Y48    UART_Send0/Tx_En_reg_P/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y48    UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X19Y48    UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X8Y43     Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y48    UART_Send0/Tx_En_reg_C/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X19Y48    UART_Send0/Tx_En_reg_P/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X18Y49    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.207%)  route 1.633ns (73.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 8.073 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.633    -0.217    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.093 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.500     8.073    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.491    
                         clock uncertainty           -0.235     7.256    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.077     7.333    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  7.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.209ns (24.230%)  route 0.654ns (75.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.654     0.306    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.351 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.195    
                         clock uncertainty            0.235     0.041    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.120     0.161    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicrd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.085%)  route 0.152ns (44.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_IIC0/clk_out1
    SLICE_X12Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iicrd_req_reg/Q
                         net (fo=5, routed)           0.152    -0.217    Driver_IIC0/iicrd_req
    SLICE_X12Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[0]
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_IIC0/clk_out1
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.220    -0.493    
                         clock uncertainty            0.077    -0.416    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.092    -0.324    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.841%)  route 0.180ns (49.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.180    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism             -0.223    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.092    -0.326    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.981%)  route 0.179ns (49.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.179    -0.189    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.144 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.223    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.091    -0.327    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[23]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[23]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[20]_i_1__1_n_4
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.562    -0.512    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  UART0/UART_Clk/Count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.251    UART0/UART_Clk/Count_reg[3]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.143 r  UART0/UART_Clk/Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.143    UART0/UART_Clk/Count_reg[0]_i_2_n_4
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism             -0.236    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.105    -0.330    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[27]
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[24]_i_1__1_n_4
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[31]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[31]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_4
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.251ns (67.953%)  route 0.118ns (32.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[29]/Q
                         net (fo=4, routed)           0.118    -0.251    UART0/UART_Clk/Count_reg[29]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_6
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.220    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.110 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.110    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1_n_5
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.134    -0.298    Driver_Gyro0/Clk_Division0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.177    -0.168    Driver_Gyro0/Clk_Division1/Clk
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.123 r  Driver_Gyro0/Clk_Division1/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.123    Driver_Gyro0/Clk_Division1/Clk_i_1__0_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.312    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.207%)  route 1.633ns (73.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 8.073 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.633    -0.217    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.093 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.500     8.073    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.491    
                         clock uncertainty           -0.231     7.260    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.077     7.337    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  7.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.209ns (24.230%)  route 0.654ns (75.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.654     0.306    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.351 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.195    
                         clock uncertainty            0.231     0.036    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.120     0.156    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       97.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.558ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.664ns (32.700%)  route 1.367ns (67.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.683    -0.275    UART_Send0/Tx_En__0_n_0
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.115    97.554    
    SLICE_X19Y48         FDPE (Setup_fdpe_C_D)       -0.271    97.283    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.283    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                 97.558    

Slack (MET) :             97.783ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.664ns (36.061%)  route 1.177ns (63.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.494    -0.465    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.115    97.554    
    SLICE_X18Y48         FDCE (Setup_fdce_C_D)       -0.235    97.319    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                 97.783    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDPE (Setup_fdpe_C_CE)      -0.169    97.410    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             98.233ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.580ns (34.470%)  route 1.103ns (65.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=36, routed)          1.103    -0.732    Driver_Gyro0/Current_State[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -0.608 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.608    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.031    97.625    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.625    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                 98.233    

Slack (MET) :             98.628ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.580ns (45.116%)  route 0.706ns (54.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.706    -1.129    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -1.005 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.005    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.029    97.623    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.623    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                 98.628    

Slack (MET) :             98.637ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.449%)  route 0.683ns (51.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.124    -0.981 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.981    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.077    97.656    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.656    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                 98.637    

Slack (MET) :             98.649ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.675    -1.113    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.124    -0.989 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.989    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.081    97.660    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.660    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                 98.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDPE (Prop_fdpe_C_Q)         0.148    -0.363 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.271    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.099    -0.172 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.275    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.275    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.120    -0.276    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.918%)  route 0.269ns (59.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.269    -0.099    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.045    -0.054 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.091    -0.302    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.589%)  route 0.272ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.272    -0.095    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.045    -0.050 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.092    -0.301    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.412    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.412    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.412    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDPE (Hold_fdpe_C_CE)       -0.016    -0.412    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.207ns (36.029%)  route 0.368ns (63.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.043    -0.118 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.181     0.063    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.115    -0.380    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)        -0.007    -0.387    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[6]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.583ns (25.442%)  route 1.708ns (74.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.720     4.985    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y43         FDRE                                         r  UART0/UART_Clk/Count_reg[7]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y43         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.583ns (25.687%)  route 1.687ns (74.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns = ( 8.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.698     4.963    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.511     8.084    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.491     7.593    
                         clock uncertainty           -0.077     7.516    
    SLICE_X17Y49         FDRE (Setup_fdre_C_R)       -0.429     7.087    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[10]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out1_clk_wiz_1 fall@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.583ns (25.774%)  route 1.679ns (74.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.307ns = ( 2.693 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -0.701 f  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     0.978    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.074 f  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.619     2.693    UART0/UART_Clk/clk_out1
    SLICE_X19Y46         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.459     3.152 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.989     4.141    UART0/UART_Clk/Is_Odd
    SLICE_X18Y46         LUT3 (Prop_lut3_I1_O)        0.124     4.265 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.690     4.955    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.510     8.083    UART0/UART_Clk/clk_out1
    SLICE_X17Y44         FDRE                                         r  UART0/UART_Clk/Count_reg[11]/C
                         clock pessimism             -0.491     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X17Y44         FDRE (Setup_fdre_C_R)       -0.429     7.086    UART0/UART_Clk/Count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Driver_IIC0/iicrd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/FSM_sequential_c_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.085%)  route 0.152ns (44.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_IIC0/clk_out1
    SLICE_X12Y45         FDCE                                         r  Driver_IIC0/iicrd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.368 r  Driver_IIC0/iicrd_req_reg/Q
                         net (fo=5, routed)           0.152    -0.217    Driver_IIC0/iicrd_req
    SLICE_X12Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  Driver_IIC0/FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Driver_IIC0/n_state__0[0]
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_IIC0/clk_out1
    SLICE_X12Y46         FDCE                                         r  Driver_IIC0/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.220    -0.493    
                         clock uncertainty            0.077    -0.416    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.092    -0.324    Driver_IIC0/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.841%)  route 0.180ns (49.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.180    -0.188    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.143 r  Driver_IIC0/scl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    Driver_IIC0/scl_cnt[3]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[3]/C
                         clock pessimism             -0.223    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.092    -0.326    Driver_IIC0/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Driver_IIC0/scl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_IIC0/scl_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.981%)  route 0.179ns (49.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.566    -0.508    Driver_IIC0/clk_out1
    SLICE_X13Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  Driver_IIC0/scl_cnt_reg[1]/Q
                         net (fo=16, routed)          0.179    -0.189    Driver_IIC0/scl_cnt[1]
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.144 r  Driver_IIC0/scl_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    Driver_IIC0/scl_cnt[2]_i_1_n_0
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.836    -0.272    Driver_IIC0/clk_out1
    SLICE_X12Y47         FDCE                                         r  Driver_IIC0/scl_cnt_reg[2]/C
                         clock pessimism             -0.223    -0.495    
                         clock uncertainty            0.077    -0.418    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.091    -0.327    Driver_IIC0/scl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[23]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[23]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[20]_i_1__1_n_4
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y47         FDRE                                         r  UART0/UART_Clk/Count_reg[23]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.562    -0.512    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  UART0/UART_Clk/Count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.251    UART0/UART_Clk/Count_reg[3]
    SLICE_X17Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.143 r  UART0/UART_Clk/Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.143    UART0/UART_Clk/Count_reg[0]_i_2_n_4
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Clk/clk_out1
    SLICE_X17Y42         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism             -0.236    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.105    -0.330    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[27]
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[24]_i_1__1_n_4
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y48         FDRE                                         r  UART0/UART_Clk/Count_reg[27]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[31]/Q
                         net (fo=4, routed)           0.120    -0.249    UART0/UART_Clk/Count_reg[31]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_4
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART0/UART_Clk/Count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.251ns (67.953%)  route 0.118ns (32.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.564    -0.510    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  UART0/UART_Clk/Count_reg[29]/Q
                         net (fo=4, routed)           0.118    -0.251    UART0/UART_Clk/Count_reg[29]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.141 r  UART0/UART_Clk/Count_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.141    UART0/UART_Clk/Count_reg[28]_i_1__1_n_6
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.834    -0.274    UART0/UART_Clk/clk_out1
    SLICE_X17Y49         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism             -0.236    -0.510    
                         clock uncertainty            0.077    -0.433    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.105    -0.328    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division0/Count_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.220    Driver_Gyro0/Clk_Division0/Count_reg[18]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.110 r  Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.110    Driver_Gyro0/Clk_Division0/Count_reg[16]_i_1_n_5
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division0/clk_out1
    SLICE_X10Y41         FDRE                                         r  Driver_Gyro0/Clk_Division0/Count_reg[18]/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.134    -0.298    Driver_Gyro0/Clk_Division0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Driver_Gyro0/Clk_Division1/Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_Gyro0/Clk_Division1/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.565    -0.509    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  Driver_Gyro0/Clk_Division1/Clk_reg/Q
                         net (fo=6, routed)           0.177    -0.168    Driver_Gyro0/Clk_Division1/Clk
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045    -0.123 r  Driver_Gyro0/Clk_Division1/Clk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.123    Driver_Gyro0/Clk_Division1/Clk_i_1__0_n_0
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.835    -0.273    Driver_Gyro0/Clk_Division1/clk_out1
    SLICE_X14Y43         FDRE                                         r  Driver_Gyro0/Clk_Division1/Clk_reg/C
                         clock pessimism             -0.236    -0.509    
                         clock uncertainty            0.077    -0.432    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.312    Driver_Gyro0/Clk_Division1/Clk_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.207%)  route 1.633ns (73.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 8.073 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.633    -0.217    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.093 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.500     8.073    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.491    
                         clock uncertainty           -0.235     7.256    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.077     7.333    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  7.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.209ns (24.230%)  route 0.654ns (75.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.654     0.306    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.351 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.195    
                         clock uncertainty            0.235     0.041    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.120     0.161    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@10.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.580ns (26.207%)  route 1.633ns (73.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 8.073 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.633    -0.217    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I0_O)        0.124    -0.093 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         1.500     8.073    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism             -0.582     7.491    
                         clock uncertainty           -0.231     7.260    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.077     7.337    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  7.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.209ns (24.230%)  route 0.654ns (75.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.654     0.306    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.351 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    UART0/UART_Tx0/Tx_En
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=136, routed)         0.832    -0.276    UART0/UART_Tx0/clk_out1
    SLICE_X18Y47         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.081    -0.195    
                         clock uncertainty            0.231     0.036    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.120     0.156    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       97.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.558ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.664ns (32.700%)  route 1.367ns (67.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.683    -0.275    UART_Send0/Tx_En__0_n_0
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.115    97.554    
    SLICE_X19Y48         FDPE (Setup_fdpe_C_D)       -0.271    97.283    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.283    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                 97.558    

Slack (MET) :             97.783ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.664ns (36.061%)  route 1.177ns (63.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.146    -0.959 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.494    -0.465    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.404    97.669    
                         clock uncertainty           -0.115    97.554    
    SLICE_X18Y48         FDCE (Setup_fdce_C_D)       -0.235    97.319    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.319    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                 97.783    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_CE)      -0.169    97.410    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             97.794ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.408%)  route 1.280ns (66.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.901    -0.887    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379    -0.384    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDPE (Setup_fdpe_C_CE)      -0.169    97.410    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                 97.794    

Slack (MET) :             98.233ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.580ns (34.470%)  route 1.103ns (65.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/Q
                         net (fo=36, routed)          1.103    -0.732    Driver_Gyro0/Current_State[0]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -0.608 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.608    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.031    97.625    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                         97.625    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                 98.233    

Slack (MET) :             98.628ns  (required time - arrival time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.580ns (45.116%)  route 0.706ns (54.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -2.291    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.835 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.706    -1.129    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.124    -1.005 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.005    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.516    98.089    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.380    97.709    
                         clock uncertainty           -0.115    97.594    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.029    97.623    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                         97.623    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                 98.628    

Slack (MET) :             98.637ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.642ns (48.449%)  route 0.683ns (51.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.683    -1.105    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.124    -0.981 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.981    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.077    97.656    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         97.656    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                 98.637    

Slack (MET) :             98.649ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.642ns (48.743%)  route 0.675ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.518    -1.788 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.675    -1.113    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.124    -0.989 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.989    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.081    97.660    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         97.660    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                 98.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDPE (Prop_fdpe_C_Q)         0.148    -0.363 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.271    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.099    -0.172 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.275    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.121    -0.275    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.116 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.120    -0.276    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.918%)  route 0.269ns (59.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.269    -0.099    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I2_O)        0.045    -0.054 r  Driver_Gyro0/FSM_sequential_Current_State[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    Driver_Gyro0/FSM_sequential_Current_State[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[0]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.091    -0.302    Driver_Gyro0/FSM_sequential_Current_State_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.589%)  route 0.272ns (59.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.566    -0.508    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/Q
                         net (fo=36, routed)          0.272    -0.095    Driver_Gyro0/Current_State[1]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.045    -0.050 r  Driver_Gyro0/FSM_sequential_Current_State[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    Driver_Gyro0/FSM_sequential_Current_State[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.836    -0.272    Driver_Gyro0/CLK
    SLICE_X8Y43          FDRE                                         r  Driver_Gyro0/FSM_sequential_Current_State_reg[1]/C
                         clock pessimism             -0.236    -0.508    
                         clock uncertainty            0.115    -0.393    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.092    -0.301    Driver_Gyro0/FSM_sequential_Current_State_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.412    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.412    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDCE (Hold_fdce_C_CE)       -0.016    -0.412    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.711%)  route 0.317ns (60.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.201    -0.146    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.045    -0.101 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116     0.015    UART_Send0/Pulse_Init_Flag
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y49         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y49         FDPE (Hold_fdpe_C_CE)       -0.016    -0.412    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.207ns (36.029%)  route 0.368ns (63.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y49         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.347 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.186    -0.161    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.043    -0.118 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.181     0.063    UART_Send0/Tx_En__0_n_0
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.219    -0.495    
                         clock uncertainty            0.115    -0.380    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)        -0.007    -0.387    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       96.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.782ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.580ns (21.136%)  route 2.164ns (78.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.631    -0.219    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124    -0.095 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.533     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X19Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    97.220    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.220    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 96.782    

Slack (MET) :             96.832ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.385%)  route 2.132ns (78.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.782    -0.068    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124     0.056 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.350     0.406    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.401    97.672    
                         clock uncertainty           -0.115    97.557    
    SLICE_X18Y48         FDCE (Recov_fdce_C_CLR)     -0.319    97.238    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.238    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 96.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.209ns (21.185%)  route 0.778ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.652     0.304    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.349 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.126     0.475    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.446%)  route 0.880ns (82.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.683     0.313    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.358 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.197     0.555    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X19Y48         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.161    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       96.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.782ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.580ns (21.136%)  route 2.164ns (78.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.631    -0.219    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124    -0.095 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.533     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X19Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    97.220    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.220    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 96.782    

Slack (MET) :             96.832ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.385%)  route 2.132ns (78.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.782    -0.068    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124     0.056 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.350     0.406    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.401    97.672    
                         clock uncertainty           -0.115    97.557    
    SLICE_X18Y48         FDCE (Recov_fdce_C_CLR)     -0.319    97.238    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.238    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 96.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.209ns (21.185%)  route 0.778ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.652     0.304    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.349 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.126     0.475    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.463    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.446%)  route 0.880ns (82.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.683     0.313    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.358 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.197     0.555    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X19Y48         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.491    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.046    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       96.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.782ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.580ns (21.136%)  route 2.164ns (78.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.631    -0.219    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124    -0.095 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.533     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.115    97.579    
    SLICE_X19Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    97.220    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.220    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 96.782    

Slack (MET) :             96.832ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.385%)  route 2.132ns (78.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.782    -0.068    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124     0.056 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.350     0.406    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.401    97.672    
                         clock uncertainty           -0.115    97.557    
    SLICE_X18Y48         FDCE (Recov_fdce_C_CLR)     -0.319    97.238    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.238    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 96.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.209ns (21.185%)  route 0.778ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.652     0.304    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.349 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.126     0.475    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X18Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.463    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.446%)  route 0.880ns (82.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.683     0.313    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.358 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.197     0.555    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.235    -0.511    
                         clock uncertainty            0.115    -0.396    
    SLICE_X19Y48         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.491    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.046    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       96.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.786ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.580ns (21.136%)  route 2.164ns (78.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.631    -0.219    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124    -0.095 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.533     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.379    97.694    
                         clock uncertainty           -0.111    97.583    
    SLICE_X19Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    97.224    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         97.224    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                 96.786    

Slack (MET) :             96.836ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_1_1 rise@100.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.580ns (21.385%)  route 2.132ns (78.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.927ns = ( 98.073 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.306ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.620    -2.306    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.456    -1.850 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.782    -0.068    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124     0.056 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.350     0.406    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.542    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    94.881 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    96.482    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    96.573 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           1.500    98.073    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.401    97.672    
                         clock uncertainty           -0.111    97.561    
    SLICE_X18Y48         FDCE (Recov_fdce_C_CLR)     -0.319    97.242    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         97.242    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 96.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.209ns (21.185%)  route 0.778ns (78.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.164    -0.347 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.652     0.304    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.349 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.126     0.475    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X18Y48         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X18Y48         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X18Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.578    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.446%)  route 0.880ns (82.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.563    -0.511    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.370 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           0.683     0.313    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.358 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.197     0.555    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X19Y48         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout2_buf/O
                         net (fo=8, routed)           0.832    -0.276    UART_Send0/clk_out2
    SLICE_X19Y48         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism             -0.235    -0.511    
    SLICE_X19Y48         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.161    





