#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 28 19:12:23 2019
# Process ID: 13060
# Current directory: E:/iiitb/3rd_sem/ARM/project/vio_ila
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2800 E:\iiitb\3rd_sem\ARM\project\vio_ila\pra.xpr
# Log file: E:/iiitb/3rd_sem/ARM/project/vio_ila/vivado.log
# Journal file: E:/iiitb/3rd_sem/ARM/project/vio_ila\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.xpr
INFO: [Project 1-313] Project file moved from 'E:/iiitb/3rd_sem/ARM/project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 851.230 ; gain = 100.938
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AHBLITE_SYS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 989.289 ; gain = 107.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AHBLITE_SYS' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:37]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [E:/iiitb/3rd_sem/ARM/project/vio_ila/.Xil/Vivado-13060-LAPTOP-UV09UV4M/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/.Xil/Vivado-13060-LAPTOP-UV09UV4M/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:97]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/iiitb/3rd_sem/ARM/project/vio_ila/.Xil/Vivado-13060-LAPTOP-UV09UV4M/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (2#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/.Xil/Vivado-13060-LAPTOP-UV09UV4M/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0INTEGRATION' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/CORTEXM0INTEGRATION.v:29]
INFO: [Synth 8-6157] synthesizing module 'cortexm0ds_logic' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/cortexmds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0ds_logic' (3#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/cortexmds_logic.v:27]
WARNING: [Synth 8-689] width (2) of port connection 'HRESP' does not match port width (1) of module 'cortexm0ds_logic' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/CORTEXM0INTEGRATION.v:178]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0INTEGRATION' (4#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/CORTEXM0INTEGRATION.v:29]
INFO: [Synth 8-6157] synthesizing module 'AHBDCD' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBDCD' (5#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBMUX' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBMUX' (6#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHB2MEM' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BRAM/AHB2BRAM.v:11]
	Parameter MEMWIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'code.hex' is read successfully [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BRAM/AHB2BRAM.v:40]
WARNING: [Synth 8-6014] Unused sequential element APhase_HRADDR_reg was removed.  [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BRAM/AHB2BRAM.v:61]
INFO: [Synth 8-6155] done synthesizing module 'AHB2MEM' (7#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_BRAM/AHB2BRAM.v:11]
INFO: [Synth 8-6157] synthesizing module 'AHB2LED' [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_LED/AHB2LED.v:1]
WARNING: [Synth 8-6014] Unused sequential element rHADDR_reg was removed.  [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_LED/AHB2LED.v:38]
WARNING: [Synth 8-6014] Unused sequential element rHSIZE_reg was removed.  [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_LED/AHB2LED.v:41]
INFO: [Synth 8-6155] done synthesizing module 'AHB2LED' (8#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHB_LED/AHB2LED.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my2vio'. This will prevent further optimization [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my2ila'. This will prevent further optimization [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uAHB2LED'. This will prevent further optimization [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:301]
WARNING: [Synth 8-6014] Unused sequential element clk_div_reg was removed.  [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:88]
WARNING: [Synth 8-3848] Net TDI in module/entity AHBLITE_SYS does not have driver. [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:47]
WARNING: [Synth 8-3848] Net TCK in module/entity AHBLITE_SYS does not have driver. [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:48]
INFO: [Synth 8-6155] done synthesizing module 'AHBLITE_SYS' (9#1) [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:37]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HSIZE[2]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HSIZE[1]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HSIZE[0]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[15]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[14]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[13]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[12]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[11]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[10]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[9]
WARNING: [Synth 8-3331] design AHB2LED has unconnected port HWDATA[8]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design AHBDCD has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design cortexm0ds_logic has unconnected port FCLK
WARNING: [Synth 8-3331] design cortexm0ds_logic has unconnected port nTRST
WARNING: [Synth 8-3331] design cortexm0ds_logic has unconnected port TDI
WARNING: [Synth 8-3331] design cortexm0ds_logic has unconnected port WICENREQ
WARNING: [Synth 8-3331] design cortexm0ds_logic has unconnected port SE
WARNING: [Synth 8-3331] design CORTEXM0INTEGRATION has unconnected port HRESP[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1250.094 ; gain = 368.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_CORTEXM0INTEGRATION:SWCLKTCK to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:153]
WARNING: [Synth 8-3295] tying undriven pin u_CORTEXM0INTEGRATION:TDI to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:153]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[31] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[30] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[29] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[28] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[27] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[26] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[25] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[24] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[23] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[22] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[21] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[20] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[19] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[18] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[17] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[16] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[15] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[14] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[13] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[12] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[11] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[10] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[9] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[8] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[7] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[6] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[5] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[4] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[3] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[2] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[1] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S2[0] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[31] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[30] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[29] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[28] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[27] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[26] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[25] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[24] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[23] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[22] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[21] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[20] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[19] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[18] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[17] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[16] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[15] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[14] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[13] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[12] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[11] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[10] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[9] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[8] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[7] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[6] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[5] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[4] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[3] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[2] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[1] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S3[0] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[31] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[30] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[29] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[28] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[27] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[26] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[25] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[24] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[23] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[22] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[21] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[20] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[19] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[18] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[17] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[16] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[15] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[14] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[13] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[12] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[11] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[10] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[9] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[8] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[7] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[6] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[5] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[4] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[3] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[2] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[1] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S4[0] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S5[31] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
WARNING: [Synth 8-3295] tying undriven pin uAHBMUX:HRDATA_S5[30] to constant 0 [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/imports/pp/AHBLITE_SYS.v:249]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1250.094 ; gain = 368.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1250.094 ; gain = 368.742
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'my2vio'
INFO: [Project 1-454] Reading design checkpoint 'e:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'my2ila'
INFO: [Netlist 29-17] Analyzing 422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'my2vio'
Finished Parsing XDC File [e:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'my2vio'
Parsing XDC File [e:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'my2ila/inst'
Finished Parsing XDC File [e:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'my2ila/inst'
Parsing XDC File [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/constrs_1/new/constrairs.xdc]
Finished Parsing XDC File [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/constrs_1/new/constrairs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/iiitb/3rd_sem/ARM/project/vio_ila/pra.srcs/constrs_1/new/constrairs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AHBLITE_SYS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AHBLITE_SYS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 172 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:09 ; elapsed = 00:01:04 . Memory (MB): peak = 1554.301 ; gain = 672.949
34 Infos, 197 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:04 . Memory (MB): peak = 1554.301 ; gain = 672.949
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 19:17:45 2019...
