

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Tue Apr 16 09:36:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|   72|   72|   72|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Sum_Loop         |   45|   45|        10|          4|          1|    10|    yes   |
        |- Prediction_Loop  |   23|   23|        15|          1|          1|    10|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|     795|   2281|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        0|      -|     332|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1127|   2558|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U31  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fdiv_32ns_32nibs_U32  |cnn_fdiv_32ns_32nibs  |        0|      0|  363|  986|    0|
    |cnn_fexp_32ns_32njbC_U33  |cnn_fexp_32ns_32njbC  |        0|      7|  205|  892|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      9|  795| 2281|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_147_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_164_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln11_fu_141_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln17_fu_158_p2      |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  50|          20|          15|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter14     |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_96_p4  |   9|          2|    4|          8|
    |dense_array_address0         |  15|          3|    4|         12|
    |i_0_reg_92                   |   9|          2|    4|          8|
    |j_0_reg_103                  |   9|          2|    4|          8|
    |prediction_WEN_A             |   9|          2|    4|          8|
    |sum_0_reg_80                 |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 131|         28|   56|        123|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |i_0_reg_92                |   4|   0|    4|          0|
    |i_reg_179                 |   4|   0|    4|          0|
    |icmp_ln11_reg_175         |   1|   0|    1|          0|
    |icmp_ln17_reg_194         |   1|   0|    1|          0|
    |j_0_reg_103               |   4|   0|    4|          0|
    |reg_135                   |  32|   0|   32|          0|
    |sum_0_reg_80              |  32|   0|   32|          0|
    |tmp_3_reg_213             |  32|   0|   32|          0|
    |zext_ln19_reg_203         |   4|   0|   64|         60|
    |icmp_ln11_reg_175         |  64|  32|    1|          0|
    |icmp_ln17_reg_194         |  64|  32|    1|          0|
    |zext_ln19_reg_203         |  64|  32|   64|         60|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 332|  96|  266|        120|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   soft_max   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   soft_max   | return value |
|dense_array_address0  | out |    4|  ap_memory |  dense_array |     array    |
|dense_array_ce0       | out |    1|  ap_memory |  dense_array |     array    |
|dense_array_q0        |  in |   32|  ap_memory |  dense_array |     array    |
|prediction_Addr_A     | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A       | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A      | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A      | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A     |  in |   32|    bram    |  prediction  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

