EESchema-LIBRARY Version 2.3  Date: 21-02-2013 11:13:20
#encoding utf-8
#
# XAM6234ATCGGAALW
#
DEF XAM6234ATCGGAALW U 0 10 Y Y 5 L N
F0 "U" 1800 400 60 H V C CNN
F1 "XAM6234ATCGGAALW" 1800 300 60 H V C CNN
F2 "BGA425_ALW_TEX" 1800 240 60 H I C CNN
F3 "~" 0 0 60 H V C CNN
$FPLIST
 BGA425_ALW_TEX
 BGA425_ALW_TEX-M
 BGA425_ALW_TEX-L
$ENDFPLIST
DRAW
X VSS A1 0 0 300 R 59 59 1 1 W
X RSVD1 A2 0 -100 300 R 59 59 1 1 U
X MCU_OSC0_XO A3 0 -200 300 R 59 59 1 1 O
X WKUP_UART0_RTSN A4 0 -300 300 R 59 59 1 1 B
X MCU_UART0_TXD A5 0 -400 300 R 59 59 1 1 B
X MCU_UART0_CTSN A6 0 -500 300 R 59 59 1 1 B
X MCU_SPI0_CLK A7 0 -600 300 R 59 59 1 1 B
X MCU_I2C0_SCL A8 0 -700 300 R 59 59 1 1 B
X WKUP_I2C0_SDA A9 0 -800 300 R 59 59 1 1 B
X RSVD0 B1 0 -900 300 R 59 59 1 1 U
X MCU_OSC0_XI B2 0 -1000 300 R 59 59 1 1 I
X MCU_MCAN0_RX B3 0 -1100 300 R 59 59 1 1 B
X WKUP_UART0_RXD B4 0 -1200 300 R 59 59 1 1 B
X MCU_UART0_RXD B5 0 -1300 300 R 59 59 1 1 B
X MCU_UART0_RTSN B6 0 -1400 300 R 59 59 1 1 B
X PMIC_LPM_EN0 B7 0 -1500 300 R 59 59 1 1 B
X MCU_SPI0_CS1 B8 0 -1600 300 R 59 59 1 1 B
X WKUP_I2C0_SCL B9 0 -1700 300 R 59 59 1 1 B
X WKUP_LFOSC0_XO C1 0 -1800 300 R 59 59 1 1 B
X WKUP_LFOSC0_XI C2 0 -1900 300 R 59 59 1 1 I
X WKUP_UART0_TXD C5 0 -2000 300 R 59 59 1 1 B
X WKUP_UART0_CTSN C6 0 -2100 300 R 59 59 1 1 B
X MCU_SPI0_D1 C9 0 -2200 300 R 59 59 1 1 B
X MCU_ERRORN D1 0 -2300 300 R 59 59 1 1 B
X MCU_PORZ D2 0 -2400 300 R 59 59 1 1 B
X MCU_MCAN1_RX D4 0 -2500 300 R 59 59 1 1 B
X MCU_MCAN0_TX D6 0 -2600 300 R 59 59 1 1 B
X MCU_SPI0_D0 D9 0 -2700 300 R 59 59 1 1 B
X DDR0_DQS0 E1 0 -2800 300 R 59 59 1 1 B
X DDR0_DQS0_N E2 0 -2900 300 R 59 59 1 1 B
X DDR0_DQ4 E3 0 -3000 300 R 59 59 1 1 B
X MCU_MCAN1_TX E5 0 -3100 300 R 59 59 1 1 B
X RSVD8 E7 0 -3200 300 R 59 59 1 1 U
X MCU_SPI0_CS0 E8 0 -3300 300 R 59 59 1 1 B
X DDR0_DQ7 F1 0 -3400 300 R 59 59 1 1 B
X DDR0_DQ6 F2 0 -3500 300 R 59 59 1 1 B
X DDR0_DQ2 F3 0 -3600 300 R 59 59 1 1 B
X DDR0_DQ0 F4 0 -3700 300 R 59 59 1 1 B
X RSVD2 F6 0 -3800 300 R 59 59 1 1 U
X VDD_CANUART F8 0 -3900 300 R 59 59 1 1 W
X DDR0_RESET0_N G1 0 -4000 300 R 59 59 1 1 O
X DDR0_DQ5 G2 0 -4100 300 R 59 59 1 1 B
X DDR0_DQ1 G5 3600 -4200 300 L 59 59 1 1 B
X VDDS_OSC0 G7 3600 -4100 300 L 59 59 1 1 W
X CAP_VDDS_CANUART G9 3600 -4000 300 L 59 59 1 1 U
X DDR0_ODT0 H1 3600 -3900 300 L 59 59 1 1 O
X DDR0_CKE0 H2 3600 -3800 300 L 59 59 1 1 O
X DDR0_DM0 H5 3600 -3700 300 L 59 59 1 1 B
X DDR0_DQ3 H6 3600 -3600 300 L 59 59 1 1 B
X VDD_CORE H8 3600 -3500 300 L 59 59 1 1 W
X VDDSHV_CANUART H9 3600 -3400 300 L 59 59 1 1 W
X DDR0_A0 J1 3600 -3300 300 L 59 59 1 1 O
X DDR0_A1 J2 3600 -3200 300 L 59 59 1 1 O
X DDR0_ODT1 J3 3600 -3100 300 L 59 59 1 1 O
X DDR0_CKE1 J4 3600 -3000 300 L 59 59 1 1 O
X VSS J7 3600 -2900 300 L 59 59 1 1 W
X VPP J8 3600 -2800 300 L 59 59 1 1 W
X DDR0_A5 K1 3600 -2700 300 L 59 59 1 1 O
X DDR0_CS1_N K2 3600 -2600 300 L 59 59 1 1 O
X DDR0_A2 K3 3600 -2500 300 L 59 59 1 1 O
X DDR0_A4 K4 3600 -2400 300 L 59 59 1 1 O
X VSS K7 3600 -2300 300 L 59 59 1 1 W
X VDDS_DDR K9 3600 -2200 300 L 59 59 1 1 W
X DDR0_CK0 L1 3600 -2100 300 L 59 59 1 1 O
X DDR0_CK0_N L2 3600 -2000 300 L 59 59 1 1 O
X DDR0_A3 L5 3600 -1900 300 L 59 59 1 1 O
X DDR0_CS0_N L6 3600 -1800 300 L 59 59 1 1 O
X VDDS_DDR L8 3600 -1700 300 L 59 59 1 1 W
X DDR0_BA0 M1 3600 -1600 300 L 59 59 1 1 O
X DDR0_CAL0 M2 3600 -1500 300 L 59 59 1 1 U
X DDR0_CAS_N M4 3600 -1400 300 L 59 59 1 1 O
X DDR0_RAS_N M5 3600 -1300 300 L 59 59 1 1 O
X VSS M7 3600 -1200 300 L 59 59 1 1 W
X VSS M8 3600 -1100 300 L 59 59 1 1 W
X VDDS_DDR_C M9 3600 -1000 300 L 59 59 1 1 W
X DDR0_BA1 N1 3600 -900 300 L 59 59 1 1 O
X DDR0_BG1 N2 3600 -800 300 L 59 59 1 1 O
X DDR0_WE_N N3 3600 -700 300 L 59 59 1 1 O
X DDR0_ACT_N N6 3600 -600 300 L 59 59 1 1 O
X VDD_CORE N8 3600 -500 300 L 59 59 1 1 W
X DDR0_A8 P1 3600 -400 300 L 59 59 1 1 O
X DDR0_A7 P2 3600 -300 300 L 59 59 1 1 O
X DDR0_A9 P4 3600 -200 300 L 59 59 1 1 O
X DDR0_A11 P5 3600 -100 300 L 59 59 1 1 O
X VSS P7 3600 0 300 L 59 59 1 1 W
X VDDS_DDR P9 0 0 300 R 59 59 2 1 W
X DDR0_A13 R1 0 -100 300 R 59 59 2 1 O
X DDR0_A6 R2 0 -200 300 R 59 59 2 1 O
X DDR0_ALERT_N R3 0 -300 300 R 59 59 2 1 B
X DDR0_A10 R5 0 -400 300 R 59 59 2 1 O
X DDR0_A12 R6 0 -500 300 R 59 59 2 1 O
X VDDS_DDR R8 0 -600 300 R 59 59 2 1 W
X DDR0_PAR T1 0 -700 300 R 59 59 2 1 O
X RSVD4 T2 0 -800 300 R 59 59 2 1 U
X DDR0_BG0 T4 0 -900 300 R 59 59 2 1 O
X VDDSHV4 T7 0 -1000 300 R 59 59 2 1 W
X VSS T8 0 -1100 300 R 59 59 2 1 W
X VDDA_TEMP0 T9 0 -1200 300 R 59 59 2 1 W
X DDR0_DQ8 U1 0 -1300 300 R 59 59 2 1 B
X DDR0_DQ10 U2 0 -1400 300 R 59 59 2 1 B
X DDR0_DQ9 U3 0 -1500 300 R 59 59 2 1 B
X RSVD5 U4 0 -1600 300 R 59 59 2 1 U
X CAP_VDDS4 U7 0 -1700 300 R 59 59 2 1 U
X VSS U8 0 -1800 300 R 59 59 2 1 W
X DDR0_DQS1 V1 0 -1900 300 R 59 59 2 1 B
X DDR0_DQS1_N V2 0 -2000 300 R 59 59 2 1 B
X DDR0_DQ11 V5 0 -2100 300 R 59 59 2 1 B
X DDR0_DQ13 V6 0 -2200 300 R 59 59 2 1 B
X VDD_CORE V8 0 -2300 300 R 59 59 2 1 W
X VSS V9 0 -2400 300 R 59 59 2 1 W
X DDR0_DQ15 W1 0 -2500 300 R 59 59 2 1 B
X DDR0_DQ12 W2 0 -2600 300 R 59 59 2 1 B
X DDR0_DM1 W5 0 -2700 300 R 59 59 2 1 B
X VSS W7 0 -2800 300 R 59 59 2 1 W
X VDDA_1P8_OLDI0 W9 0 -2900 300 R 59 59 2 1 W
X DDR0_DQ14 Y1 0 -3000 300 R 59 59 2 1 B
X VSS Y2 0 -3100 300 R 59 59 2 1 W
X MMC0_CMD Y3 0 -3200 300 R 59 59 2 1 B
X MMC0_DAT3 Y4 0 -3300 300 R 59 59 2 1 B
X OLDI0_A0P Y6 0 -3400 300 R 59 59 2 1 B
X OLDI0_A2N Y8 0 -3500 300 R 59 59 2 1 B
X TCK A10 0 -3600 300 R 59 59 2 1 I
X TDI A11 0 -3700 300 R 59 59 2 1 I
X WKUP_CLKOUT0 A12 0 -3800 300 R 59 59 2 1 B
X SPI0_CS0 A13 0 -3900 300 R 59 59 2 1 B
X SPI0_CLK A14 0 -4000 300 R 59 59 2 1 B
X UART0_CTSN A15 0 -4100 300 R 59 59 2 1 B
X I2C0_SDA A16 3200 -4200 300 L 59 59 2 1 B
X I2C1_SDA A17 3200 -4100 300 L 59 59 2 1 B
X EXT_REFCLK1 A18 3200 -4000 300 L 59 59 2 1 B
X MCASP0_AXR2 A19 3200 -3900 300 L 59 59 2 1 B
X MCASP0_ACLKR A20 3200 -3800 300 L 59 59 2 1 B
X MMC1_CMD A21 3200 -3700 300 L 59 59 2 1 B
X MMC1_DAT0 A22 3200 -3600 300 L 59 59 2 1 B
X MMC2_SDCD A23 3200 -3500 300 L 59 59 2 1 B
X VSS A24 3200 -3400 300 L 59 59 2 1 W
X VSS A25 3200 -3300 300 L 59 59 2 1 W
X MMC0_DAT1 AA1 3200 -3200 300 L 59 59 2 1 B
X MMC0_DAT0 AA2 3200 -3100 300 L 59 59 2 1 B
X MMC0_DAT2 AA3 3200 -3000 300 L 59 59 2 1 B
X OLDI0_A0N AA5 3200 -2900 300 L 59 59 2 1 B
X OLDI0_A3P AA7 3200 -2800 300 L 59 59 2 1 B
X OLDI0_A2P AA8 3200 -2700 300 L 59 59 2 1 B
X MMC0_CLK AB1 3200 -2600 300 L 59 59 2 1 B
X MMC0_DAT4 AB2 3200 -2500 300 L 59 59 2 1 B
X OLDI0_A1P AB4 3200 -2400 300 L 59 59 2 1 B
X OLDI0_A3N AB6 3200 -2300 300 L 59 59 2 1 B
X VSS AB9 3200 -2200 300 L 59 59 2 1 W
X MMC0_DAT5 AC1 3200 -2100 300 L 59 59 2 1 B
X MMC0_DAT7 AC2 3200 -2000 300 L 59 59 2 1 B
X OLDI0_A4P AC5 3200 -1900 300 L 59 59 2 1 B
X OLDI0_A4N AC6 3200 -1800 300 L 59 59 2 1 B
X USB1_RCALIB AC9 3200 -1700 300 L 59 59 2 1 B
X VSS AD1 3200 -1600 300 L 59 59 2 1 W
X MMC0_DAT6 AD2 3200 -1500 300 L 59 59 2 1 B
X OLDI0_A1N AD3 3200 -1400 300 L 59 59 2 1 B
X OLDI0_CLK0N AD4 3200 -1300 300 L 59 59 2 1 B
X OLDI0_CLK1P AD5 3200 -1200 300 L 59 59 2 1 B
X OLDI0_A5P AD6 3200 -1100 300 L 59 59 2 1 B
X OLDI0_A6P AD7 3200 -1000 300 L 59 59 2 1 B
X OLDI0_A7N AD8 3200 -900 300 L 59 59 2 1 B
X VSS AD9 3200 -800 300 L 59 59 2 1 W
X VSS AE1 3200 -700 300 L 59 59 2 1 W
X RSVD3 AE2 3200 -600 300 L 59 59 2 1 U
X OLDI0_CLK0P AE3 3200 -500 300 L 59 59 2 1 B
X OLDI0_CLK1N AE4 3200 -400 300 L 59 59 2 1 B
X OLDI0_A5N AE5 3200 -300 300 L 59 59 2 1 B
X OLDI0_A6N AE6 3200 -200 300 L 59 59 2 1 B
X OLDI0_A7P AE7 3200 -100 300 L 59 59 2 1 B
X VSS AE8 3200 0 300 L 59 59 2 1 W
X USB1_DP AE9 0 0 300 R 59 59 3 1 B
X TRSTN B10 0 -100 300 R 59 59 3 1 I
X TMS B11 0 -200 300 R 59 59 3 1 I
X MCU_RESETSTATZ B12 0 -300 300 R 59 59 3 1 B
X SPI0_D0 B13 0 -400 300 R 59 59 3 1 B
X SPI0_D1 B14 0 -500 300 R 59 59 3 1 B
X UART0_RTSN B15 0 -600 300 R 59 59 3 1 B
X I2C0_SCL B16 0 -700 300 R 59 59 3 1 B
X I2C1_SCL B17 0 -800 300 R 59 59 3 1 B
X MCASP0_AXR1 B18 0 -900 300 R 59 59 3 1 B
X MCASP0_AXR3 B19 0 -1000 300 R 59 59 3 1 B
X MCASP0_ACLKX B20 0 -1100 300 R 59 59 3 1 B
X MMC1_DAT1 B21 0 -1200 300 R 59 59 3 1 B
X MMC1_CLK B22 0 -1300 300 R 59 59 3 1 B
X MMC2_SDWP B23 0 -1400 300 R 59 59 3 1 B
X MMC2_DAT0 B24 0 -1500 300 R 59 59 3 1 B
X VSS B25 0 -1600 300 R 59 59 3 1 W
X EMU1 C11 0 -1700 300 R 59 59 3 1 B
X SPI0_CS1 C13 0 -1800 300 R 59 59 3 1 B
X MCAN0_TX C15 0 -1900 300 R 59 59 3 1 B
X MMC1_SDWP C17 0 -2000 300 R 59 59 3 1 B
X USB0_DRVVBUS C20 0 -2100 300 R 59 59 3 1 B
X MMC1_DAT2 C21 0 -2200 300 R 59 59 3 1 B
X MMC2_CMD C24 0 -2300 300 R 59 59 3 1 B
X MMC2_DAT1 C25 0 -2400 300 R 59 59 3 1 B
X MCU_I2C0_SDA D10 0 -2500 300 R 59 59 3 1 B
X TDO D12 0 -2600 300 R 59 59 3 1 O
X UART0_RXD D14 0 -2700 300 R 59 59 3 1 B
X EXTINTN D16 0 -2800 300 R 59 59 3 1 B
X MMC1_SDCD D17 0 -2900 300 R 59 59 3 1 B
X MCASP0_AFSX D20 0 -3000 300 R 59 59 3 1 B
X MMC1_DAT3 D22 0 -3100 300 R 59 59 3 1 B
X MMC2_DAT3 D24 0 -3200 300 R 59 59 3 1 B
X MMC2_CLK D25 0 -3300 300 R 59 59 3 1 B
X MCU_RESETZ E11 0 -3400 300 R 59 59 3 1 B
X EMU0 E12 0 -3500 300 R 59 59 3 1 B
X UART0_TXD E14 0 -3600 300 R 59 59 3 1 B
X MCAN0_RX E15 0 -3700 300 R 59 59 3 1 B
X MCASP0_AXR0 E18 0 -3800 300 R 59 59 3 1 B
X MCASP0_AFSR E19 0 -3900 300 R 59 59 3 1 B
X PORZ_OUT E21 0 -4000 300 R 59 59 3 1 O
X MMC2_DAT2 E23 0 -4100 300 R 59 59 3 1 B
X OSPI0_CSN3 E24 3200 -4200 300 L 59 59 3 1 B
X OSPI0_D0 E25 3200 -4100 300 L 59 59 3 1 B
X VDDSHV_MCU F11 3200 -4000 300 L 59 59 3 1 W
X VSS F13 3200 -3900 300 L 59 59 3 1 W
X VDDSHV0 F15 3200 -3800 300 L 59 59 3 1 W
X USB1_DRVVBUS F18 3200 -3700 300 L 59 59 3 1 B
X RESET_REQZ F20 3200 -3600 300 L 59 59 3 1 I
X RESETSTATZ F22 3200 -3500 300 L 59 59 3 1 O
X OSPI0_CSN0 F23 3200 -3400 300 L 59 59 3 1 B
X OSPI0_D3 F24 3200 -3300 300 L 59 59 3 1 B
X OSPI0_D2 F25 3200 -3200 300 L 59 59 3 1 B
X VMON_1P8_SOC G10 3200 -3100 300 L 59 59 3 1 U
X VDDSHV_MCU G12 3200 -3000 300 L 59 59 3 1 W
X VSS G13 3200 -2900 300 L 59 59 3 1 W
X VDDSHV0 G14 3200 -2800 300 L 59 59 3 1 W
X VDDA_TEMP1 G16 3200 -2700 300 L 59 59 3 1 W
X VDDSHV5 G17 3200 -2600 300 L 59 59 3 1 W
X VSS G19 3200 -2500 300 L 59 59 3 1 W
X OSPI0_CSN1 G21 3200 -2400 300 L 59 59 3 1 B
X OSPI0_D1 G24 3200 -2300 300 L 59 59 3 1 B
X OSPI0_LBCLKO G25 3200 -2200 300 L 59 59 3 1 B
X VMON_VSYS H10 3200 -2100 300 L 59 59 3 1 U
X CAP_VDDS_MCU H11 3200 -2000 300 L 59 59 3 1 U
X VSS H13 3200 -1900 300 L 59 59 3 1 W
X CAP_VDDS0 H15 3200 -1800 300 L 59 59 3 1 U
X VSS H16 3200 -1700 300 L 59 59 3 1 W
X CAP_VDDS5 H17 3200 -1600 300 L 59 59 3 1 U
X VSS H18 3200 -1500 300 L 59 59 3 1 W
X VSS H20 3200 -1400 300 L 59 59 3 1 W
X OSPI0_CSN2 H21 3200 -1300 300 L 59 59 3 1 B
X OSPI0_CLK H24 3200 -1200 300 L 59 59 3 1 B
X OSPI0_D6 H25 3200 -1100 300 L 59 59 3 1 B
X VDD_CORE J11 3200 -1000 300 L 59 59 3 1 W
X VDDR_CORE J12 3200 -900 300 L 59 59 3 1 W
X VSS J13 3200 -800 300 L 59 59 3 1 W
X VDD_CORE J14 3200 -700 300 L 59 59 3 1 W
X VDDSHV6 J18 3200 -600 300 L 59 59 3 1 W
X CAP_VDDS6 J19 3200 -500 300 L 59 59 3 1 U
X OSPI0_D7 J22 3200 -400 300 L 59 59 3 1 B
X OSPI0_D4 J23 3200 -300 300 L 59 59 3 1 B
X OSPI0_DQS J24 3200 -200 300 L 59 59 3 1 B
X OSPI0_D5 J25 3200 -100 300 L 59 59 3 1 B
X VMON_3P3_SOC K10 3200 0 300 L 59 59 3 1 U
X VSS K13 0 0 300 R 59 59 4 1 W
X VSS K15 0 -100 300 R 59 59 4 1 W
X VDDR_CORE K16 0 -200 300 R 59 59 4 1 W
X VDD_CORE K17 0 -300 300 R 59 59 4 1 W
X CAP_VDDS1 K18 0 -400 300 R 59 59 4 1 U
X VSS K19 0 -500 300 R 59 59 4 1 W
X GPMC0_CSN2 K22 0 -600 300 R 59 59 4 1 B
X GPMC0_CSN3 K24 0 -700 300 R 59 59 4 1 B
X GPMC0_WPN K25 0 -800 300 R 59 59 4 1 B
X VDDA_MCU L11 0 -900 300 R 59 59 4 1 W
X VDD_CORE L12 0 -1000 300 R 59 59 4 1 W
X VDDA_PLL2 L14 0 -1100 300 R 59 59 4 1 W
X VDD_CORE L15 0 -1200 300 R 59 59 4 1 W
X VDDSHV1 L18 0 -1300 300 R 59 59 4 1 W
X VSS L20 0 -1400 300 R 59 59 4 1 W
X GPMC0_CSN1 L21 0 -1500 300 R 59 59 4 1 B
X GPMC0_ADVN_ALE L23 0 -1600 300 R 59 59 4 1 B
X GPMC0_OEN_REN L24 0 -1700 300 R 59 59 4 1 B
X GPMC0_WEN L25 0 -1800 300 R 59 59 4 1 B
X VSS M10 0 -1900 300 R 59 59 4 1 W
X VSS M12 0 -2000 300 R 59 59 4 1 W
X VSS M13 0 -2100 300 R 59 59 4 1 W
X VDD_CORE M16 0 -2200 300 R 59 59 4 1 W
X VSS M17 0 -2300 300 R 59 59 4 1 W
X VSS M18 0 -2400 300 R 59 59 4 1 W
X VDDSHV1 M19 0 -2500 300 R 59 59 4 1 W
X GPMC0_CSN0 M21 0 -2600 300 R 59 59 4 1 B
X GPMC0_DIR M22 0 -2700 300 R 59 59 4 1 B
X GPMC0_BE0N_CLE M24 0 -2800 300 R 59 59 4 1 B
X GPMC0_AD0 M25 0 -2900 300 R 59 59 4 1 B
X VDD_CORE N11 0 -3000 300 R 59 59 4 1 W
X VDDR_CORE N12 0 -3100 300 R 59 59 4 1 W
X VDD_CORE N13 0 -3200 300 R 59 59 4 1 W
X VDDR_CORE N14 0 -3300 300 R 59 59 4 1 W
X VSS N15 0 -3400 300 R 59 59 4 1 W
X VDDSHV3 N18 0 -3500 300 R 59 59 4 1 W
X GPMC0_BE1N N20 0 -3600 300 R 59 59 4 1 B
X GPMC0_AD1 N23 0 -3700 300 R 59 59 4 1 B
X GPMC0_AD2 N24 0 -3800 300 R 59 59 4 1 B
X GPMC0_AD3 N25 0 -3900 300 R 59 59 4 1 B
X VSS P10 0 -4000 300 R 59 59 4 1 W
X VSS P13 0 -4100 300 R 59 59 4 1 W
X VDDR_CORE P16 3000 -4200 300 L 59 59 4 1 W
X VDD_CORE P17 3000 -4100 300 L 59 59 4 1 W
X VDDSHV3 P18 3000 -4000 300 L 59 59 4 1 W
X CAP_VDDS3 P19 3000 -3900 300 L 59 59 4 1 U
X GPMC0_AD6 P21 3000 -3800 300 L 59 59 4 1 B
X GPMC0_AD5 P22 3000 -3700 300 L 59 59 4 1 B
X GPMC0_AD4 P24 3000 -3600 300 L 59 59 4 1 B
X GPMC0_CLK P25 3000 -3500 300 L 59 59 4 1 B
X VDD_CORE R11 3000 -3400 300 L 59 59 4 1 W
X VDDR_CORE R12 3000 -3300 300 L 59 59 4 1 W
X VSS R13 3000 -3200 300 L 59 59 4 1 W
X VDD_CORE R14 3000 -3100 300 L 59 59 4 1 W
X VSS R15 3000 -3000 300 L 59 59 4 1 W
X VSS R18 3000 -2900 300 L 59 59 4 1 W
X VSS R20 3000 -2800 300 L 59 59 4 1 W
X GPMC0_AD11 R21 3000 -2700 300 L 59 59 4 1 B
X GPMC0_AD7 R23 3000 -2600 300 L 59 59 4 1 B
X GPMC0_AD8 R24 3000 -2500 300 L 59 59 4 1 B
X GPMC0_AD9 R25 3000 -2400 300 L 59 59 4 1 B
X VDDR_CORE T10 3000 -2300 300 L 59 59 4 1 W
X VSS T13 3000 -2200 300 L 59 59 4 1 W
X VSS T14 3000 -2100 300 L 59 59 4 1 W
X VSS T16 3000 -2000 300 L 59 59 4 1 W
X VSS T17 3000 -1900 300 L 59 59 4 1 W
X VSS T18 3000 -1800 300 L 59 59 4 1 W
X VDDSHV3 T19 3000 -1700 300 L 59 59 4 1 W
X GPMC0_AD12 T22 3000 -1600 300 L 59 59 4 1 B
X GPMC0_AD13 T24 3000 -1500 300 L 59 59 4 1 B
X GPMC0_AD10 T25 3000 -1400 300 L 59 59 4 1 B
X VDDA_PLL0 U11 3000 -1300 300 L 59 59 4 1 W
X VDD_CORE U12 3000 -1200 300 L 59 59 4 1 W
X VDDR_CORE U14 3000 -1100 300 L 59 59 4 1 W
X VDDA_PLL1 U15 3000 -1000 300 L 59 59 4 1 W
X VDDSHV3 U18 3000 -900 300 L 59 59 4 1 W
X VSS U19 3000 -800 300 L 59 59 4 1 W
X VOUT0_DATA0 U22 3000 -700 300 L 59 59 4 1 B
X GPMC0_WAIT0 U23 3000 -600 300 L 59 59 4 1 B
X GPMC0_AD15 U24 3000 -500 300 L 59 59 4 1 B
X GPMC0_AD14 U25 3000 -400 300 L 59 59 4 1 B
X VSS V10 3000 -300 300 L 59 59 4 1 W
X VSS V11 3000 -200 300 L 59 59 4 1 W
X VSS V13 3000 -100 300 L 59 59 4 1 W
X VDD_CORE V15 3000 0 300 L 59 59 4 1 W
X VSS V16 0 0 300 R 59 59 5 1 W
X VDD_CORE V17 0 -100 300 R 59 59 5 1 W
X VSS V18 0 -200 300 R 59 59 5 1 W
X VOUT0_DATA10 V20 0 -300 300 R 59 59 5 1 B
X VOUT0_DATA8 V21 0 -400 300 R 59 59 5 1 B
X VOUT0_DATA1 V24 0 -500 300 R 59 59 5 1 B
X GPMC0_WAIT1 V25 0 -600 300 R 59 59 5 1 B
X VDDA_1P8_OLDI0 W10 0 -700 300 R 59 59 5 1 W
X VDDA_CORE_USB W12 0 -800 300 R 59 59 5 1 W
X VDDA_CORE_CSIRX0 W13 0 -900 300 R 59 59 5 1 W
X VDDA_1P8_CSIRX0 W14 0 -1000 300 R 59 59 5 1 W
X VDDSHV2 W16 0 -1100 300 R 59 59 5 1 W
X CAP_VDDS2 W17 0 -1200 300 R 59 59 5 1 U
X VDDSHV2 W19 0 -1300 300 R 59 59 5 1 W
X VOUT0_DATA9 W21 0 -1400 300 R 59 59 5 1 B
X VOUT0_DATA3 W24 0 -1500 300 R 59 59 5 1 B
X VOUT0_DATA2 W25 0 -1600 300 R 59 59 5 1 B
X VDDA_1P8_USB Y11 0 -1700 300 R 59 59 5 1 W
X VDDA_3P3_USB Y13 0 -1800 300 R 59 59 5 1 W
X RSVD7 Y15 0 -1900 300 R 59 59 5 1 U
X RGMII2_TD0 Y18 0 -2000 300 R 59 59 5 1 B
X VOUT0_DE Y20 0 -2100 300 R 59 59 5 1 B
X VOUT0_DATA14 Y22 0 -2200 300 R 59 59 5 1 B
X VOUT0_DATA6 Y23 0 -2300 300 R 59 59 5 1 B
X VOUT0_DATA5 Y24 0 -2400 300 R 59 59 5 1 B
X VOUT0_DATA4 Y25 0 -2500 300 R 59 59 5 1 B
X VSS AA11 0 -2600 300 R 59 59 5 1 W
X RSVD6 AA12 0 -2700 300 R 59 59 5 1 U
X CSI0_RXRCALIB AA14 0 -2800 300 R 59 59 5 1 U
X RGMII1_RD3 AA15 0 -2900 300 R 59 59 5 1 B
X RGMII2_TD1 AA18 0 -3000 300 R 59 59 5 1 B
X RGMII2_TX_CTL AA19 0 -3100 300 R 59 59 5 1 B
X VOUT0_DATA15 AA21 0 -3200 300 R 59 59 5 1 B
X VOUT0_DATA11 AA23 0 -3300 300 R 59 59 5 1 B
X VOUT0_DATA13 AA24 0 -3400 300 R 59 59 5 1 B
X VOUT0_DATA7 AA25 0 -3500 300 R 59 59 5 1 B
X USB1_VBUS AB10 0 -3600 300 R 59 59 5 1 U
X CSI0_RXN3 AB12 0 -3700 300 R 59 59 5 1 I
X CSI0_RXN0 AB14 0 -3800 300 R 59 59 5 1 I
X RGMII1_RD2 AB16 0 -3900 300 R 59 59 5 1 B
X RGMII1_RD0 AB17 0 -4000 300 R 59 59 5 1 B
X RGMII2_RD1 AB20 0 -4100 300 R 59 59 5 1 B
X MDIO0_MDIO AB22 3400 -4200 300 L 59 59 5 1 B
X VOUT0_HSYNC AB24 3400 -4100 300 L 59 59 5 1 B
X VOUT0_DATA12 AB25 3400 -4000 300 L 59 59 5 1 B
X USB0_VBUS AC11 3400 -3900 300 L 59 59 5 1 U
X CSI0_RXP3 AC13 3400 -3800 300 L 59 59 5 1 I
X CSI0_RXP0 AC15 3400 -3700 300 L 59 59 5 1 I
X RGMII1_RD1 AC17 3400 -3600 300 L 59 59 5 1 B
X RGMII2_TD3 AC20 3400 -3500 300 L 59 59 5 1 B
X RGMII2_RD2 AC21 3400 -3400 300 L 59 59 5 1 B
X VOUT0_PCLK AC24 3400 -3300 300 L 59 59 5 1 B
X VOUT0_VSYNC AC25 3400 -3200 300 L 59 59 5 1 B
X USB1_DM AD10 3400 -3100 300 L 59 59 5 1 B
X USB0_DP AD11 3400 -3000 300 L 59 59 5 1 B
X VSS AD12 3400 -2900 300 L 59 59 5 1 W
X CSI0_RXN2 AD13 3400 -2800 300 L 59 59 5 1 I
X CSI0_RXN1 AD14 3400 -2700 300 L 59 59 5 1 I
X CSI0_RXCLKN AD15 3400 -2600 300 L 59 59 5 1 I
X VSS AD16 3400 -2500 300 L 59 59 5 1 W
X RGMII1_RXC AD17 3400 -2400 300 L 59 59 5 1 B
X RGMII1_TD3 AD18 3400 -2300 300 L 59 59 5 1 B
X RGMII1_TX_CTL AD19 3400 -2200 300 L 59 59 5 1 B
X RGMII1_TD1 AD20 3400 -2100 300 L 59 59 5 1 B
X RGMII2_TD2 AD21 3400 -2000 300 L 59 59 5 1 B
X RGMII2_RX_CTL AD22 3400 -1900 300 L 59 59 5 1 B
X RGMII2_RXC AD23 3400 -1800 300 L 59 59 5 1 B
X MDIO0_MDC AD24 3400 -1700 300 L 59 59 5 1 B
X VSS AD25 3400 -1600 300 L 59 59 5 1 W
X USB0_RCALIB AE10 3400 -1500 300 L 59 59 5 1 B
X USB0_DM AE11 3400 -1400 300 L 59 59 5 1 B
X VSS AE12 3400 -1300 300 L 59 59 5 1 W
X CSI0_RXP2 AE13 3400 -1200 300 L 59 59 5 1 I
X CSI0_RXP1 AE14 3400 -1100 300 L 59 59 5 1 I
X CSI0_RXCLKP AE15 3400 -1000 300 L 59 59 5 1 I
X VSS AE16 3400 -900 300 L 59 59 5 1 W
X RGMII1_RX_CTL AE17 3400 -800 300 L 59 59 5 1 B
X RGMII1_TD2 AE18 3400 -700 300 L 59 59 5 1 B
X RGMII1_TXC AE19 3400 -600 300 L 59 59 5 1 B
X RGMII1_TD0 AE20 3400 -500 300 L 59 59 5 1 B
X RGMII2_TXC AE21 3400 -400 300 L 59 59 5 1 B
X RGMII2_RD3 AE22 3400 -300 300 L 59 59 5 1 B
X RGMII2_RD0 AE23 3400 -200 300 L 59 59 5 1 B
X VSS AE24 3400 -100 300 L 59 59 5 1 W
X VSS AE25 3400 0 300 L 59 59 5 1 W
P 2 1 1 5 300 200 300 -4400 N
P 2 1 1 5 300 -4400 3300 -4400 N
P 2 1 1 5 3300 -4400 3300 200 N
P 2 1 1 5 3300 200 300 200 N
P 2 2 1 5 300 200 300 -4400 N
P 2 2 1 5 300 -4400 2900 -4400 N
P 2 2 1 5 2900 -4400 2900 200 N
P 2 2 1 5 2900 200 300 200 N
P 2 3 1 5 300 200 300 -4400 N
P 2 3 1 5 300 -4400 2900 -4400 N
P 2 3 1 5 2900 -4400 2900 200 N
P 2 3 1 5 2900 200 300 200 N
P 2 4 1 5 300 200 300 -4400 N
P 2 4 1 5 300 -4400 2700 -4400 N
P 2 4 1 5 2700 -4400 2700 200 N
P 2 4 1 5 2700 200 300 200 N
P 2 5 1 5 300 200 300 -4400 N
P 2 5 1 5 300 -4400 3100 -4400 N
P 2 5 1 5 3100 -4400 3100 200 N
P 2 5 1 5 3100 200 300 200 N
ENDDRAW
ENDDEF




#
#End Library
