design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../../../DFX_TEST3_UBLAZE/DFX_TEST3_UBLAZE.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
