Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 19 19:06:02 2024
| Host         : M_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mst_fifo_top_control_sets_placed.rpt
| Design       : mst_fifo_top
| Device       : xcku3p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              51 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             528 |           77 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | i2_pref/wrcnt0                  | i2_pref/HRST_N              |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | i2_pref/wrcnt2                  | i2_pref/HRST_N              |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | i2_pref/wrcnt1                  | i2_pref/HRST_N              |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | i2_pref/wrcnt3                  | i2_pref/HRST_N              |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | i1_fsm/ichannel0                | i2_pref/HRST_N              |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | i1_fsm/datareq_p1_reg_1[0]      | i2_pref/HRST_N              |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | i1_fsm/datareq_p1_reg_2[0]      | i2_pref/HRST_N              |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | i1_fsm/datareq_p1_reg[0]        | i2_pref/HRST_N              |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG | i1_fsm/datareq_p1_reg_0[0]      | i2_pref/HRST_N              |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG |                                 | i3_chk/cmp0_dat[15]_i_3_n_0 |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | i1_fsm/nxt_state[3]_i_1_n_0     | i2_pref/HRST_N              |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | i1_fsm/odata[15]_i_1_n_0        | i2_pref/HRST_N              |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | i1_fsm/irxf_n[3]_i_1_n_0        | i2_pref/HRST_N              |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | i1_fsm/odata[7]                 | i2_pref/HRST_N              |                6 |             10 |         1.67 |
|  CLK_IBUF_BUFG | i1_fsm/cmp0_dat_reg[8][0]       | i3_chk/cmp0_dat[15]_i_3_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | i1_fsm/cmp1_err_reg[0]          | i3_chk/cmp0_dat[15]_i_3_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | i1_fsm/cmp2_err_reg[0]          | i3_chk/cmp0_dat[15]_i_3_n_0 |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG | i1_fsm/cmp3_err_reg[0]          | i3_chk/cmp0_dat[15]_i_3_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | i1_fsm/ichannel_reg[0]_0[0]     | i4_gen/ch0_dat[31]_i_2_n_0  |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | i1_fsm/ch0_req                  | i4_gen/ch0_dat[31]_i_2_n_0  |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | i1_fsm/ch2_req                  | i4_gen/ch0_dat[31]_i_2_n_0  |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | i1_fsm/E[0]                     | i4_gen/ch0_dat[31]_i_2_n_0  |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | i2_pref/prefdat2                | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat0                | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat0[0][33]_i_1_n_0 | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat3                | i2_pref/HRST_N              |                6 |             17 |         2.83 |
|  CLK_IBUF_BUFG | i2_pref/prefdat2[2][33]_i_1_n_0 | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat1[1][33]_i_1_n_0 | i2_pref/HRST_N              |                6 |             17 |         2.83 |
|  CLK_IBUF_BUFG | i2_pref/prefdat1[0][33]_i_1_n_0 | i2_pref/HRST_N              |                6 |             17 |         2.83 |
|  CLK_IBUF_BUFG | i2_pref/prefdat0[1][33]_i_1_n_0 | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat2[1][33]_i_1_n_0 | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat3[1][33]_i_1_n_0 | i2_pref/HRST_N              |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG | i2_pref/prefdat3[2][33]_i_1_n_0 | i2_pref/HRST_N              |                6 |             17 |         2.83 |
|  CLK_IBUF_BUFG | i2_pref/prefdat2[0][33]_i_1_n_0 | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat0[2][33]_i_1_n_0 | i2_pref/HRST_N              |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | i2_pref/prefdat1                | i2_pref/HRST_N              |                8 |             17 |         2.12 |
|  CLK_IBUF_BUFG | i2_pref/prefdat3[0][33]_i_1_n_0 | i2_pref/HRST_N              |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG | i2_pref/prefdat1[2][33]_i_1_n_0 | i2_pref/HRST_N              |                8 |             17 |         2.12 |
|  CLK_IBUF_BUFG | i1_fsm/remain[3][36]_i_1_n_0    | i2_pref/HRST_N              |                7 |             19 |         2.71 |
|  CLK_IBUF_BUFG | i1_fsm/remain[2][36]_i_1_n_0    | i2_pref/HRST_N              |                6 |             19 |         3.17 |
|  CLK_IBUF_BUFG | i1_fsm/remain[1][36]_i_1_n_0    | i2_pref/HRST_N              |                7 |             19 |         2.71 |
|  CLK_IBUF_BUFG | i1_fsm/remain[0][36]_i_1_n_0    | i2_pref/HRST_N              |                7 |             19 |         2.71 |
|  CLK_IBUF_BUFG |                                 | i2_pref/HRST_N              |               17 |             47 |         2.76 |
+----------------+---------------------------------+-----------------------------+------------------+----------------+--------------+


