<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>&#34;Laboratories&#34; | Genetic Logic Lab</title>
    <link>/tag/laboratories/</link>
      <atom:link href="/tag/laboratories/index.xml" rel="self" type="application/rss+xml" />
    <description>&#34;Laboratories&#34;</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 1999 00:00:00 +0000</lastBuildDate>
    <image>
      <url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url>
      <title>&#34;Laboratories&#34;</title>
      <link>/tag/laboratories/</link>
    </image>
    
    <item>
      <title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title>
      <link>/publication/poset-timing-its-myers-1999/</link>
      <pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate>
      <guid>/publication/poset-timing-its-myers-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link>
      <pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Technology Mapping of Timed Circuits</title>
      <link>/publication/technology-mapping-timed-myers-1995/</link>
      <pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate>
      <guid>/publication/technology-mapping-timed-myers-1995/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/synthesis-timed-asynchronous-myers-1992/</link>
      <pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-timed-asynchronous-myers-1992/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
