rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/AnonymousEnum/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/AnonymousEnum/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/AnonymousEnum/top.sv:1:1: No timescale set for "dut".

[WRN:PA0205] UHDM-integration-tests/tests/AnonymousEnum/top.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/AnonymousEnum/top.sv:1:1: Compile module "work@dut".

[INF:CP0303] UHDM-integration-tests/tests/AnonymousEnum/top.sv:5:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/AnonymousEnum/top.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.state_n), line:2:40, endln:2:47
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:2:6, endln:2:17
        |vpiRange:
        \_range: , line:2:12, endln:2:17
          |vpiParent:
          \_logic_typespec: , line:2:6, endln:2:17
          |vpiLeftRange:
          \_constant: , line:2:13, endln:2:14
            |vpiParent:
            \_range: , line:2:12, endln:2:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:15, endln:2:16
            |vpiParent:
            \_range: , line:2:12, endln:2:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle), line:2:19, endln:2:25
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle
        |INT:0
        |vpiDecompile:0
        |vpiSize:3
      |vpiEnumConst:
      \_enum_const: (e_send_load), line:2:27, endln:2:38
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load
        |INT:1
        |vpiDecompile:1
        |vpiSize:3
    |vpiName:state_n
    |vpiFullName:work@dut.state_n
  |vpiNet:
  \_logic_net: (work@dut.state_r), line:2:49, endln:2:56
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:2:6, endln:2:17
        |vpiRange:
        \_range: , line:2:12, endln:2:17
          |vpiParent:
          \_logic_typespec: , line:2:6, endln:2:17
          |vpiLeftRange:
          \_constant: , line:2:13, endln:2:14
            |vpiParent:
            \_range: , line:2:12, endln:2:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:15, endln:2:16
            |vpiParent:
            \_range: , line:2:12, endln:2:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle), line:2:19, endln:2:25
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle
        |INT:0
        |vpiDecompile:0
        |vpiSize:3
      |vpiEnumConst:
      \_enum_const: (e_send_load), line:2:27, endln:2:38
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load
        |INT:1
        |vpiDecompile:1
        |vpiSize:3
    |vpiName:state_r
    |vpiFullName:work@dut.state_r
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.state_n), line:6:40, endln:6:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:6:6, endln:6:17
        |vpiRange:
        \_range: , line:6:12, endln:6:17
          |vpiParent:
          \_logic_typespec: , line:6:6, endln:6:17
          |vpiLeftRange:
          \_constant: , line:6:13, endln:6:14
            |vpiParent:
            \_range: , line:6:12, endln:6:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:15, endln:6:16
            |vpiParent:
            \_range: , line:6:12, endln:6:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle), line:6:19, endln:6:25
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle
        |INT:0
        |vpiDecompile:0
        |vpiSize:3
      |vpiEnumConst:
      \_enum_const: (e_send_load), line:6:27, endln:6:38
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load
        |INT:1
        |vpiDecompile:1
        |vpiSize:3
    |vpiName:state_n
    |vpiFullName:work@top.state_n
  |vpiNet:
  \_logic_net: (work@top.state_r), line:6:49, endln:6:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:6:6, endln:6:17
        |vpiRange:
        \_range: , line:6:12, endln:6:17
          |vpiParent:
          \_logic_typespec: , line:6:6, endln:6:17
          |vpiLeftRange:
          \_constant: , line:6:13, endln:6:14
            |vpiParent:
            \_range: , line:6:12, endln:6:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:15, endln:6:16
            |vpiParent:
            \_range: , line:6:12, endln:6:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle), line:6:19, endln:6:25
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle
        |INT:0
        |vpiDecompile:0
        |vpiSize:3
      |vpiEnumConst:
      \_enum_const: (e_send_load), line:6:27, endln:6:38
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load
        |INT:1
        |vpiDecompile:1
        |vpiSize:3
    |vpiName:state_r
    |vpiFullName:work@top.state_r
  |vpiNet:
  \_logic_net: (work@top.state_n2), line:7:42, endln:7:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:7:6, endln:7:17
        |vpiRange:
        \_range: , line:7:12, endln:7:17
          |vpiParent:
          \_logic_typespec: , line:7:6, endln:7:17
          |vpiLeftRange:
          \_constant: , line:7:13, endln:7:14
            |vpiParent:
            \_range: , line:7:12, endln:7:17
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:15, endln:7:16
            |vpiParent:
            \_range: , line:7:12, endln:7:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle2), line:7:19, endln:7:26
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle2
        |INT:0
        |vpiDecompile:0
        |vpiSize:4
      |vpiEnumConst:
      \_enum_const: (e_send_load2), line:7:28, endln:7:40
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load2
        |INT:1
        |vpiDecompile:1
        |vpiSize:4
    |vpiName:state_n2
    |vpiFullName:work@top.state_n2
  |vpiNet:
  \_logic_net: (work@top.state_r2), line:7:52, endln:7:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiBaseTypespec:
      \_logic_typespec: , line:7:6, endln:7:17
        |vpiRange:
        \_range: , line:7:12, endln:7:17
          |vpiParent:
          \_logic_typespec: , line:7:6, endln:7:17
          |vpiLeftRange:
          \_constant: , line:7:13, endln:7:14
            |vpiParent:
            \_range: , line:7:12, endln:7:17
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:15, endln:7:16
            |vpiParent:
            \_range: , line:7:12, endln:7:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle2), line:7:19, endln:7:26
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle2
        |INT:0
        |vpiDecompile:0
        |vpiSize:4
      |vpiEnumConst:
      \_enum_const: (e_send_load2), line:7:28, endln:7:40
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load2
        |INT:1
        |vpiDecompile:1
        |vpiSize:4
    |vpiName:state_r2
    |vpiFullName:work@top.state_r2
  |vpiRefModule:
  \_ref_module: work@dut (d), line:8:5, endln:8:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiName:d
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:3:10
  |vpiRefModule:
  \_ref_module: work@dut (d2), line:9:5, endln:9:7
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiName:d2
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:1:1, endln:3:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_enum_var: (work@top.state_n), line:6:40, endln:6:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiParent:
      \_enum_var: (work@top.state_r), line:6:49, endln:6:56
      |vpiBaseTypespec:
      \_logic_typespec: , line:6:6, endln:6:17
        |vpiRange:
        \_range: , line:6:12, endln:6:17
          |vpiParent:
          \_logic_typespec: , line:6:6, endln:6:17
          |vpiLeftRange:
          \_constant: , line:6:13, endln:6:14
            |vpiParent:
            \_range: , line:6:12, endln:6:17
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:15, endln:6:16
            |vpiParent:
            \_range: , line:6:12, endln:6:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle), line:6:19, endln:6:25
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle
        |INT:0
        |vpiDecompile:0
        |vpiSize:3
      |vpiEnumConst:
      \_enum_const: (e_send_load), line:6:27, endln:6:38
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load
        |INT:1
        |vpiDecompile:1
        |vpiSize:3
    |vpiName:state_n
    |vpiFullName:work@top.state_n
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@top.state_r), line:6:49, endln:6:56
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
    |vpiName:state_r
    |vpiFullName:work@top.state_r
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@top.state_n2), line:7:42, endln:7:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
      |vpiParent:
      \_enum_var: (work@top.state_r2), line:7:52, endln:7:60
      |vpiBaseTypespec:
      \_logic_typespec: , line:7:6, endln:7:17
        |vpiRange:
        \_range: , line:7:12, endln:7:17
          |vpiParent:
          \_logic_typespec: , line:7:6, endln:7:17
          |vpiLeftRange:
          \_constant: , line:7:13, endln:7:14
            |vpiParent:
            \_range: , line:7:12, endln:7:17
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:15, endln:7:16
            |vpiParent:
            \_range: , line:7:12, endln:7:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (e_idle2), line:7:19, endln:7:26
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_idle2
        |INT:0
        |vpiDecompile:0
        |vpiSize:4
      |vpiEnumConst:
      \_enum_const: (e_send_load2), line:7:28, endln:7:40
        |vpiParent:
        \_enum_typespec: 
        |vpiName:e_send_load2
        |INT:1
        |vpiDecompile:1
        |vpiSize:4
    |vpiName:state_n2
    |vpiFullName:work@top.state_n2
    |vpiVisibility:1
  |vpiVariables:
  \_enum_var: (work@top.state_r2), line:7:52, endln:7:60
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_enum_typespec: 
    |vpiName:state_r2
    |vpiFullName:work@top.state_r2
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:8:1, endln:8:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiVariables:
    \_enum_var: (work@top.d.state_n), line:2:40, endln:2:47
      |vpiParent:
      \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:8:1, endln:8:9
      |vpiTypespec:
      \_enum_typespec: 
        |vpiParent:
        \_enum_var: (work@top.d.state_r), line:2:49, endln:2:56
        |vpiBaseTypespec:
        \_logic_typespec: , line:2:6, endln:2:17
          |vpiRange:
          \_range: , line:2:12, endln:2:17
            |vpiParent:
            \_logic_typespec: , line:2:6, endln:2:17
            |vpiLeftRange:
            \_constant: , line:2:13, endln:2:14
              |vpiParent:
              \_range: , line:2:12, endln:2:17
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:2:15, endln:2:16
              |vpiParent:
              \_range: , line:2:12, endln:2:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiEnumConst:
        \_enum_const: (e_idle), line:2:19, endln:2:25
          |vpiParent:
          \_enum_typespec: 
          |vpiName:e_idle
          |INT:0
          |vpiDecompile:0
          |vpiSize:3
        |vpiEnumConst:
        \_enum_const: (e_send_load), line:2:27, endln:2:38
          |vpiParent:
          \_enum_typespec: 
          |vpiName:e_send_load
          |INT:1
          |vpiDecompile:1
          |vpiSize:3
      |vpiName:state_n
      |vpiFullName:work@top.d.state_n
      |vpiVisibility:1
    |vpiVariables:
    \_enum_var: (work@top.d.state_r), line:2:49, endln:2:56
      |vpiParent:
      \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:8:1, endln:8:9
      |vpiTypespec:
      \_enum_typespec: 
      |vpiName:state_r
      |vpiFullName:work@top.d.state_r
      |vpiVisibility:1
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/AnonymousEnum/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
  |vpiModule:
  \_module_inst: work@dut (work@top.d2), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:9:1, endln:9:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
    |vpiName:d2
    |vpiFullName:work@top.d2
    |vpiVariables:
    \_enum_var: (work@top.d2.state_n), line:2:40, endln:2:47
      |vpiParent:
      \_module_inst: work@dut (work@top.d2), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:9:1, endln:9:10
      |vpiTypespec:
      \_enum_typespec: 
        |vpiParent:
        \_enum_var: (work@top.d2.state_r), line:2:49, endln:2:56
        |vpiBaseTypespec:
        \_logic_typespec: , line:2:6, endln:2:17
          |vpiRange:
          \_range: , line:2:12, endln:2:17
            |vpiParent:
            \_logic_typespec: , line:2:6, endln:2:17
            |vpiLeftRange:
            \_constant: , line:2:13, endln:2:14
              |vpiParent:
              \_range: , line:2:12, endln:2:17
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:2:15, endln:2:16
              |vpiParent:
              \_range: , line:2:12, endln:2:17
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiEnumConst:
        \_enum_const: (e_idle), line:2:19, endln:2:25
          |vpiParent:
          \_enum_typespec: 
          |vpiName:e_idle
          |INT:0
          |vpiDecompile:0
          |vpiSize:3
        |vpiEnumConst:
        \_enum_const: (e_send_load), line:2:27, endln:2:38
          |vpiParent:
          \_enum_typespec: 
          |vpiName:e_send_load
          |INT:1
          |vpiDecompile:1
          |vpiSize:3
      |vpiName:state_n
      |vpiFullName:work@top.d2.state_n
      |vpiVisibility:1
    |vpiVariables:
    \_enum_var: (work@top.d2.state_r), line:2:49, endln:2:56
      |vpiParent:
      \_module_inst: work@dut (work@top.d2), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:9:1, endln:9:10
      |vpiTypespec:
      \_enum_typespec: 
      |vpiName:state_r
      |vpiFullName:work@top.d2.state_r
      |vpiVisibility:1
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/AnonymousEnum/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AnonymousEnum/top.sv, line:5:1, endln:10:10
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'state_n' of type 'logic_net'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle' of type 'enum_const'
        Object 'e_send_load' of type 'enum_const'
    Object 'state_r' of type 'logic_net'
      Object '' of type 'enum_typespec'
  Object '' of type 'module_inst'
    Object 'state_n' of type 'logic_net'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle' of type 'enum_const'
        Object 'e_send_load' of type 'enum_const'
    Object 'state_r' of type 'logic_net'
      Object '' of type 'enum_typespec'
    Object 'state_n2' of type 'logic_net'
      Object '' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'e_idle2' of type 'enum_const'
        Object 'e_send_load2' of type 'enum_const'
    Object 'state_r2' of type 'logic_net'
      Object '' of type 'enum_typespec'
  Object 'work@top' of type 'module_inst'
    Object 'd' of type 'module_inst'
      Object 'state_n' of type 'enum_var'
        Object '' of type 'enum_typespec'
      Object 'state_r' of type 'enum_var'
        Object '' of type 'enum_typespec'
    Object 'd2' of type 'module_inst'
    Object 'state_n' of type 'enum_var'
      Object '' of type 'enum_typespec'
    Object 'state_r' of type 'enum_var'
      Object '' of type 'enum_typespec'
    Object 'state_n2' of type 'enum_var'
      Object '' of type 'enum_typespec'
    Object 'state_r2' of type 'enum_var'
      Object '' of type 'enum_typespec'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:5.1-10.10> str='\top'
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-6.25> str='$enum1' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.19-6.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.19-6.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.27-6.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.27-6.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-6.25> str='$systemverilog_plugin$anonymous_enum1'
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.40-6.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.49-6.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-7.26> str='$enum2' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.19-7.26> str='\e_idle2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.19-7.26> bits='0000'(4) basic_prep range=[3:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.28-7.40> str='\e_send_load2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.28-7.40> bits='0001'(4) basic_prep range=[3:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-7.26> str='$systemverilog_plugin$anonymous_enum2'
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[3:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.42-7.50> str='\state_n2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.52-7.60> str='\state_r2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/AnonymousEnum/top.sv:8.1-8.9> str='\d'
        AST_CELLTYPE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut'
      AST_CELL <UHDM-integration-tests/tests/AnonymousEnum/top.sv:9.1-9.10> str='\d2'
        AST_CELLTYPE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_n2;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_r2;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:5.1-10.10> str='\top' basic_prep
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-6.25> str='$enum1' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.19-6.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.19-6.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.27-6.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.27-6.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-6.25> str='$systemverilog_plugin$anonymous_enum1' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum1' bits='001001000110010101101110011101010110110100110001'(48) basic_prep range=[47:0] int=1853189425
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.40-6.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.49-6.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum1' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110001'(296) basic_prep range=[295:0] int=1853189425
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.12-6.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-7.26> str='$enum2' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.19-7.26> str='\e_idle2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.19-7.26> bits='0000'(4) basic_prep range=[3:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.28-7.40> str='\e_send_load2' logic basic_prep range=[3:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.28-7.40> bits='0001'(4) basic_prep range=[3:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-7.26> str='$systemverilog_plugin$anonymous_enum2' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[3:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum2' bits='001001000110010101101110011101010110110100110010'(48) basic_prep range=[47:0] int=1853189426
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.42-7.50> str='\state_n2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.52-7.60> str='\state_r2' reg basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum2' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110010'(296) basic_prep range=[295:0] int=1853189426
        ATTR \enum_value_0000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle2' bits='0101110001100101010111110110100101100100011011000110010100110010'(64) basic_prep range=[63:0] int=1684825394
        ATTR \enum_value_0001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load2' bits='01011100011001010101111101110011011001010110111001100100010111110110110001101111011000010110010000110010'(104) basic_prep range=[103:0] int=1868653618
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.12-7.17> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/AnonymousEnum/top.sv:8.1-8.9> str='\d' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut' basic_prep
      AST_CELL <UHDM-integration-tests/tests/AnonymousEnum/top.sv:9.1-9.10> str='\d2' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\dut' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_n2;
      (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
      (* enum_value_0000 = "\e_idle2" *)
      (* enum_value_0001 = "\e_send_load2" *)
      reg [3:0] state_r2;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:1.1-3.10> str='\dut'
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-2.25> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-2.25> str='$systemverilog_plugin$anonymous_enum0'
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.40-2.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.49-2.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut();
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:1.1-3.10> str='\dut' basic_prep
      AST_ENUM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-2.25> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> str='\e_idle' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.19-2.25> bits='000'(3) basic_prep range=[2:0]
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> str='\e_send_load' logic basic_prep range=[2:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.27-2.38> bits='001'(3) basic_prep range=[2:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-2.25> str='$systemverilog_plugin$anonymous_enum0' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> reg basic_prep range=[2:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.40-2.47> str='\state_n' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.49-2.56> str='\state_r' reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='$systemverilog_plugin$anonymous_enum0' bits='00100100011100110111100101110011011101000110010101101101011101100110010101110010011010010110110001101111011001110101111101110000011011000111010101100111011010010110111000100100011000010110111001101111011011100111100101101101011011110111010101110011010111110110010101101110011101010110110100110000'(296) basic_prep range=[295:0] int=1853189424
        ATTR \enum_value_000:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_idle' bits='01011100011001010101111101101001011001000110110001100101'(56) basic_prep range=[55:0] int=1768189029
        ATTR \enum_value_001:
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> str='\e_send_load' bits='010111000110010101011111011100110110010101101110011001000101111101101100011011110110000101100100'(96) basic_prep range=[95:0] int=1819238756
        AST_RANGE <UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.12-2.17> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/AnonymousEnum/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut();
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_n;
      (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
      (* enum_value_000 = "\e_idle" *)
      (* enum_value_001 = "\e_send_load" *)
      reg [2:0] state_r;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os) */
Dumping module `\dut'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:1.1-3.10" *)
module dut();
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.40-2.47" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
  wire [2:0] state_n;
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:2.49-2.56" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum0" *)
  wire [2:0] state_r;
endmodule
Dumping module `\top'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:5.1-10.10" *)
module top();
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.40-6.47" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
  wire [2:0] state_n;
  (* enum_value_0000 = "\\e_idle2" *)
  (* enum_value_0001 = "\\e_send_load2" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.42-7.50" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
  wire [3:0] state_n2;
  (* enum_value_000 = "\\e_idle" *)
  (* enum_value_001 = "\\e_send_load" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:6.49-6.56" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum1" *)
  wire [2:0] state_r;
  (* enum_value_0000 = "\\e_idle2" *)
  (* enum_value_0001 = "\\e_send_load2" *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:7.52-7.60" *)
  (* wiretype = "$systemverilog_plugin$anonymous_enum2" *)
  wire [3:0] state_r2;
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:8.1-8.9" *)
  dut d (
  );
  (* module_not_derived = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/AnonymousEnum/top.sv:9.1-9.10" *)
  dut d2 (
  );
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\dut'.
Dumping module `\top'.


Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

