{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1537888953677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1537888953678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 22:22:32 2018 " "Processing started: Tue Sep 25 22:22:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1537888953678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1537888953678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau02 -c cau02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau02 -c cau02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1537888953678 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1537888956934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau02.v 3 3 " "Found 3 design units, including 3 entities, in source file cau02.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau02 " "Found entity 1: cau02" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537888957519 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder4bit " "Found entity 2: fulladder4bit" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537888957519 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder1bit " "Found entity 3: fulladder1bit" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1537888957519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1537888957519 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"a0\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"b0\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"s0\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 cau02.v(19) " "Verilog HDL Implicit Net warning at cau02.v(19): created implicit net for \"c1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"a1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"b1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957524 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"s1\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 cau02.v(20) " "Verilog HDL Implicit Net warning at cau02.v(20): created implicit net for \"c2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"a2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"b2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"s2\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 cau02.v(21) " "Verilog HDL Implicit Net warning at cau02.v(21): created implicit net for \"c3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 cau02.v(22) " "Verilog HDL Implicit Net warning at cau02.v(22): created implicit net for \"a3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b3 cau02.v(22) " "Verilog HDL Implicit Net warning at cau02.v(22): created implicit net for \"b3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 cau02.v(22) " "Verilog HDL Implicit Net warning at cau02.v(22): created implicit net for \"s3\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1537888957529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau02.v(9) " "Verilog HDL Instantiation warning at cau02.v(9): instance has no name" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1537888957531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau02 " "Elaborating entity \"cau02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1537888957861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4bit fulladder4bit:comb_3 " "Elaborating entity \"fulladder4bit\" for hierarchy \"fulladder4bit:comb_3\"" {  } { { "cau02.v" "comb_3" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1537888958128 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s cau02.v(17) " "Output port \"s\" at cau02.v(17) has no driver" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1537888958137 "|cau02|fulladder4bit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1bit fulladder4bit:comb_3\|fulladder1bit:stg0 " "Elaborating entity \"fulladder1bit\" for hierarchy \"fulladder4bit:comb_3\|fulladder1bit:stg0\"" {  } { { "cau02.v" "stg0" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1537888958228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1537888961594 "|cau02|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1537888961594 "|cau02|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1537888961594 "|cau02|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1537888961594 "|cau02|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1537888961594 "|cau02|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1537888961594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1537888962971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1537888962971 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cau02.v" "" { Text "D:/Workspace/GIT/IC-Design/Exs/bai02/cau02/cau02.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1537888965136 "|cau02|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1537888965136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1537888965140 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1537888965140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1537888965140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1537888965640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 22:22:45 2018 " "Processing ended: Tue Sep 25 22:22:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1537888965640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1537888965640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1537888965640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1537888965640 ""}
