0.6
2017.4
Dec 15 2017
21:07:18
D:/Vivado_projects/c3_sign_adder/c3_sign_adder.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/Vivado_projects/c3_sign_adder/c3_sign_adder.srcs/sources_1/new/sign_adder.sv,1764532466,systemVerilog,,D:/Vivado_projects/c3_sign_adder/c3_sign_adder.srcs/sources_1/new/testbench.sv,,sign_adder,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/Vivado_projects/c3_sign_adder/c3_sign_adder.srcs/sources_1/new/testbench.sv,1764532770,systemVerilog,,,,testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
