#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat May 17 15:47:19 2025
# Process ID: 378480
# Current directory: /home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1
# Command line: vivado -log clk_wiz_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl
# Log file: /home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1/clk_wiz_0.vds
# Journal file: /home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1/vivado.jou
# Running On: Dawgburt-2, OS: Linux, CPU Frequency: 3549.725 MHz, CPU Physical cores: 16, Host memory: 40914 MB
#-----------------------------------------------------------
source clk_wiz_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
Command: synth_design -top clk_wiz_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 378591
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/pnevins/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1980.691 ; gain = 371.617 ; free physical = 22326 ; free virtual = 36091
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2955.621; parent = 1980.695; children = 974.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/pnevins/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/pnevins/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/pnevins/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 40.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 13.375000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/pnevins/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/pnevins/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/pnevins/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2046.660 ; gain = 437.586 ; free physical = 22283 ; free virtual = 36049
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3021.590; parent = 2046.664; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.473 ; gain = 455.398 ; free physical = 22282 ; free virtual = 36048
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3039.402; parent = 2064.477; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2064.473 ; gain = 455.398 ; free physical = 22291 ; free virtual = 36057
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3039.402; parent = 2064.477; children = 974.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.410 ; gain = 0.000 ; free physical = 22289 ; free virtual = 36055
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.410 ; gain = 0.000 ; free physical = 22292 ; free virtual = 36058
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2137.410 ; gain = 0.000 ; free physical = 22291 ; free virtual = 36057
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/pnevins/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22346 ; free virtual = 36112
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22346 ; free virtual = 36112
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22346 ; free virtual = 36112
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22346 ; free virtual = 36113
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22353 ; free virtual = 36123
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.126; parent = 1200.292; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22258 ; free virtual = 36029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1476.422; parent = 1270.659; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22258 ; free virtual = 36029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1476.609; parent = 1270.847; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22258 ; free virtual = 36029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.254; parent = 1271.491; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22275 ; free virtual = 36047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.418; parent = 1271.655; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22275 ; free virtual = 36047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.434; parent = 1271.671; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22275 ; free virtual = 36047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.449; parent = 1271.687; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22275 ; free virtual = 36047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.527; parent = 1271.765; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22275 ; free virtual = 36047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.527; parent = 1271.765; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22275 ; free virtual = 36047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.543; parent = 1271.780; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22275 ; free virtual = 36047
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.574; parent = 1271.812; children = 205.834
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3080.324; parent = 2105.398; children = 974.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2137.410 ; gain = 455.398 ; free physical = 22322 ; free virtual = 36093
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2137.410 ; gain = 528.336 ; free physical = 22322 ; free virtual = 36093
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.410 ; gain = 0.000 ; free physical = 22322 ; free virtual = 36093
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.410 ; gain = 0.000 ; free physical = 22400 ; free virtual = 36171
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 96d4d905
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:58 . Memory (MB): peak = 2137.410 ; gain = 852.551 ; free physical = 22549 ; free virtual = 36321
INFO: [Common 17-1381] The checkpoint '/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = edb04212a8f08b85
INFO: [Common 17-1381] The checkpoint '/home/pnevins/College/ECE-540/Project2/VivadoWS/VGA_Proj2/VGA_Proj2.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 17 15:48:23 2025...
