#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1717.in[0] (.names)                                         0.330    22.246
new_n1717.out[0] (.names)                                        0.261    22.507
new_n1735.in[1] (.names)                                         0.476    22.983
new_n1735.out[0] (.names)                                        0.261    23.244
new_n1748.in[1] (.names)                                         0.481    23.725
new_n1748.out[0] (.names)                                        0.261    23.986
new_n1751.in[1] (.names)                                         0.472    24.458
new_n1751.out[0] (.names)                                        0.261    24.719
n1230.in[1] (.names)                                             0.100    24.819
n1230.out[0] (.names)                                            0.261    25.080
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    25.080
data arrival time                                                         25.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -25.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.104


#Path 2
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1717.in[0] (.names)                                         0.330    22.246
new_n1717.out[0] (.names)                                        0.261    22.507
new_n1735.in[1] (.names)                                         0.476    22.983
new_n1735.out[0] (.names)                                        0.261    23.244
new_n1748.in[1] (.names)                                         0.481    23.725
new_n1748.out[0] (.names)                                        0.261    23.986
n1225.in[3] (.names)                                             0.472    24.458
n1225.out[0] (.names)                                            0.261    24.719
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    24.719
data arrival time                                                         24.719

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.743


#Path 3
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1717.in[0] (.names)                                         0.330    22.246
new_n1717.out[0] (.names)                                        0.261    22.507
new_n1735.in[1] (.names)                                         0.476    22.983
new_n1735.out[0] (.names)                                        0.261    23.244
new_n1734.in[1] (.names)                                         0.481    23.725
new_n1734.out[0] (.names)                                        0.235    23.960
new_n1739.in[1] (.names)                                         0.100    24.060
new_n1739.out[0] (.names)                                        0.235    24.295
n1220.in[2] (.names)                                             0.100    24.395
n1220.out[0] (.names)                                            0.261    24.656
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    24.656
data arrival time                                                         24.656

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.679


#Path 4
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1717.in[0] (.names)                                         0.330    22.246
new_n1717.out[0] (.names)                                        0.261    22.507
new_n1735.in[1] (.names)                                         0.476    22.983
new_n1735.out[0] (.names)                                        0.261    23.244
new_n1734.in[1] (.names)                                         0.481    23.725
new_n1734.out[0] (.names)                                        0.235    23.960
new_n1733.in[2] (.names)                                         0.100    24.060
new_n1733.out[0] (.names)                                        0.235    24.295
n1215.in[1] (.names)                                             0.100    24.395
n1215.out[0] (.names)                                            0.261    24.656
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    24.656
data arrival time                                                         24.656

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.679


#Path 5
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1717.in[0] (.names)                                         0.330    22.246
new_n1717.out[0] (.names)                                        0.261    22.507
new_n1721.in[1] (.names)                                         0.100    22.607
new_n1721.out[0] (.names)                                        0.235    22.842
new_n1720.in[1] (.names)                                         0.336    23.178
new_n1720.out[0] (.names)                                        0.261    23.439
n1205.in[2] (.names)                                             0.337    23.775
n1205.out[0] (.names)                                            0.235    24.010
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    24.010
data arrival time                                                         24.010

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -24.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.034


#Path 6
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1717.in[0] (.names)                                         0.330    22.246
new_n1717.out[0] (.names)                                        0.261    22.507
new_n1721.in[1] (.names)                                         0.100    22.607
new_n1721.out[0] (.names)                                        0.235    22.842
new_n1727.in[0] (.names)                                         0.336    23.178
new_n1727.out[0] (.names)                                        0.235    23.413
n1210.in[1] (.names)                                             0.309    23.721
n1210.out[0] (.names)                                            0.261    23.982
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    23.982
data arrival time                                                         23.982

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.982
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.006


#Path 7
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1703.in[0] (.names)                                         0.100    22.016
new_n1703.out[0] (.names)                                        0.235    22.251
new_n1702.in[3] (.names)                                         0.336    22.586
new_n1702.out[0] (.names)                                        0.261    22.847
n1190.in[2] (.names)                                             0.475    23.322
n1190.out[0] (.names)                                            0.235    23.557
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    23.557
data arrival time                                                         23.557

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.557
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.581


#Path 8
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1703.in[0] (.names)                                         0.100    22.016
new_n1703.out[0] (.names)                                        0.235    22.251
new_n1709.in[0] (.names)                                         0.336    22.586
new_n1709.out[0] (.names)                                        0.235    22.821
n1195.in[1] (.names)                                             0.338    23.159
n1195.out[0] (.names)                                            0.261    23.420
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    23.420
data arrival time                                                         23.420

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.444


#Path 9
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1704.in[1] (.names)                                         0.479    21.655
new_n1704.out[0] (.names)                                        0.261    21.916
new_n1717.in[0] (.names)                                         0.330    22.246
new_n1717.out[0] (.names)                                        0.261    22.507
new_n1713.in[2] (.names)                                         0.100    22.607
new_n1713.out[0] (.names)                                        0.235    22.842
n1200.in[1] (.names)                                             0.100    22.942
n1200.out[0] (.names)                                            0.261    23.203
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    23.203
data arrival time                                                         23.203

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -23.203
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.226


#Path 10
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1697.in[0] (.names)                                         0.479    21.655
new_n1697.out[0] (.names)                                        0.235    21.890
new_n1696.in[2] (.names)                                         0.338    22.228
new_n1696.out[0] (.names)                                        0.235    22.463
n1185.in[1] (.names)                                             0.100    22.563
n1185.out[0] (.names)                                            0.261    22.824
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    22.824
data arrival time                                                         22.824

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.847


#Path 11
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1645.in[0] (.names)                                         0.432    19.165
new_n1645.out[0] (.names)                                        0.261    19.426
new_n1657.in[0] (.names)                                         0.340    19.766
new_n1657.out[0] (.names)                                        0.261    20.027
new_n1674.in[1] (.names)                                         0.338    20.365
new_n1674.out[0] (.names)                                        0.261    20.626
new_n1673.in[0] (.names)                                         0.100    20.726
new_n1673.out[0] (.names)                                        0.235    20.961
new_n1680.in[1] (.names)                                         0.480    21.442
new_n1680.out[0] (.names)                                        0.235    21.677
new_n1679.in[1] (.names)                                         0.100    21.777
new_n1679.out[0] (.names)                                        0.261    22.038
n1170.in[2] (.names)                                             0.338    22.376
n1170.out[0] (.names)                                            0.235    22.611
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    22.611
data arrival time                                                         22.611

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.611
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.634


#Path 12
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1690.in[0] (.names)                                         0.479    21.655
new_n1690.out[0] (.names)                                        0.235    21.890
n1180.in[1] (.names)                                             0.339    22.229
n1180.out[0] (.names)                                            0.261    22.490
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    22.490
data arrival time                                                         22.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.513


#Path 13
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1647_1.in[5] (.names)                                       0.100    18.376
new_n1647_1.out[0] (.names)                                      0.261    18.637
new_n1663.in[0] (.names)                                         0.468    19.105
new_n1663.out[0] (.names)                                        0.261    19.366
new_n1676.in[5] (.names)                                         0.100    19.466
new_n1676.out[0] (.names)                                        0.261    19.727
new_n1681.in[0] (.names)                                         0.475    20.202
new_n1681.out[0] (.names)                                        0.235    20.437
new_n1687.in[3] (.names)                                         0.478    20.915
new_n1687.out[0] (.names)                                        0.261    21.176
new_n1683.in[3] (.names)                                         0.479    21.655
new_n1683.out[0] (.names)                                        0.261    21.916
n1175.in[2] (.names)                                             0.100    22.016
n1175.out[0] (.names)                                            0.235    22.251
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    22.251
data arrival time                                                         22.251

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.274


#Path 14
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1645.in[0] (.names)                                         0.432    19.165
new_n1645.out[0] (.names)                                        0.261    19.426
new_n1657.in[0] (.names)                                         0.340    19.766
new_n1657.out[0] (.names)                                        0.261    20.027
new_n1674.in[1] (.names)                                         0.338    20.365
new_n1674.out[0] (.names)                                        0.261    20.626
new_n1673.in[0] (.names)                                         0.100    20.726
new_n1673.out[0] (.names)                                        0.235    20.961
new_n1672.in[3] (.names)                                         0.335    21.296
new_n1672.out[0] (.names)                                        0.261    21.557
n1165.in[2] (.names)                                             0.332    21.889
n1165.out[0] (.names)                                            0.235    22.124
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    22.124
data arrival time                                                         22.124

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.124
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.148


#Path 15
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1645.in[0] (.names)                                         0.432    19.165
new_n1645.out[0] (.names)                                        0.261    19.426
new_n1644_1.in[0] (.names)                                       0.340    19.766
new_n1644_1.out[0] (.names)                                      0.235    20.001
new_n1643_1.in[3] (.names)                                       0.621    20.623
new_n1643_1.out[0] (.names)                                      0.261    20.884
n1140.in[2] (.names)                                             0.629    21.513
n1140.out[0] (.names)                                            0.235    21.748
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    21.748
data arrival time                                                         21.748

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.748
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.771


#Path 16
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1645.in[0] (.names)                                         0.432    19.165
new_n1645.out[0] (.names)                                        0.261    19.426
new_n1644_1.in[0] (.names)                                       0.340    19.766
new_n1644_1.out[0] (.names)                                      0.235    20.001
new_n1650.in[0] (.names)                                         0.621    20.623
new_n1650.out[0] (.names)                                        0.235    20.858
n1145.in[1] (.names)                                             0.625    21.482
n1145.out[0] (.names)                                            0.261    21.743
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    21.743
data arrival time                                                         21.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.767


#Path 17
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1645.in[0] (.names)                                         0.432    19.165
new_n1645.out[0] (.names)                                        0.261    19.426
new_n1657.in[0] (.names)                                         0.340    19.766
new_n1657.out[0] (.names)                                        0.261    20.027
new_n1661.in[1] (.names)                                         0.100    20.127
new_n1661.out[0] (.names)                                        0.235    20.362
new_n1667.in[0] (.names)                                         0.337    20.699
new_n1667.out[0] (.names)                                        0.235    20.934
n1160.in[1] (.names)                                             0.338    21.272
n1160.out[0] (.names)                                            0.261    21.533
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    21.533
data arrival time                                                         21.533

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.557


#Path 18
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1645.in[0] (.names)                                         0.432    19.165
new_n1645.out[0] (.names)                                        0.261    19.426
new_n1657.in[0] (.names)                                         0.340    19.766
new_n1657.out[0] (.names)                                        0.261    20.027
new_n1661.in[1] (.names)                                         0.100    20.127
new_n1661.out[0] (.names)                                        0.235    20.362
new_n1660.in[0] (.names)                                         0.337    20.699
new_n1660.out[0] (.names)                                        0.235    20.934
n1155.in[1] (.names)                                             0.100    21.034
n1155.out[0] (.names)                                            0.261    21.295
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    21.295
data arrival time                                                         21.295

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.319


#Path 19
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1645.in[0] (.names)                                         0.432    19.165
new_n1645.out[0] (.names)                                        0.261    19.426
new_n1657.in[0] (.names)                                         0.340    19.766
new_n1657.out[0] (.names)                                        0.261    20.027
new_n1654.in[2] (.names)                                         0.100    20.127
new_n1654.out[0] (.names)                                        0.235    20.362
n1150.in[1] (.names)                                             0.100    20.462
n1150.out[0] (.names)                                            0.261    20.723
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    20.723
data arrival time                                                         20.723

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.723
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.747


#Path 20
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1633.in[0] (.names)                                         0.485    18.015
new_n1633.out[0] (.names)                                        0.261    18.276
new_n1632_1.in[0] (.names)                                       0.100    18.376
new_n1632_1.out[0] (.names)                                      0.235    18.611
new_n1638.in[2] (.names)                                         0.618    19.229
new_n1638.out[0] (.names)                                        0.235    19.464
n1135.in[1] (.names)                                             0.336    19.800
n1135.out[0] (.names)                                            0.261    20.061
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    20.061
data arrival time                                                         20.061

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.061
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.084


#Path 21
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1628_1.in[1] (.names)                                       0.100    18.498
new_n1628_1.out[0] (.names)                                      0.235    18.733
new_n1631_1.in[0] (.names)                                       0.100    18.833
new_n1631_1.out[0] (.names)                                      0.235    19.068
new_n1630.in[2] (.names)                                         0.338    19.406
new_n1630.out[0] (.names)                                        0.235    19.641
n1130.in[1] (.names)                                             0.100    19.741
n1130.out[0] (.names)                                            0.261    20.002
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    20.002
data arrival time                                                         20.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.025


#Path 22
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1619_1.in[1] (.names)                                       0.632    18.163
new_n1619_1.out[0] (.names)                                      0.235    18.398
new_n1621.in[0] (.names)                                         0.100    18.498
new_n1621.out[0] (.names)                                        0.235    18.733
n1120.in[1] (.names)                                             0.749    19.482
n1120.out[0] (.names)                                            0.261    19.743
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    19.743
data arrival time                                                         19.743

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.743
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.766


#Path 23
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1616_1.in[0] (.names)                                       0.632    18.163
new_n1616_1.out[0] (.names)                                      0.235    18.398
new_n1615_1.in[0] (.names)                                       0.100    18.498
new_n1615_1.out[0] (.names)                                      0.235    18.733
n1115.in[1] (.names)                                             0.481    19.214
n1115.out[0] (.names)                                            0.261    19.475
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    19.475
data arrival time                                                         19.475

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.499


#Path 24
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1617.in[5] (.names)                                         0.100    17.270
new_n1617.out[0] (.names)                                        0.261    17.531
new_n1626.in[0] (.names)                                         0.632    18.163
new_n1626.out[0] (.names)                                        0.235    18.398
new_n1625.in[0] (.names)                                         0.100    18.498
new_n1625.out[0] (.names)                                        0.235    18.733
new_n1624_1.in[1] (.names)                                       0.100    18.833
new_n1624_1.out[0] (.names)                                      0.261    19.094
n1125.in[2] (.names)                                             0.100    19.194
n1125.out[0] (.names)                                            0.235    19.429
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    19.429
data arrival time                                                         19.429

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.429
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.452


#Path 25
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1592_1.in[4] (.names)                                       1.577    18.151
new_n1592_1.out[0] (.names)                                      0.261    18.412
n1090.in[1] (.names)                                             0.338    18.750
n1090.out[0] (.names)                                            0.261    19.011
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    19.011
data arrival time                                                         19.011

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.035


#Path 26
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1586.in[1] (.names)                                         3.076    16.432
new_n1586.out[0] (.names)                                        0.261    16.693
n1080.in[1] (.names)                                             1.938    18.631
n1080.out[0] (.names)                                            0.261    18.892
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    18.892
data arrival time                                                         18.892

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.916


#Path 27
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1606.in[0] (.names)                                         0.335    16.909
new_n1606.out[0] (.names)                                        0.261    17.170
new_n1605.in[0] (.names)                                         0.100    17.270
new_n1605.out[0] (.names)                                        0.235    17.505
new_n1611_1.in[0] (.names)                                       0.476    17.980
new_n1611_1.out[0] (.names)                                      0.261    18.241
n1110.in[1] (.names)                                             0.340    18.581
n1110.out[0] (.names)                                            0.261    18.842
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    18.842
data arrival time                                                         18.842

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.866


#Path 28
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1598.in[0] (.names)                                         0.100    16.674
new_n1598.out[0] (.names)                                        0.235    16.909
new_n1600_1.in[1] (.names)                                       0.609    17.518
new_n1600_1.out[0] (.names)                                      0.261    17.779
n1100.in[1] (.names)                                             0.448    18.226
n1100.out[0] (.names)                                            0.261    18.487
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    18.487
data arrival time                                                         18.487

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.511


#Path 29
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1594.in[5] (.names)                                         2.957    16.313
new_n1594.out[0] (.names)                                        0.261    16.574
new_n1598.in[0] (.names)                                         0.100    16.674
new_n1598.out[0] (.names)                                        0.235    16.909
new_n1596_1.in[1] (.names)                                       0.609    17.518
new_n1596_1.out[0] (.names)                                      0.235    17.753
n1095.in[1] (.names)                                             0.337    18.090
n1095.out[0] (.names)                                            0.261    18.351
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    18.351
data arrival time                                                         18.351

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.351
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.374


#Path 30
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1589.in[1] (.names)                                         2.957    16.313
new_n1589.out[0] (.names)                                        0.261    16.574
new_n1597.in[1] (.names)                                         0.100    16.674
new_n1597.out[0] (.names)                                        0.261    16.935
new_n1609.in[1] (.names)                                         0.100    17.035
new_n1609.out[0] (.names)                                        0.261    17.296
new_n1604_1.in[1] (.names)                                       0.332    17.628
new_n1604_1.out[0] (.names)                                      0.235    17.863
n1105.in[1] (.names)                                             0.100    17.963
n1105.out[0] (.names)                                            0.261    18.224
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    18.224
data arrival time                                                         18.224

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.224
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.248


#Path 31
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1589.in[1] (.names)                                         2.957    16.313
new_n1589.out[0] (.names)                                        0.261    16.574
new_n1588_1.in[0] (.names)                                       0.609    17.183
new_n1588_1.out[0] (.names)                                      0.235    17.418
n1085.in[1] (.names)                                             0.311    17.729
n1085.out[0] (.names)                                            0.261    17.990
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    17.990
data arrival time                                                         17.990

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.013


#Path 32
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[21] (multiply)                                    1.523     3.502
$mul~15[0].a[21] (multiply)                                      3.654     7.156
$mul~15[0].out[14] (multiply)                                    1.523     8.679
$mul~16[0].a[14] (multiply)                                      3.153    11.833
$mul~16[0].out[0] (multiply)                                     1.523    13.356
new_n1584_1.in[2] (.names)                                       3.076    16.432
new_n1584_1.out[0] (.names)                                      0.261    16.693
n1075.in[2] (.names)                                             0.309    17.002
n1075.out[0] (.names)                                            0.235    17.237
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    17.237
data arrival time                                                         17.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.260


#Path 33
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1857.in[0] (.names)                                         0.100    10.468
new_n1857.out[0] (.names)                                        0.261    10.729
new_n1865.in[2] (.names)                                         0.100    10.829
new_n1865.out[0] (.names)                                        0.261    11.090
new_n1870.in[0] (.names)                                         0.476    11.566
new_n1870.out[0] (.names)                                        0.235    11.801
new_n1872.in[0] (.names)                                         0.100    11.901
new_n1872.out[0] (.names)                                        0.261    12.162
n1513.in[4] (.names)                                             0.100    12.262
n1513.out[0] (.names)                                            0.261    12.523
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    12.523
data arrival time                                                         12.523

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.523
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.547


#Path 34
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1857.in[0] (.names)                                         0.100    10.468
new_n1857.out[0] (.names)                                        0.261    10.729
new_n1865.in[2] (.names)                                         0.100    10.829
new_n1865.out[0] (.names)                                        0.261    11.090
new_n1870.in[0] (.names)                                         0.476    11.566
new_n1870.out[0] (.names)                                        0.235    11.801
new_n1869.in[1] (.names)                                         0.100    11.901
new_n1869.out[0] (.names)                                        0.261    12.162
n1508.in[2] (.names)                                             0.100    12.262
n1508.out[0] (.names)                                            0.235    12.497
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    12.497
data arrival time                                                         12.497

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.521


#Path 35
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1857.in[0] (.names)                                         0.100    10.468
new_n1857.out[0] (.names)                                        0.261    10.729
new_n1865.in[2] (.names)                                         0.100    10.829
new_n1865.out[0] (.names)                                        0.261    11.090
new_n1870.in[0] (.names)                                         0.476    11.566
new_n1870.out[0] (.names)                                        0.235    11.801
new_n1874.in[0] (.names)                                         0.100    11.901
new_n1874.out[0] (.names)                                        0.235    12.136
n1518.in[2] (.names)                                             0.100    12.236
n1518.out[0] (.names)                                            0.261    12.497
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    12.497
data arrival time                                                         12.497

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.521


#Path 36
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1857.in[0] (.names)                                         0.100    10.468
new_n1857.out[0] (.names)                                        0.261    10.729
new_n1862.in[2] (.names)                                         0.100    10.829
new_n1862.out[0] (.names)                                        0.235    11.064
new_n1861.in[1] (.names)                                         0.481    11.545
new_n1861.out[0] (.names)                                        0.261    11.806
n1493.in[2] (.names)                                             0.332    12.139
n1493.out[0] (.names)                                            0.235    12.374
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    12.374
data arrival time                                                         12.374

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.374
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.397


#Path 37
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1857.in[0] (.names)                                         0.100    10.468
new_n1857.out[0] (.names)                                        0.261    10.729
new_n1865.in[2] (.names)                                         0.100    10.829
new_n1865.out[0] (.names)                                        0.261    11.090
new_n1867.in[0] (.names)                                         0.476    11.566
new_n1867.out[0] (.names)                                        0.235    11.801
n1503.in[1] (.names)                                             0.100    11.901
n1503.out[0] (.names)                                            0.261    12.162
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    12.162
data arrival time                                                         12.162

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.162
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.186


#Path 38
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1857.in[0] (.names)                                         0.100    10.468
new_n1857.out[0] (.names)                                        0.261    10.729
new_n1865.in[2] (.names)                                         0.100    10.829
new_n1865.out[0] (.names)                                        0.261    11.090
new_n1864.in[0] (.names)                                         0.476    11.566
new_n1864.out[0] (.names)                                        0.235    11.801
n1498.in[1] (.names)                                             0.100    11.901
n1498.out[0] (.names)                                            0.261    12.162
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    12.162
data arrival time                                                         12.162

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.162
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.186


#Path 39
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1848.in[0] (.names)                                         0.337    10.705
new_n1848.out[0] (.names)                                        0.235    10.940
n1473.in[1] (.names)                                             0.733    11.673
n1473.out[0] (.names)                                            0.261    11.934
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    11.934
data arrival time                                                         11.934

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.957


#Path 40
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1852.in[0] (.names)                                         0.337    10.705
new_n1852.out[0] (.names)                                        0.235    10.940
new_n1851.in[1] (.names)                                         0.100    11.040
new_n1851.out[0] (.names)                                        0.261    11.301
n1478.in[2] (.names)                                             0.340    11.641
n1478.out[0] (.names)                                            0.235    11.876
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.876
data arrival time                                                         11.876

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.876
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.900


#Path 41
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1841.in[0] (.names)                                         0.480    10.487
new_n1841.out[0] (.names)                                        0.235    10.722
new_n1846.in[0] (.names)                                         0.100    10.822
new_n1846.out[0] (.names)                                        0.235    11.057
n1468.in[1] (.names)                                             0.338    11.395
n1468.out[0] (.names)                                            0.261    11.656
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    11.656
data arrival time                                                         11.656

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.656
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.680


#Path 42
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1841.in[0] (.names)                                         0.480    10.487
new_n1841.out[0] (.names)                                        0.235    10.722
new_n1840.in[1] (.names)                                         0.100    10.822
new_n1840.out[0] (.names)                                        0.261    11.083
n1463.in[2] (.names)                                             0.331    11.415
n1463.out[0] (.names)                                            0.235    11.650
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    11.650
data arrival time                                                         11.650

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.650
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.673


#Path 43
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1852.in[0] (.names)                                         0.337    10.705
new_n1852.out[0] (.names)                                        0.235    10.940
new_n1854.in[0] (.names)                                         0.100    11.040
new_n1854.out[0] (.names)                                        0.235    11.275
n1483.in[1] (.names)                                             0.100    11.375
n1483.out[0] (.names)                                            0.261    11.636
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.636
data arrival time                                                         11.636

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.636
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.660


#Path 44
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1842.in[0] (.names)                                         0.338     9.746
new_n1842.out[0] (.names)                                        0.261    10.007
new_n1849.in[5] (.names)                                         0.100    10.107
new_n1849.out[0] (.names)                                        0.261    10.368
new_n1857.in[0] (.names)                                         0.100    10.468
new_n1857.out[0] (.names)                                        0.261    10.729
new_n1856.in[0] (.names)                                         0.100    10.829
new_n1856.out[0] (.names)                                        0.235    11.064
n1488.in[1] (.names)                                             0.100    11.164
n1488.out[0] (.names)                                            0.261    11.425
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    11.425
data arrival time                                                         11.425

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.449


#Path 45
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1835.in[0] (.names)                                         0.100     9.508
new_n1835.out[0] (.names)                                        0.235     9.743
new_n1838.in[0] (.names)                                         0.338    10.081
new_n1838.out[0] (.names)                                        0.235    10.316
new_n1837.in[1] (.names)                                         0.100    10.416
new_n1837.out[0] (.names)                                        0.261    10.677
n1458.in[2] (.names)                                             0.100    10.777
n1458.out[0] (.names)                                            0.235    11.012
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    11.012
data arrival time                                                         11.012

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.036


#Path 46
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1835.in[0] (.names)                                         0.100     9.508
new_n1835.out[0] (.names)                                        0.235     9.743
new_n1834.in[1] (.names)                                         0.338    10.081
new_n1834.out[0] (.names)                                        0.261    10.342
n1453.in[2] (.names)                                             0.337    10.679
n1453.out[0] (.names)                                            0.235    10.914
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.914
data arrival time                                                         10.914

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.914
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.938


#Path 47
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1829.in[0] (.names)                                         0.481     9.555
new_n1829.out[0] (.names)                                        0.235     9.790
new_n1828.in[1] (.names)                                         0.100     9.890
new_n1828.out[0] (.names)                                        0.261    10.151
n1443.in[2] (.names)                                             0.482    10.633
n1443.out[0] (.names)                                            0.235    10.868
$sdffe~4^Q~16.D[0] (.latch)                                      0.000    10.868
data arrival time                                                         10.868

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.868
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.891


#Path 48
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1823.in[2] (.names)                                         0.335     9.047
new_n1823.out[0] (.names)                                        0.235     9.282
new_n1822.in[1] (.names)                                         0.609     9.891
new_n1822.out[0] (.names)                                        0.261    10.152
n1433.in[2] (.names)                                             0.472    10.624
n1433.out[0] (.names)                                            0.235    10.859
$sdffe~4^Q~14.D[0] (.latch)                                      0.000    10.859
data arrival time                                                         10.859

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.859
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.883


#Path 49
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1832.in[0] (.names)                                         0.100     9.173
new_n1832.out[0] (.names)                                        0.235     9.408
new_n1831.in[0] (.names)                                         0.100     9.508
new_n1831.out[0] (.names)                                        0.235     9.743
n1448.in[1] (.names)                                             0.100     9.843
n1448.out[0] (.names)                                            0.261    10.104
$sdffe~4^Q~17.D[0] (.latch)                                      0.000    10.104
data arrival time                                                         10.104

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.128


#Path 50
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1817.in[0] (.names)                                         0.335     9.047
new_n1817.out[0] (.names)                                        0.235     9.282
n1428.in[1] (.names)                                             0.338     9.620
n1428.out[0] (.names)                                            0.261     9.881
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.881
data arrival time                                                          9.881

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.881
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.904


#Path 51
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1818.in[0] (.names)                                         0.331     8.451
new_n1818.out[0] (.names)                                        0.261     8.712
new_n1826.in[2] (.names)                                         0.100     8.812
new_n1826.out[0] (.names)                                        0.261     9.073
new_n1825.in[0] (.names)                                         0.100     9.173
new_n1825.out[0] (.names)                                        0.235     9.408
n1438.in[1] (.names)                                             0.100     9.508
n1438.out[0] (.names)                                            0.261     9.769
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     9.769
data arrival time                                                          9.769

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.793


#Path 52
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1815.in[0] (.names)                                         0.100     8.220
new_n1815.out[0] (.names)                                        0.235     8.455
new_n1814.in[1] (.names)                                         0.100     8.555
new_n1814.out[0] (.names)                                        0.261     8.816
n1423.in[2] (.names)                                             0.100     8.916
n1423.out[0] (.names)                                            0.235     9.151
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     9.151
data arrival time                                                          9.151

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.151
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.175


#Path 53
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1812.in[0] (.names)                                         0.100     8.220
new_n1812.out[0] (.names)                                        0.235     8.455
n1418.in[1] (.names)                                             0.337     8.792
n1418.out[0] (.names)                                            0.261     9.053
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     9.053
data arrival time                                                          9.053

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.053
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.076


#Path 54
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1810.in[0] (.names)                                         0.479     7.885
new_n1810.out[0] (.names)                                        0.235     8.120
new_n1809.in[1] (.names)                                         0.100     8.220
new_n1809.out[0] (.names)                                        0.261     8.481
n1413.in[2] (.names)                                             0.335     8.816
n1413.out[0] (.names)                                            0.235     9.051
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     9.051
data arrival time                                                          9.051

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.051
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.074


#Path 55
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1807.in[0] (.names)                                         0.100     7.171
new_n1807.out[0] (.names)                                        0.235     7.406
new_n1806.in[1] (.names)                                         0.479     7.885
new_n1806.out[0] (.names)                                        0.261     8.146
n1408.in[2] (.names)                                             0.100     8.246
n1408.out[0] (.names)                                            0.235     8.481
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     8.481
data arrival time                                                          8.481

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.481
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.505


#Path 56
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1804.in[0] (.names)                                         0.100     7.171
new_n1804.out[0] (.names)                                        0.235     7.406
n1403.in[1] (.names)                                             0.473     7.879
n1403.out[0] (.names)                                            0.261     8.140
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     8.140
data arrival time                                                          8.140

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.140
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.164


#Path 57
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1796.in[1] (.names)                                         0.327     7.063
new_n1796.out[0] (.names)                                        0.261     7.324
n1388.in[2] (.names)                                             0.475     7.798
n1388.out[0] (.names)                                            0.235     8.033
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     8.033
data arrival time                                                          8.033

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.033
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.057


#Path 58
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1802.in[0] (.names)                                         0.100     6.836
new_n1802.out[0] (.names)                                        0.235     7.071
new_n1801.in[1] (.names)                                         0.337     7.408
new_n1801.out[0] (.names)                                        0.261     7.669
n1398.in[2] (.names)                                             0.100     7.769
n1398.out[0] (.names)                                            0.235     8.004
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     8.004
data arrival time                                                          8.004

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.004
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.027


#Path 59
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.486     1.486
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.747
new_n1470.in[0] (.names)                                                                                                              0.100     1.847
new_n1470.out[0] (.names)                                                                                                             0.235     2.082
new_n1475.in[0] (.names)                                                                                                              0.100     2.182
new_n1475.out[0] (.names)                                                                                                             0.235     2.417
new_n1480.in[0] (.names)                                                                                                              0.100     2.517
new_n1480.out[0] (.names)                                                                                                             0.235     2.752
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.182
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.417
new_n1491.in[0] (.names)                                                                                                              0.469     3.886
new_n1491.out[0] (.names)                                                                                                             0.261     4.147
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.247
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.508
new_n1505.in[0] (.names)                                                                                                              0.100     4.608
new_n1505.out[0] (.names)                                                                                                             0.235     4.843
new_n1515.in[0] (.names)                                                                                                              0.338     5.181
new_n1515.out[0] (.names)                                                                                                             0.261     5.442
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.542
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.803
new_n1529.in[0] (.names)                                                                                                              0.100     5.903
new_n1529.out[0] (.names)                                                                                                             0.235     6.138
new_n1537.in[0] (.names)                                                                                                              0.100     6.238
new_n1537.out[0] (.names)                                                                                                             0.261     6.499
new_n1545.in[2] (.names)                                                                                                              0.483     6.983
new_n1545.out[0] (.names)                                                                                                             0.261     7.244
new_n1547_1.in[0] (.names)                                                                                                            0.100     7.344
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.605
n932.in[4] (.names)                                                                                                                   0.100     7.705
n932.out[0] (.names)                                                                                                                  0.261     7.966
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.966
data arrival time                                                                                                                               7.966

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.966
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.989


#Path 60
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.486     1.486
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.747
new_n1470.in[0] (.names)                                                                                                              0.100     1.847
new_n1470.out[0] (.names)                                                                                                             0.235     2.082
new_n1475.in[0] (.names)                                                                                                              0.100     2.182
new_n1475.out[0] (.names)                                                                                                             0.235     2.417
new_n1480.in[0] (.names)                                                                                                              0.100     2.517
new_n1480.out[0] (.names)                                                                                                             0.235     2.752
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.182
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.417
new_n1491.in[0] (.names)                                                                                                              0.469     3.886
new_n1491.out[0] (.names)                                                                                                             0.261     4.147
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.247
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.508
new_n1505.in[0] (.names)                                                                                                              0.100     4.608
new_n1505.out[0] (.names)                                                                                                             0.235     4.843
new_n1515.in[0] (.names)                                                                                                              0.338     5.181
new_n1515.out[0] (.names)                                                                                                             0.261     5.442
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.542
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.803
new_n1529.in[0] (.names)                                                                                                              0.100     5.903
new_n1529.out[0] (.names)                                                                                                             0.235     6.138
new_n1537.in[0] (.names)                                                                                                              0.100     6.238
new_n1537.out[0] (.names)                                                                                                             0.261     6.499
new_n1545.in[2] (.names)                                                                                                              0.483     6.983
new_n1545.out[0] (.names)                                                                                                             0.261     7.244
new_n1544_1.in[0] (.names)                                                                                                            0.100     7.344
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.579
n927.in[1] (.names)                                                                                                                   0.100     7.679
n927.out[0] (.names)                                                                                                                  0.261     7.940
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.940
data arrival time                                                                                                                               7.940

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.940
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.963


#Path 61
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.486     1.486
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.747
new_n1470.in[0] (.names)                                                                                                              0.100     1.847
new_n1470.out[0] (.names)                                                                                                             0.235     2.082
new_n1475.in[0] (.names)                                                                                                              0.100     2.182
new_n1475.out[0] (.names)                                                                                                             0.235     2.417
new_n1480.in[0] (.names)                                                                                                              0.100     2.517
new_n1480.out[0] (.names)                                                                                                             0.235     2.752
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.182
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.417
new_n1491.in[0] (.names)                                                                                                              0.469     3.886
new_n1491.out[0] (.names)                                                                                                             0.261     4.147
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.247
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.508
new_n1505.in[0] (.names)                                                                                                              0.100     4.608
new_n1505.out[0] (.names)                                                                                                             0.235     4.843
new_n1515.in[0] (.names)                                                                                                              0.338     5.181
new_n1515.out[0] (.names)                                                                                                             0.261     5.442
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.542
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.803
new_n1529.in[0] (.names)                                                                                                              0.100     5.903
new_n1529.out[0] (.names)                                                                                                             0.235     6.138
new_n1537.in[0] (.names)                                                                                                              0.100     6.238
new_n1537.out[0] (.names)                                                                                                             0.261     6.499
new_n1545.in[2] (.names)                                                                                                              0.483     6.983
new_n1545.out[0] (.names)                                                                                                             0.261     7.244
new_n1549.in[0] (.names)                                                                                                              0.100     7.344
new_n1549.out[0] (.names)                                                                                                             0.235     7.579
n937.in[2] (.names)                                                                                                                   0.100     7.679
n937.out[0] (.names)                                                                                                                  0.261     7.940
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.940
data arrival time                                                                                                                               7.940

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.940
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.963


#Path 62
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.486     1.486
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.747
new_n1470.in[0] (.names)                                                                                                              0.100     1.847
new_n1470.out[0] (.names)                                                                                                             0.235     2.082
new_n1475.in[0] (.names)                                                                                                              0.100     2.182
new_n1475.out[0] (.names)                                                                                                             0.235     2.417
new_n1480.in[0] (.names)                                                                                                              0.100     2.517
new_n1480.out[0] (.names)                                                                                                             0.235     2.752
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.182
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.417
new_n1491.in[0] (.names)                                                                                                              0.469     3.886
new_n1491.out[0] (.names)                                                                                                             0.261     4.147
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.247
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.508
new_n1505.in[0] (.names)                                                                                                              0.100     4.608
new_n1505.out[0] (.names)                                                                                                             0.235     4.843
new_n1515.in[0] (.names)                                                                                                              0.338     5.181
new_n1515.out[0] (.names)                                                                                                             0.261     5.442
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.542
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.803
new_n1529.in[0] (.names)                                                                                                              0.100     5.903
new_n1529.out[0] (.names)                                                                                                             0.235     6.138
new_n1537.in[0] (.names)                                                                                                              0.100     6.238
new_n1537.out[0] (.names)                                                                                                             0.261     6.499
new_n1542.in[2] (.names)                                                                                                              0.483     6.983
new_n1542.out[0] (.names)                                                                                                             0.235     7.218
new_n1541.in[1] (.names)                                                                                                              0.100     7.318
new_n1541.out[0] (.names)                                                                                                             0.261     7.579
n922.in[2] (.names)                                                                                                                   0.100     7.679
n922.out[0] (.names)                                                                                                                  0.235     7.914
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.914
data arrival time                                                                                                                               7.914

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.914
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.937


#Path 63
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1791.in[1] (.names)                                         0.481     6.882
new_n1791.out[0] (.names)                                        0.261     7.143
n1378.in[2] (.names)                                             0.330     7.473
n1378.out[0] (.names)                                            0.235     7.708
$sdffe~4^Q~3.D[0] (.latch)                                       0.000     7.708
data arrival time                                                          7.708

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.708
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.732


#Path 64
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.486     1.486
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.747
new_n1470.in[0] (.names)                                                                                                              0.100     1.847
new_n1470.out[0] (.names)                                                                                                             0.235     2.082
new_n1475.in[0] (.names)                                                                                                              0.100     2.182
new_n1475.out[0] (.names)                                                                                                             0.235     2.417
new_n1480.in[0] (.names)                                                                                                              0.100     2.517
new_n1480.out[0] (.names)                                                                                                             0.235     2.752
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.182
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.417
new_n1491.in[0] (.names)                                                                                                              0.469     3.886
new_n1491.out[0] (.names)                                                                                                             0.261     4.147
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.247
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.508
new_n1505.in[0] (.names)                                                                                                              0.100     4.608
new_n1505.out[0] (.names)                                                                                                             0.235     4.843
new_n1515.in[0] (.names)                                                                                                              0.338     5.181
new_n1515.out[0] (.names)                                                                                                             0.261     5.442
new_n1514_1.in[0] (.names)                                                                                                            0.331     5.774
new_n1514_1.out[0] (.names)                                                                                                           0.235     6.009
new_n1520.in[0] (.names)                                                                                                              0.100     6.109
new_n1520.out[0] (.names)                                                                                                             0.235     6.344
new_n1519_1.in[1] (.names)                                                                                                            0.100     6.444
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.705
n887.in[2] (.names)                                                                                                                   0.766     7.470
n887.out[0] (.names)                                                                                                                  0.235     7.705
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.705
data arrival time                                                                                                                               7.705

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.705
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.729


#Path 65
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.486     1.486
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.747
new_n1470.in[0] (.names)                                                                                                              0.100     1.847
new_n1470.out[0] (.names)                                                                                                             0.235     2.082
new_n1475.in[0] (.names)                                                                                                              0.100     2.182
new_n1475.out[0] (.names)                                                                                                             0.235     2.417
new_n1480.in[0] (.names)                                                                                                              0.100     2.517
new_n1480.out[0] (.names)                                                                                                             0.235     2.752
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.182
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.417
new_n1491.in[0] (.names)                                                                                                              0.469     3.886
new_n1491.out[0] (.names)                                                                                                             0.261     4.147
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.247
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.508
new_n1505.in[0] (.names)                                                                                                              0.100     4.608
new_n1505.out[0] (.names)                                                                                                             0.235     4.843
new_n1515.in[0] (.names)                                                                                                              0.338     5.181
new_n1515.out[0] (.names)                                                                                                             0.261     5.442
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.542
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.803
new_n1529.in[0] (.names)                                                                                                              0.100     5.903
new_n1529.out[0] (.names)                                                                                                             0.235     6.138
new_n1537.in[0] (.names)                                                                                                              0.100     6.238
new_n1537.out[0] (.names)                                                                                                             0.261     6.499
new_n1536_1.in[0] (.names)                                                                                                            0.483     6.983
new_n1536_1.out[0] (.names)                                                                                                           0.235     7.218
n917.in[1] (.names)                                                                                                                   0.100     7.318
n917.out[0] (.names)                                                                                                                  0.261     7.579
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.579
data arrival time                                                                                                                               7.579

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.579
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.602


#Path 66
Startpoint: $sdffe~3^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~16.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[16] (multiply)                                      1.813     1.979
$mul~14[0].out[0] (multiply)                                     1.523     3.502
new_n1792.in[5] (.names)                                         2.638     6.140
new_n1792.out[0] (.names)                                        0.261     6.401
new_n1797.in[0] (.names)                                         0.100     6.501
new_n1797.out[0] (.names)                                        0.235     6.736
new_n1799.in[0] (.names)                                         0.100     6.836
new_n1799.out[0] (.names)                                        0.235     7.071
n1393.in[1] (.names)                                             0.100     7.171
n1393.out[0] (.names)                                            0.261     7.432
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     7.432
data arrival time                                                          7.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.456


#Path 67
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~0.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1436.in[3] (.names)                                                                                                              1.112     1.112
new_n1436.out[0] (.names)                                                                                                             0.235     1.347
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.447
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.708
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.808
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.043
new_n1432.in[2] (.names)                                                                                                              0.100     2.143
new_n1432.out[0] (.names)                                                                                                             0.235     2.378
new_n1431.in[2] (.names)                                                                                                              0.100     2.478
new_n1431.out[0] (.names)                                                                                                             0.261     2.739
new_n1430.in[0] (.names)                                                                                                              0.903     3.643
new_n1430.out[0] (.names)                                                                                                             0.261     3.904
new_n1429_1.in[5] (.names)                                                                                                            0.100     4.004
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.265
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.365
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.626
new_n1427.in[1] (.names)                                                                                                              0.100     4.726
new_n1427.out[0] (.names)                                                                                                             0.261     4.987
new_n1465.in[1] (.names)                                                                                                              0.732     5.719
new_n1465.out[0] (.names)                                                                                                             0.235     5.954
n892.in[3] (.names)                                                                                                                   1.195     7.149
n892.out[0] (.names)                                                                                                                  0.261     7.410
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     7.410
data arrival time                                                                                                                               7.410

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.410
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.434


#Path 68
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~0.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1436.in[3] (.names)                                                                                                              1.112     1.112
new_n1436.out[0] (.names)                                                                                                             0.235     1.347
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.447
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.708
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.808
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.043
new_n1432.in[2] (.names)                                                                                                              0.100     2.143
new_n1432.out[0] (.names)                                                                                                             0.235     2.378
new_n1431.in[2] (.names)                                                                                                              0.100     2.478
new_n1431.out[0] (.names)                                                                                                             0.261     2.739
new_n1430.in[0] (.names)                                                                                                              0.903     3.643
new_n1430.out[0] (.names)                                                                                                             0.261     3.904
new_n1429_1.in[5] (.names)                                                                                                            0.100     4.004
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.265
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.365
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.626
new_n1427.in[1] (.names)                                                                                                              0.100     4.726
new_n1427.out[0] (.names)                                                                                                             0.261     4.987
new_n1465.in[1] (.names)                                                                                                              0.732     5.719
new_n1465.out[0] (.names)                                                                                                             0.235     5.954
n902.in[3] (.names)                                                                                                                   1.195     7.149
n902.out[0] (.names)                                                                                                                  0.261     7.410
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     7.410
data arrival time                                                                                                                               7.410

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.410
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.434


#Path 69
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~0.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1436.in[3] (.names)                                                                                                              1.112     1.112
new_n1436.out[0] (.names)                                                                                                             0.235     1.347
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.447
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.708
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.808
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.043
new_n1432.in[2] (.names)                                                                                                              0.100     2.143
new_n1432.out[0] (.names)                                                                                                             0.235     2.378
new_n1431.in[2] (.names)                                                                                                              0.100     2.478
new_n1431.out[0] (.names)                                                                                                             0.261     2.739
new_n1430.in[0] (.names)                                                                                                              0.903     3.643
new_n1430.out[0] (.names)                                                                                                             0.261     3.904
new_n1429_1.in[5] (.names)                                                                                                            0.100     4.004
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.265
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.365
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.626
new_n1427.in[1] (.names)                                                                                                              0.100     4.726
new_n1427.out[0] (.names)                                                                                                             0.261     4.987
new_n1465.in[1] (.names)                                                                                                              0.732     5.719
new_n1465.out[0] (.names)                                                                                                             0.235     5.954
n907.in[3] (.names)                                                                                                                   1.195     7.149
n907.out[0] (.names)                                                                                                                  0.261     7.410
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     7.410
data arrival time                                                                                                                               7.410

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.410
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.434


#Path 70
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.486     1.486
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.747
new_n1470.in[0] (.names)                                                                                                              0.100     1.847
new_n1470.out[0] (.names)                                                                                                             0.235     2.082
new_n1475.in[0] (.names)                                                                                                              0.100     2.182
new_n1475.out[0] (.names)                                                                                                             0.235     2.417
new_n1480.in[0] (.names)                                                                                                              0.100     2.517
new_n1480.out[0] (.names)                                                                                                             0.235     2.752
new_n1483_1.in[0] (.names)                                                                                                            0.430     3.182
new_n1483_1.out[0] (.names)                                                                                                           0.235     3.417
new_n1491.in[0] (.names)                                                                                                              0.469     3.886
new_n1491.out[0] (.names)                                                                                                             0.261     4.147
new_n1499_1.in[2] (.names)                                                                                                            0.100     4.247
new_n1499_1.out[0] (.names)                                                                                                           0.261     4.508
new_n1505.in[0] (.names)                                                                                                              0.100     4.608
new_n1505.out[0] (.names)                                                                                                             0.235     4.843
new_n1515.in[0] (.names)                                                                                                              0.338     5.181
new_n1515.out[0] (.names)                                                                                                             0.261     5.442
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.542
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.803
new_n1529.in[0] (.names)                                                                                                              0.100     5.903
new_n1529.out[0] (.names)                                                                                                             0.235     6.138
new_n1534.in[0] (.names)                                                                                                              0.334     6.472
new_n1534.out[0] (.names)                                                                                                             0.235     6.707
new_n1533.in[1] (.names)                                                                                                              0.100     6.807
new_n1533.out[0] (.names)                                                                                                             0.261     7.068
n912.in[2] (.names)                                                                                                                   0.100     7.168
n912.out[0] (.names)                                                                                                                  0.235     7.403
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.403
data arrival time                                                                                                                               7.403

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.403
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.426


#Path 71
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1315.in[2] (.names)                                             1.201     7.155
n1315.out[0] (.names)                                            0.235     7.390
Uoutport~20.D[0] (.latch)                                        0.000     7.390
data arrival time                                                          7.390

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~20.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.413


#Path 72
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1235.in[2] (.names)                                             1.199     7.152
n1235.out[0] (.names)                                            0.235     7.387
Uoutport~0.D[0] (.latch)                                         0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~0.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 73
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1359.in[2] (.names)                                             1.199     7.152
n1359.out[0] (.names)                                            0.235     7.387
Uoutport~31.D[0] (.latch)                                        0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~31.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 74
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1355.in[2] (.names)                                             1.199     7.152
n1355.out[0] (.names)                                            0.235     7.387
Uoutport~30.D[0] (.latch)                                        0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~30.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 75
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1351.in[2] (.names)                                             1.199     7.152
n1351.out[0] (.names)                                            0.235     7.387
Uoutport~29.D[0] (.latch)                                        0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~29.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 76
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n974.in[2] (.names)                                              1.199     7.152
n974.out[0] (.names)                                             0.235     7.387
Xoutport~8.D[0] (.latch)                                         0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~8.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 77
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1611.in[2] (.names)                                             1.199     7.152
n1611.out[0] (.names)                                            0.235     7.387
Youtport~22.D[0] (.latch)                                        0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~22.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 78
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1239.in[2] (.names)                                             1.199     7.152
n1239.out[0] (.names)                                            0.235     7.387
Uoutport~1.D[0] (.latch)                                         0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~1.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 79
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1243.in[2] (.names)                                             1.199     7.152
n1243.out[0] (.names)                                            0.235     7.387
Uoutport~2.D[0] (.latch)                                         0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~2.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 80
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1247.in[2] (.names)                                             1.199     7.152
n1247.out[0] (.names)                                            0.235     7.387
Uoutport~3.D[0] (.latch)                                         0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~3.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 81
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1263.in[2] (.names)                                             1.199     7.152
n1263.out[0] (.names)                                            0.235     7.387
Uoutport~7.D[0] (.latch)                                         0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~7.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 82
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1627.in[2] (.names)                                             1.199     7.152
n1627.out[0] (.names)                                            0.235     7.387
Youtport~26.D[0] (.latch)                                        0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~26.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 83
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1615.in[2] (.names)                                             1.199     7.152
n1615.out[0] (.names)                                            0.235     7.387
Youtport~23.D[0] (.latch)                                        0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~23.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 84
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1619.in[2] (.names)                                             1.199     7.152
n1619.out[0] (.names)                                            0.235     7.387
Youtport~24.D[0] (.latch)                                        0.000     7.387
data arrival time                                                          7.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~24.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.411


#Path 85
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~0.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1436.in[3] (.names)                                                                                                              1.112     1.112
new_n1436.out[0] (.names)                                                                                                             0.235     1.347
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.447
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.708
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.808
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.043
new_n1432.in[2] (.names)                                                                                                              0.100     2.143
new_n1432.out[0] (.names)                                                                                                             0.235     2.378
new_n1431.in[2] (.names)                                                                                                              0.100     2.478
new_n1431.out[0] (.names)                                                                                                             0.261     2.739
new_n1430.in[0] (.names)                                                                                                              0.903     3.643
new_n1430.out[0] (.names)                                                                                                             0.261     3.904
new_n1429_1.in[5] (.names)                                                                                                            0.100     4.004
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.265
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.365
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.626
new_n1427.in[1] (.names)                                                                                                              0.100     4.726
new_n1427.out[0] (.names)                                                                                                             0.261     4.987
new_n1465.in[1] (.names)                                                                                                              0.732     5.719
new_n1465.out[0] (.names)                                                                                                             0.235     5.954
n897.in[0] (.names)                                                                                                                   1.195     7.149
n897.out[0] (.names)                                                                                                                  0.235     7.384
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.384
data arrival time                                                                                                                               7.384

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.384
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.408


#Path 86
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~0.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1436.in[3] (.names)                                                                                                              1.112     1.112
new_n1436.out[0] (.names)                                                                                                             0.235     1.347
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.447
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.708
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.808
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.043
new_n1432.in[2] (.names)                                                                                                              0.100     2.143
new_n1432.out[0] (.names)                                                                                                             0.235     2.378
new_n1431.in[2] (.names)                                                                                                              0.100     2.478
new_n1431.out[0] (.names)                                                                                                             0.261     2.739
new_n1430.in[0] (.names)                                                                                                              0.903     3.643
new_n1430.out[0] (.names)                                                                                                             0.261     3.904
new_n1429_1.in[5] (.names)                                                                                                            0.100     4.004
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.265
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.365
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.626
new_n1427.in[1] (.names)                                                                                                              0.100     4.726
new_n1427.out[0] (.names)                                                                                                             0.261     4.987
new_n1465.in[1] (.names)                                                                                                              0.732     5.719
new_n1465.out[0] (.names)                                                                                                             0.235     5.954
n882.in[0] (.names)                                                                                                                   1.195     7.149
n882.out[0] (.names)                                                                                                                  0.235     7.384
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     7.384
data arrival time                                                                                                                               7.384

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.384
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.408


#Path 87
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~0.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1436.in[3] (.names)                                                                                                              1.112     1.112
new_n1436.out[0] (.names)                                                                                                             0.235     1.347
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.447
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.708
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.808
new_n1433_1.out[0] (.names)                                                                                                           0.235     2.043
new_n1432.in[2] (.names)                                                                                                              0.100     2.143
new_n1432.out[0] (.names)                                                                                                             0.235     2.378
new_n1431.in[2] (.names)                                                                                                              0.100     2.478
new_n1431.out[0] (.names)                                                                                                             0.261     2.739
new_n1430.in[0] (.names)                                                                                                              0.903     3.643
new_n1430.out[0] (.names)                                                                                                             0.261     3.904
new_n1429_1.in[5] (.names)                                                                                                            0.100     4.004
new_n1429_1.out[0] (.names)                                                                                                           0.261     4.265
new_n1428_1.in[0] (.names)                                                                                                            0.100     4.365
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.626
new_n1427.in[1] (.names)                                                                                                              0.100     4.726
new_n1427.out[0] (.names)                                                                                                             0.261     4.987
new_n1465.in[1] (.names)                                                                                                              0.732     5.719
new_n1465.out[0] (.names)                                                                                                             0.235     5.954
n872.in[0] (.names)                                                                                                                   1.195     7.149
n872.out[0] (.names)                                                                                                                  0.235     7.384
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     7.384
data arrival time                                                                                                                               7.384

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.384
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.408


#Path 88
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1559.in[2] (.names)                                             1.190     7.144
n1559.out[0] (.names)                                            0.235     7.379
Youtport~9.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~9.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 89
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1555.in[2] (.names)                                             1.190     7.144
n1555.out[0] (.names)                                            0.235     7.379
Youtport~8.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~8.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 90
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1551.in[2] (.names)                                             1.190     7.144
n1551.out[0] (.names)                                            0.235     7.379
Youtport~7.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~7.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 91
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1543.in[2] (.names)                                             1.190     7.144
n1543.out[0] (.names)                                            0.235     7.379
Youtport~5.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~5.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 92
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1535.in[2] (.names)                                             1.190     7.144
n1535.out[0] (.names)                                            0.235     7.379
Youtport~3.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~3.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 93
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1531.in[2] (.names)                                             1.190     7.144
n1531.out[0] (.names)                                            0.235     7.379
Youtport~2.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~2.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 94
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1527.in[2] (.names)                                             1.190     7.144
n1527.out[0] (.names)                                            0.235     7.379
Youtport~1.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~1.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 95
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1523.in[2] (.names)                                             1.190     7.144
n1523.out[0] (.names)                                            0.235     7.379
Youtport~0.D[0] (.latch)                                         0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~0.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 96
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1591.in[2] (.names)                                             1.190     7.144
n1591.out[0] (.names)                                            0.235     7.379
Youtport~17.D[0] (.latch)                                        0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~17.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 97
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1563.in[2] (.names)                                             1.190     7.144
n1563.out[0] (.names)                                            0.235     7.379
Youtport~10.D[0] (.latch)                                        0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~10.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 98
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1567.in[2] (.names)                                             1.190     7.144
n1567.out[0] (.names)                                            0.235     7.379
Youtport~11.D[0] (.latch)                                        0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~11.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 99
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1571.in[2] (.names)                                             1.190     7.144
n1571.out[0] (.names)                                            0.235     7.379
Youtport~12.D[0] (.latch)                                        0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~12.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#Path 100
Startpoint: Aport~0.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~0.inpad[0] (.input)                                        0.000     0.000
new_n1436.in[3] (.names)                                         1.112     1.112
new_n1436.out[0] (.names)                                        0.235     1.347
new_n1434_1.in[0] (.names)                                       0.100     1.447
new_n1434_1.out[0] (.names)                                      0.261     1.708
new_n1433_1.in[0] (.names)                                       0.100     1.808
new_n1433_1.out[0] (.names)                                      0.235     2.043
new_n1432.in[2] (.names)                                         0.100     2.143
new_n1432.out[0] (.names)                                        0.235     2.378
new_n1431.in[2] (.names)                                         0.100     2.478
new_n1431.out[0] (.names)                                        0.261     2.739
new_n1430.in[0] (.names)                                         0.903     3.643
new_n1430.out[0] (.names)                                        0.261     3.904
new_n1429_1.in[5] (.names)                                       0.100     4.004
new_n1429_1.out[0] (.names)                                      0.261     4.265
new_n1428_1.in[0] (.names)                                       0.100     4.365
new_n1428_1.out[0] (.names)                                      0.261     4.626
new_n1427.in[1] (.names)                                         0.100     4.726
new_n1427.out[0] (.names)                                        0.261     4.987
new_n1465.in[1] (.names)                                         0.732     5.719
new_n1465.out[0] (.names)                                        0.235     5.954
n1575.in[2] (.names)                                             1.190     7.144
n1575.out[0] (.names)                                            0.235     7.379
Youtport~13.D[0] (.latch)                                        0.000     7.379
data arrival time                                                          7.379

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~13.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.379
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.402


#End of timing report
