// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_loop_height_pro (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        I_enh1_data_stream_0_V_dout,
        I_enh1_data_stream_0_V_empty_n,
        I_enh1_data_stream_0_V_read,
        img_1_data_stream_0_V_din,
        img_1_data_stream_0_V_full_n,
        img_1_data_stream_0_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state32 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] I_enh1_data_stream_0_V_dout;
input   I_enh1_data_stream_0_V_empty_n;
output   I_enh1_data_stream_0_V_read;
output  [15:0] img_1_data_stream_0_V_din;
input   img_1_data_stream_0_V_full_n;
output   img_1_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg I_enh1_data_stream_0_V_read;
reg img_1_data_stream_0_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    I_enh1_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln444_reg_3726;
reg   [0:0] and_ln118_reg_3735;
reg   [0:0] icmp_ln899_reg_3615;
reg   [0:0] icmp_ln887_reg_3606;
reg    img_1_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter28;
reg   [0:0] and_ln512_reg_3811;
reg   [0:0] and_ln512_reg_3811_pp0_iter27_reg;
reg   [8:0] t_V_4_reg_635;
wire   [0:0] icmp_ln443_fu_646_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_V_fu_652_p2;
reg   [8:0] i_V_reg_3601;
wire   [0:0] icmp_ln887_fu_658_p2;
wire   [0:0] xor_ln457_fu_664_p2;
reg   [0:0] xor_ln457_reg_3610;
wire   [0:0] icmp_ln899_fu_670_p2;
wire   [0:0] icmp_ln879_fu_676_p2;
reg   [0:0] icmp_ln879_reg_3620;
wire   [0:0] icmp_ln879_1_fu_682_p2;
reg   [0:0] icmp_ln879_1_reg_3624;
wire   [0:0] icmp_ln879_3_fu_688_p2;
reg   [0:0] icmp_ln879_3_reg_3628;
wire   [0:0] icmp_ln879_5_fu_694_p2;
reg   [0:0] icmp_ln879_5_reg_3632;
wire   [0:0] icmp_ln879_7_fu_700_p2;
reg   [0:0] icmp_ln879_7_reg_3636;
wire   [0:0] icmp_ln899_1_fu_706_p2;
reg   [0:0] icmp_ln899_1_reg_3640;
wire   [3:0] select_ln493_fu_734_p3;
reg   [3:0] select_ln493_reg_3652;
wire   [3:0] select_ln493_1_fu_760_p3;
reg   [3:0] select_ln493_1_reg_3657;
wire   [3:0] select_ln493_2_fu_786_p3;
reg   [3:0] select_ln493_2_reg_3662;
wire   [0:0] and_ln507_fu_824_p2;
reg   [0:0] and_ln507_reg_3667;
wire   [0:0] and_ln507_1_fu_836_p2;
reg   [0:0] and_ln507_1_reg_3672;
wire   [0:0] and_ln507_2_fu_848_p2;
reg   [0:0] and_ln507_2_reg_3681;
wire   [0:0] and_ln507_3_fu_860_p2;
reg   [0:0] and_ln507_3_reg_3686;
wire   [0:0] and_ln507_4_fu_872_p2;
reg   [0:0] and_ln507_4_reg_3691;
wire   [0:0] and_ln507_5_fu_884_p2;
reg   [0:0] and_ln507_5_reg_3696;
wire   [0:0] and_ln507_6_fu_896_p2;
reg   [0:0] and_ln507_6_reg_3701;
wire   [0:0] and_ln507_7_fu_908_p2;
reg   [0:0] and_ln507_7_reg_3706;
wire   [0:0] and_ln507_8_fu_920_p2;
reg   [0:0] and_ln507_8_reg_3711;
wire   [0:0] and_ln507_9_fu_932_p2;
reg   [0:0] and_ln507_9_reg_3716;
wire   [0:0] and_ln507_10_fu_944_p2;
reg   [0:0] and_ln507_10_reg_3721;
wire   [0:0] icmp_ln444_fu_954_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op278_read_state4;
reg    ap_predicate_op301_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
wire    ap_block_state30_pp0_stage0_iter27;
reg    ap_block_state31_pp0_stage0_iter28;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter4_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter5_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter6_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter7_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter8_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter9_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter10_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter11_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter12_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter13_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter14_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter15_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter16_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter17_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter18_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter19_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter20_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter21_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter22_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter23_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter24_reg;
reg   [0:0] icmp_ln444_reg_3726_pp0_iter25_reg;
wire   [8:0] j_V_fu_960_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln118_fu_1014_p2;
wire   [3:0] trunc_ln458_fu_1057_p1;
reg   [3:0] trunc_ln458_reg_3739;
wire   [0:0] or_ln457_fu_1061_p2;
reg   [0:0] or_ln457_reg_3744;
reg   [8:0] k_buf_0_val_9_addr_reg_3757;
reg   [8:0] k_buf_0_val_10_add_reg_3763;
reg   [8:0] k_buf_0_val_11_add_reg_3769;
reg   [8:0] k_buf_0_val_12_add_reg_3775;
reg   [8:0] k_buf_0_val_13_add_reg_3781;
reg   [8:0] k_buf_0_val_14_add_reg_3787;
reg   [8:0] k_buf_0_val_15_add_reg_3793;
reg   [8:0] k_buf_0_val_16_add_reg_3799;
reg   [8:0] k_buf_0_val_17_add_reg_3805;
wire   [0:0] and_ln512_fu_1066_p2;
reg   [0:0] and_ln512_reg_3811_pp0_iter1_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter2_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter3_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter4_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter5_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter6_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter7_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter8_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter9_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter10_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter11_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter12_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter13_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter14_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter15_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter16_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter17_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter18_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter19_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter20_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter21_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter22_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter23_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter24_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter25_reg;
reg   [0:0] and_ln512_reg_3811_pp0_iter26_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_261_reg_3815_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_262_reg_3822_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_263_reg_3829_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_264_reg_3835_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_265_reg_3841_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_266_reg_3847_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_267_reg_3853_pp0_iter25_reg;
reg   [15:0] src_kernel_win_0_va_270_reg_3859;
reg   [15:0] src_kernel_win_0_va_271_reg_3864;
wire   [15:0] src_kernel_win_0_va_326_fu_1160_p3;
reg   [15:0] src_kernel_win_0_va_326_reg_3870;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_326_reg_3870_pp0_iter25_reg;
wire   [15:0] src_kernel_win_0_va_319_fu_1513_p3;
reg   [15:0] src_kernel_win_0_va_319_reg_3875;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_319_reg_3875_pp0_iter22_reg;
wire   [15:0] src_kernel_win_0_va_320_fu_1543_p3;
reg   [15:0] src_kernel_win_0_va_320_reg_3881;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_320_reg_3881_pp0_iter18_reg;
wire   [15:0] src_kernel_win_0_va_321_fu_1571_p3;
reg   [15:0] src_kernel_win_0_va_321_reg_3888;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_321_reg_3888_pp0_iter15_reg;
wire   [15:0] src_kernel_win_0_va_322_fu_1599_p3;
reg   [15:0] src_kernel_win_0_va_322_reg_3895;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_322_reg_3895_pp0_iter11_reg;
wire   [15:0] src_kernel_win_0_va_323_fu_1627_p3;
reg   [15:0] src_kernel_win_0_va_323_reg_3902;
reg   [15:0] src_kernel_win_0_va_323_reg_3902_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_323_reg_3902_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_323_reg_3902_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_323_reg_3902_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_323_reg_3902_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_323_reg_3902_pp0_iter7_reg;
wire   [15:0] src_kernel_win_0_va_324_fu_1655_p3;
reg   [15:0] src_kernel_win_0_va_324_reg_3909;
wire   [15:0] select_ln162_1_fu_1713_p3;
reg   [15:0] select_ln162_1_reg_3914;
wire   [0:0] icmp_ln162_2_fu_1721_p2;
reg   [0:0] icmp_ln162_2_reg_3919;
reg   [15:0] src_kernel_win_0_va_373_reg_3924;
reg   [15:0] src_kernel_win_0_va_373_reg_3924_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_373_reg_3924_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_374_reg_3930;
reg   [15:0] src_kernel_win_0_va_374_reg_3930_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_375_reg_3936;
reg   [15:0] src_kernel_win_0_va_375_reg_3936_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_376_reg_3942;
reg   [15:0] src_kernel_win_0_va_376_reg_3942_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_377_reg_3948;
reg   [15:0] src_kernel_win_0_va_378_reg_3954;
wire   [15:0] select_ln162_4_fu_1839_p3;
reg   [15:0] select_ln162_4_reg_3960;
wire   [15:0] select_ln162_6_fu_1914_p3;
reg   [15:0] select_ln162_6_reg_3966;
wire   [0:0] icmp_ln162_7_fu_1921_p2;
reg   [0:0] icmp_ln162_7_reg_3971;
wire   [15:0] select_ln162_9_fu_1948_p3;
reg   [15:0] select_ln162_9_reg_3976;
reg   [15:0] src_kernel_win_0_va_365_reg_3982;
reg   [15:0] src_kernel_win_0_va_365_reg_3982_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_365_reg_3982_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_366_reg_3988;
reg   [15:0] src_kernel_win_0_va_366_reg_3988_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_366_reg_3988_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_367_reg_3994;
reg   [15:0] src_kernel_win_0_va_367_reg_3994_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_368_reg_4000;
reg   [15:0] src_kernel_win_0_va_368_reg_4000_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_369_reg_4006;
reg   [15:0] src_kernel_win_0_va_370_reg_4012;
reg   [15:0] src_kernel_win_0_va_371_reg_4018;
wire   [15:0] select_ln162_11_fu_1995_p3;
reg   [15:0] select_ln162_11_reg_4023;
wire   [0:0] icmp_ln162_12_fu_2003_p2;
reg   [0:0] icmp_ln162_12_reg_4028;
wire   [15:0] select_ln162_14_fu_2091_p3;
reg   [15:0] select_ln162_14_reg_4033;
wire   [15:0] select_ln162_16_fu_2113_p3;
reg   [15:0] select_ln162_16_reg_4039;
wire   [0:0] icmp_ln162_17_fu_2120_p2;
reg   [0:0] icmp_ln162_17_reg_4044;
wire   [15:0] select_ln162_19_fu_2147_p3;
reg   [15:0] select_ln162_19_reg_4049;
reg   [15:0] src_kernel_win_0_va_357_reg_4055;
reg   [15:0] src_kernel_win_0_va_357_reg_4055_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_357_reg_4055_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_358_reg_4061;
reg   [15:0] src_kernel_win_0_va_358_reg_4061_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_359_reg_4067;
reg   [15:0] src_kernel_win_0_va_359_reg_4067_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_360_reg_4073;
reg   [15:0] src_kernel_win_0_va_361_reg_4079;
reg   [15:0] src_kernel_win_0_va_362_reg_4085;
wire   [15:0] select_ln162_21_fu_2196_p3;
reg   [15:0] select_ln162_21_reg_4090;
wire   [0:0] icmp_ln162_22_fu_2204_p2;
reg   [0:0] icmp_ln162_22_reg_4095;
wire   [15:0] select_ln162_24_fu_2292_p3;
reg   [15:0] select_ln162_24_reg_4100;
wire   [15:0] select_ln162_26_fu_2314_p3;
reg   [15:0] select_ln162_26_reg_4106;
wire   [0:0] icmp_ln162_27_fu_2321_p2;
reg   [0:0] icmp_ln162_27_reg_4111;
reg   [15:0] src_kernel_win_0_va_348_reg_4116;
reg   [15:0] src_kernel_win_0_va_348_reg_4116_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_348_reg_4116_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_349_reg_4122;
reg   [15:0] src_kernel_win_0_va_349_reg_4122_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_349_reg_4122_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_350_reg_4128;
reg   [15:0] src_kernel_win_0_va_350_reg_4128_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_351_reg_4134;
reg   [15:0] src_kernel_win_0_va_351_reg_4134_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_352_reg_4140;
reg   [15:0] src_kernel_win_0_va_352_reg_4140_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_353_reg_4146;
reg   [15:0] src_kernel_win_0_va_354_reg_4152;
wire   [15:0] select_ln162_29_fu_2373_p3;
reg   [15:0] select_ln162_29_reg_4158;
wire   [15:0] select_ln162_31_fu_2456_p3;
reg   [15:0] select_ln162_31_reg_4164;
wire   [0:0] icmp_ln162_32_fu_2463_p2;
reg   [0:0] icmp_ln162_32_reg_4169;
wire   [15:0] select_ln162_34_fu_2490_p3;
reg   [15:0] select_ln162_34_reg_4174;
wire   [15:0] select_ln162_36_fu_2512_p3;
reg   [15:0] select_ln162_36_reg_4180;
wire   [0:0] icmp_ln162_37_fu_2519_p2;
reg   [0:0] icmp_ln162_37_reg_4185;
reg   [15:0] src_kernel_win_0_va_340_reg_4190;
reg   [15:0] src_kernel_win_0_va_340_reg_4190_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_340_reg_4190_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_341_reg_4196;
reg   [15:0] src_kernel_win_0_va_341_reg_4196_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_342_reg_4202;
reg   [15:0] src_kernel_win_0_va_342_reg_4202_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_343_reg_4208;
reg   [15:0] src_kernel_win_0_va_343_reg_4208_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_344_reg_4214;
reg   [15:0] src_kernel_win_0_va_345_reg_4220;
wire   [15:0] select_ln162_39_fu_2573_p3;
reg   [15:0] select_ln162_39_reg_4226;
wire   [15:0] select_ln162_41_fu_2656_p3;
reg   [15:0] select_ln162_41_reg_4232;
wire   [0:0] icmp_ln162_42_fu_2663_p2;
reg   [0:0] icmp_ln162_42_reg_4237;
wire   [15:0] select_ln162_44_fu_2690_p3;
reg   [15:0] select_ln162_44_reg_4242;
wire   [15:0] select_ln162_46_fu_2712_p3;
reg   [15:0] select_ln162_46_reg_4248;
reg   [15:0] src_kernel_win_0_va_327_reg_4254;
reg   [15:0] src_kernel_win_0_va_327_reg_4254_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_334_reg_4260;
reg   [15:0] src_kernel_win_0_va_334_reg_4260_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_335_reg_4266;
reg   [15:0] src_kernel_win_0_va_336_reg_4272;
reg   [15:0] src_kernel_win_0_va_337_reg_4278;
wire   [15:0] select_ln162_48_fu_2758_p3;
reg   [15:0] select_ln162_48_reg_4283;
wire   [0:0] icmp_ln162_49_fu_2766_p2;
reg   [0:0] icmp_ln162_49_reg_4288;
wire   [15:0] select_ln162_51_fu_2846_p3;
reg   [15:0] select_ln162_51_reg_4293;
wire   [15:0] select_ln162_53_fu_2868_p3;
reg   [15:0] select_ln162_53_reg_4299;
wire   [0:0] icmp_ln162_54_fu_2875_p2;
reg   [0:0] icmp_ln162_54_reg_4304;
wire   [15:0] select_ln162_56_fu_2906_p3;
reg   [15:0] select_ln162_56_reg_4309;
wire   [15:0] select_ln162_58_fu_2933_p3;
reg   [15:0] select_ln162_58_reg_4315;
wire   [0:0] icmp_ln162_59_fu_2940_p2;
reg   [0:0] icmp_ln162_59_reg_4320;
wire   [15:0] select_ln162_61_fu_2967_p3;
reg   [15:0] select_ln162_61_reg_4325;
reg   [15:0] src_kernel_win_0_va_329_reg_4331;
reg   [15:0] src_kernel_win_0_va_329_reg_4331_pp0_iter27_reg;
reg   [15:0] src_kernel_win_0_va_330_reg_4337;
reg   [15:0] src_kernel_win_0_va_331_reg_4343;
reg   [15:0] src_kernel_win_0_va_332_reg_4349;
wire   [15:0] select_ln162_63_fu_3005_p3;
reg   [15:0] select_ln162_63_reg_4354;
wire   [0:0] icmp_ln162_64_fu_3013_p2;
reg   [0:0] icmp_ln162_64_reg_4359;
wire   [15:0] select_ln162_66_fu_3085_p3;
reg   [15:0] select_ln162_66_reg_4364;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
wire   [8:0] k_buf_0_val_16_address0;
reg    k_buf_0_val_16_ce0;
wire   [15:0] k_buf_0_val_16_q0;
wire   [8:0] k_buf_0_val_16_address1;
reg    k_buf_0_val_16_ce1;
reg    k_buf_0_val_16_we1;
reg   [15:0] k_buf_0_val_16_d1;
wire   [8:0] k_buf_0_val_15_address0;
reg    k_buf_0_val_15_ce0;
wire   [15:0] k_buf_0_val_15_q0;
wire   [8:0] k_buf_0_val_15_address1;
reg    k_buf_0_val_15_ce1;
reg    k_buf_0_val_15_we1;
reg   [15:0] k_buf_0_val_15_d1;
wire   [8:0] k_buf_0_val_14_address0;
reg    k_buf_0_val_14_ce0;
wire   [15:0] k_buf_0_val_14_q0;
wire   [8:0] k_buf_0_val_14_address1;
reg    k_buf_0_val_14_ce1;
reg    k_buf_0_val_14_we1;
reg   [15:0] k_buf_0_val_14_d1;
wire   [8:0] k_buf_0_val_13_address0;
reg    k_buf_0_val_13_ce0;
wire   [15:0] k_buf_0_val_13_q0;
wire   [8:0] k_buf_0_val_13_address1;
reg    k_buf_0_val_13_ce1;
reg    k_buf_0_val_13_we1;
reg   [15:0] k_buf_0_val_13_d1;
wire   [8:0] k_buf_0_val_12_address0;
reg    k_buf_0_val_12_ce0;
wire   [15:0] k_buf_0_val_12_q0;
wire   [8:0] k_buf_0_val_12_address1;
reg    k_buf_0_val_12_ce1;
reg    k_buf_0_val_12_we1;
reg   [15:0] k_buf_0_val_12_d1;
wire   [8:0] k_buf_0_val_11_address0;
reg    k_buf_0_val_11_ce0;
wire   [15:0] k_buf_0_val_11_q0;
wire   [8:0] k_buf_0_val_11_address1;
reg    k_buf_0_val_11_ce1;
reg    k_buf_0_val_11_we1;
reg   [15:0] k_buf_0_val_11_d1;
wire   [8:0] k_buf_0_val_10_address0;
reg    k_buf_0_val_10_ce0;
wire   [15:0] k_buf_0_val_10_q0;
wire   [8:0] k_buf_0_val_10_address1;
reg    k_buf_0_val_10_ce1;
reg    k_buf_0_val_10_we1;
reg   [15:0] k_buf_0_val_10_d1;
wire   [8:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
wire   [15:0] k_buf_0_val_9_q0;
wire   [8:0] k_buf_0_val_9_address1;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
wire   [8:0] k_buf_0_val_17_address0;
reg    k_buf_0_val_17_ce0;
wire   [15:0] k_buf_0_val_17_q0;
wire   [8:0] k_buf_0_val_17_address1;
reg    k_buf_0_val_17_ce1;
reg    k_buf_0_val_17_we1;
reg   [15:0] k_buf_0_val_17_d1;
reg   [8:0] t_V_reg_624;
reg    ap_block_state1;
wire    ap_CS_fsm_state32;
wire   [63:0] empty_587_fu_1044_p1;
reg   [15:0] src_kernel_win_0_va_fu_114;
reg   [15:0] src_kernel_win_0_va_196_fu_118;
reg   [15:0] src_kernel_win_0_va_197_fu_122;
reg   [15:0] src_kernel_win_0_va_198_fu_126;
reg   [15:0] src_kernel_win_0_va_199_fu_130;
reg   [15:0] src_kernel_win_0_va_200_fu_134;
reg   [15:0] src_kernel_win_0_va_201_fu_138;
reg   [15:0] src_kernel_win_0_va_202_fu_142;
reg   [15:0] src_kernel_win_0_va_203_fu_146;
reg   [15:0] src_kernel_win_0_va_204_fu_150;
reg   [15:0] src_kernel_win_0_va_205_fu_154;
reg   [15:0] src_kernel_win_0_va_206_fu_158;
reg   [15:0] src_kernel_win_0_va_207_fu_162;
reg   [15:0] src_kernel_win_0_va_208_fu_166;
reg   [15:0] src_kernel_win_0_va_209_fu_170;
wire   [15:0] src_kernel_win_0_va_318_fu_1483_p3;
reg   [15:0] src_kernel_win_0_va_210_fu_174;
reg   [15:0] src_kernel_win_0_va_211_fu_178;
reg   [15:0] src_kernel_win_0_va_212_fu_182;
reg   [15:0] src_kernel_win_0_va_213_fu_186;
reg   [15:0] src_kernel_win_0_va_214_fu_190;
reg   [15:0] src_kernel_win_0_va_215_fu_194;
reg   [15:0] src_kernel_win_0_va_216_fu_198;
reg   [15:0] src_kernel_win_0_va_217_fu_202;
reg   [15:0] src_kernel_win_0_va_218_fu_206;
reg   [15:0] src_kernel_win_0_va_219_fu_210;
reg   [15:0] src_kernel_win_0_va_220_fu_214;
reg   [15:0] src_kernel_win_0_va_221_fu_218;
reg   [15:0] src_kernel_win_0_va_222_fu_222;
reg   [15:0] src_kernel_win_0_va_223_fu_226;
reg   [15:0] src_kernel_win_0_va_224_fu_230;
reg   [15:0] src_kernel_win_0_va_225_fu_234;
reg   [15:0] src_kernel_win_0_va_226_fu_238;
reg   [15:0] src_kernel_win_0_va_227_fu_242;
reg   [15:0] src_kernel_win_0_va_228_fu_246;
reg   [15:0] src_kernel_win_0_va_229_fu_250;
reg   [15:0] src_kernel_win_0_va_230_fu_254;
reg   [15:0] src_kernel_win_0_va_231_fu_258;
reg   [15:0] src_kernel_win_0_va_232_fu_262;
reg   [15:0] src_kernel_win_0_va_233_fu_266;
reg   [15:0] src_kernel_win_0_va_234_fu_270;
reg   [15:0] src_kernel_win_0_va_235_fu_274;
reg   [15:0] src_kernel_win_0_va_236_fu_278;
reg   [15:0] src_kernel_win_0_va_237_fu_282;
reg   [15:0] src_kernel_win_0_va_238_fu_286;
reg   [15:0] src_kernel_win_0_va_239_fu_290;
reg   [15:0] src_kernel_win_0_va_240_fu_294;
reg   [15:0] src_kernel_win_0_va_241_fu_298;
reg   [15:0] src_kernel_win_0_va_242_fu_302;
reg   [15:0] src_kernel_win_0_va_243_fu_306;
reg   [15:0] src_kernel_win_0_va_244_fu_310;
reg   [15:0] src_kernel_win_0_va_245_fu_314;
reg   [15:0] src_kernel_win_0_va_246_fu_318;
reg   [15:0] src_kernel_win_0_va_247_fu_322;
reg   [15:0] src_kernel_win_0_va_248_fu_326;
reg   [15:0] src_kernel_win_0_va_249_fu_330;
reg   [15:0] src_kernel_win_0_va_250_fu_334;
reg   [15:0] src_kernel_win_0_va_251_fu_338;
reg   [15:0] src_kernel_win_0_va_252_fu_342;
reg   [15:0] src_kernel_win_0_va_253_fu_346;
reg   [15:0] src_kernel_win_0_va_254_fu_350;
reg   [15:0] src_kernel_win_0_va_255_fu_354;
reg   [15:0] src_kernel_win_0_va_256_fu_358;
reg   [15:0] src_kernel_win_0_va_257_fu_362;
reg   [15:0] src_kernel_win_0_va_258_fu_366;
reg   [15:0] src_kernel_win_0_va_259_fu_370;
wire   [15:0] src_kernel_win_0_va_325_fu_1683_p3;
reg   [15:0] src_kernel_win_0_va_260_fu_374;
reg   [15:0] right_border_buf_0_s_fu_378;
wire   [15:0] col_buf_0_val_8_0_fu_1408_p3;
reg   [15:0] right_border_buf_0_18_fu_382;
wire   [15:0] col_buf_0_val_7_0_fu_1377_p3;
reg   [15:0] right_border_buf_0_19_fu_386;
wire   [15:0] col_buf_0_val_6_0_fu_1346_p3;
reg   [15:0] right_border_buf_0_20_fu_390;
wire   [15:0] col_buf_0_val_5_0_fu_1315_p3;
reg   [15:0] right_border_buf_0_21_fu_394;
wire   [15:0] col_buf_0_val_4_0_fu_1284_p3;
reg   [15:0] right_border_buf_0_22_fu_398;
wire   [15:0] col_buf_0_val_3_0_fu_1253_p3;
reg   [15:0] right_border_buf_0_23_fu_402;
wire   [15:0] col_buf_0_val_2_0_fu_1222_p3;
reg   [15:0] right_border_buf_0_24_fu_406;
wire   [15:0] col_buf_0_val_1_0_fu_1191_p3;
reg   [15:0] right_border_buf_0_25_fu_410;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln506_fu_716_p2;
wire   [3:0] trunc_ln506_fu_712_p1;
wire   [0:0] icmp_ln118_2_fu_722_p2;
wire   [3:0] xor_ln493_fu_728_p2;
wire   [8:0] add_ln506_1_fu_742_p2;
wire   [0:0] icmp_ln118_3_fu_748_p2;
wire   [3:0] sub_ln493_fu_754_p2;
wire   [8:0] add_ln506_2_fu_768_p2;
wire   [0:0] icmp_ln118_fu_774_p2;
wire   [3:0] sub_ln493_1_fu_780_p2;
wire   [0:0] icmp_ln507_fu_818_p2;
wire   [0:0] icmp_ln507_1_fu_830_p2;
wire   [0:0] icmp_ln507_2_fu_842_p2;
wire   [3:0] sub_ln493_2_fu_794_p2;
wire   [0:0] icmp_ln507_3_fu_854_p2;
wire   [0:0] icmp_ln507_4_fu_866_p2;
wire   [3:0] sub_ln493_3_fu_800_p2;
wire   [0:0] icmp_ln507_5_fu_878_p2;
wire   [0:0] icmp_ln507_6_fu_890_p2;
wire   [3:0] sub_ln493_4_fu_806_p2;
wire   [0:0] icmp_ln507_7_fu_902_p2;
wire   [0:0] icmp_ln507_8_fu_914_p2;
wire   [3:0] sub_ln493_5_fu_812_p2;
wire   [0:0] icmp_ln507_9_fu_926_p2;
wire   [0:0] icmp_ln507_10_fu_938_p2;
wire   [5:0] tmp_fu_966_p4;
wire   [9:0] zext_ln444_fu_950_p1;
wire   [9:0] ImagLoc_x_fu_982_p2;
wire   [0:0] tmp_73_fu_994_p3;
wire   [0:0] icmp_ln118_1_fu_1008_p2;
wire   [0:0] xor_ln118_fu_1002_p2;
wire   [0:0] tmp_74_fu_1020_p3;
wire   [8:0] add_ln451_1_fu_988_p2;
wire   [8:0] select_ln121_fu_1028_p3;
wire   [8:0] x_fu_1036_p3;
wire   [0:0] icmp_ln891_fu_976_p2;
wire   [3:0] xor_ln493_1_fu_1131_p2;
wire   [15:0] tmp_18_fu_1136_p11;
wire   [15:0] tmp_19_fu_1167_p11;
wire   [15:0] tmp_20_fu_1198_p11;
wire   [15:0] tmp_21_fu_1229_p11;
wire   [15:0] tmp_22_fu_1260_p11;
wire   [15:0] tmp_23_fu_1291_p11;
wire   [15:0] tmp_24_fu_1322_p11;
wire   [15:0] tmp_25_fu_1353_p11;
wire   [15:0] tmp_26_fu_1384_p11;
wire   [15:0] tmp_27_fu_1460_p11;
wire   [15:0] tmp_28_fu_1490_p11;
wire   [15:0] tmp_29_fu_1520_p11;
wire   [15:0] select_ln507_fu_1550_p3;
wire   [15:0] select_ln507_1_fu_1557_p3;
wire   [15:0] select_ln899_fu_1564_p3;
wire   [15:0] select_ln507_3_fu_1578_p3;
wire   [15:0] select_ln507_4_fu_1585_p3;
wire   [15:0] select_ln899_1_fu_1592_p3;
wire   [15:0] select_ln507_6_fu_1606_p3;
wire   [15:0] select_ln507_7_fu_1613_p3;
wire   [15:0] select_ln899_2_fu_1620_p3;
wire   [15:0] select_ln507_9_fu_1634_p3;
wire   [15:0] select_ln507_10_fu_1641_p3;
wire   [15:0] select_ln899_3_fu_1648_p3;
wire   [15:0] select_ln507_12_fu_1662_p3;
wire   [15:0] select_ln507_13_fu_1669_p3;
wire   [15:0] select_ln899_4_fu_1676_p3;
wire   [0:0] icmp_ln162_fu_1693_p2;
wire   [15:0] select_ln162_fu_1699_p3;
wire   [0:0] icmp_ln162_1_fu_1707_p2;
wire   [15:0] select_ln162_2_fu_1816_p3;
wire   [0:0] icmp_ln162_3_fu_1821_p2;
wire   [15:0] select_ln162_3_fu_1826_p3;
wire   [0:0] icmp_ln162_4_fu_1833_p2;
wire   [0:0] icmp_ln162_5_fu_1899_p2;
wire   [15:0] select_ln162_5_fu_1903_p3;
wire   [0:0] icmp_ln162_6_fu_1909_p2;
wire   [15:0] select_ln162_7_fu_1926_p3;
wire   [0:0] icmp_ln162_8_fu_1931_p2;
wire   [15:0] select_ln162_8_fu_1936_p3;
wire   [0:0] icmp_ln162_9_fu_1943_p2;
wire   [0:0] icmp_ln162_10_fu_1979_p2;
wire   [15:0] select_ln162_10_fu_1983_p3;
wire   [0:0] icmp_ln162_11_fu_1989_p2;
wire   [15:0] select_ln162_12_fu_2069_p3;
wire   [0:0] icmp_ln162_13_fu_2074_p2;
wire   [15:0] select_ln162_13_fu_2079_p3;
wire   [0:0] icmp_ln162_14_fu_2086_p2;
wire   [0:0] icmp_ln162_15_fu_2098_p2;
wire   [15:0] select_ln162_15_fu_2102_p3;
wire   [0:0] icmp_ln162_16_fu_2108_p2;
wire   [15:0] select_ln162_17_fu_2125_p3;
wire   [0:0] icmp_ln162_18_fu_2130_p2;
wire   [15:0] select_ln162_18_fu_2135_p3;
wire   [0:0] icmp_ln162_19_fu_2142_p2;
wire   [0:0] icmp_ln162_20_fu_2178_p2;
wire   [15:0] select_ln162_20_fu_2183_p3;
wire   [0:0] icmp_ln162_21_fu_2190_p2;
wire   [15:0] select_ln162_22_fu_2270_p3;
wire   [0:0] icmp_ln162_23_fu_2275_p2;
wire   [15:0] select_ln162_23_fu_2280_p3;
wire   [0:0] icmp_ln162_24_fu_2287_p2;
wire   [0:0] icmp_ln162_25_fu_2299_p2;
wire   [15:0] select_ln162_25_fu_2303_p3;
wire   [0:0] icmp_ln162_26_fu_2309_p2;
wire   [15:0] select_ln162_27_fu_2350_p3;
wire   [0:0] icmp_ln162_28_fu_2355_p2;
wire   [15:0] select_ln162_28_fu_2360_p3;
wire   [0:0] icmp_ln162_29_fu_2367_p2;
wire   [0:0] icmp_ln162_30_fu_2441_p2;
wire   [15:0] select_ln162_30_fu_2445_p3;
wire   [0:0] icmp_ln162_31_fu_2451_p2;
wire   [15:0] select_ln162_32_fu_2468_p3;
wire   [0:0] icmp_ln162_33_fu_2473_p2;
wire   [15:0] select_ln162_33_fu_2478_p3;
wire   [0:0] icmp_ln162_34_fu_2485_p2;
wire   [0:0] icmp_ln162_35_fu_2497_p2;
wire   [15:0] select_ln162_35_fu_2501_p3;
wire   [0:0] icmp_ln162_36_fu_2507_p2;
wire   [15:0] select_ln162_37_fu_2548_p3;
wire   [0:0] icmp_ln162_38_fu_2553_p2;
wire   [15:0] select_ln162_38_fu_2559_p3;
wire   [0:0] icmp_ln162_39_fu_2567_p2;
wire   [0:0] icmp_ln162_40_fu_2641_p2;
wire   [15:0] select_ln162_40_fu_2645_p3;
wire   [0:0] icmp_ln162_41_fu_2651_p2;
wire   [15:0] select_ln162_42_fu_2668_p3;
wire   [0:0] icmp_ln162_43_fu_2673_p2;
wire   [15:0] select_ln162_43_fu_2678_p3;
wire   [0:0] icmp_ln162_44_fu_2685_p2;
wire   [0:0] icmp_ln162_45_fu_2697_p2;
wire   [15:0] select_ln162_45_fu_2701_p3;
wire   [0:0] icmp_ln162_46_fu_2707_p2;
wire   [0:0] icmp_ln162_47_fu_2740_p2;
wire   [15:0] select_ln162_47_fu_2745_p3;
wire   [0:0] icmp_ln162_48_fu_2752_p2;
wire   [15:0] select_ln162_49_fu_2824_p3;
wire   [0:0] icmp_ln162_50_fu_2829_p2;
wire   [15:0] select_ln162_50_fu_2834_p3;
wire   [0:0] icmp_ln162_51_fu_2841_p2;
wire   [0:0] icmp_ln162_52_fu_2853_p2;
wire   [15:0] select_ln162_52_fu_2857_p3;
wire   [0:0] icmp_ln162_53_fu_2863_p2;
wire   [15:0] select_ln162_54_fu_2883_p3;
wire   [0:0] icmp_ln162_55_fu_2888_p2;
wire   [15:0] select_ln162_55_fu_2893_p3;
wire   [0:0] icmp_ln162_56_fu_2900_p2;
wire   [0:0] icmp_ln162_57_fu_2918_p2;
wire   [15:0] select_ln162_57_fu_2922_p3;
wire   [0:0] icmp_ln162_58_fu_2928_p2;
wire   [15:0] select_ln162_59_fu_2945_p3;
wire   [0:0] icmp_ln162_60_fu_2950_p2;
wire   [15:0] select_ln162_60_fu_2955_p3;
wire   [0:0] icmp_ln162_61_fu_2962_p2;
wire   [0:0] icmp_ln162_62_fu_2989_p2;
wire   [15:0] select_ln162_62_fu_2993_p3;
wire   [0:0] icmp_ln162_63_fu_2999_p2;
wire   [15:0] select_ln162_64_fu_3063_p3;
wire   [0:0] icmp_ln162_65_fu_3068_p2;
wire   [15:0] select_ln162_65_fu_3073_p3;
wire   [0:0] icmp_ln162_66_fu_3080_p2;
wire   [0:0] icmp_ln162_67_fu_3092_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_196;
reg    ap_enable_state3_pp0_iter0_stage0;
reg    ap_enable_operation_250;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op291_store_state4;
reg    ap_enable_operation_291;
reg    ap_predicate_op302_store_state4;
reg    ap_enable_operation_302;
reg    ap_enable_operation_198;
reg    ap_enable_operation_254;
reg    ap_predicate_op289_store_state4;
reg    ap_enable_operation_289;
reg    ap_predicate_op300_store_state4;
reg    ap_enable_operation_300;
reg    ap_enable_operation_200;
reg    ap_enable_operation_257;
reg    ap_predicate_op287_store_state4;
reg    ap_enable_operation_287;
reg    ap_predicate_op299_store_state4;
reg    ap_enable_operation_299;
reg    ap_enable_operation_202;
reg    ap_enable_operation_260;
reg    ap_predicate_op285_store_state4;
reg    ap_enable_operation_285;
reg    ap_predicate_op298_store_state4;
reg    ap_enable_operation_298;
reg    ap_enable_operation_204;
reg    ap_enable_operation_263;
reg    ap_predicate_op283_store_state4;
reg    ap_enable_operation_283;
reg    ap_predicate_op297_store_state4;
reg    ap_enable_operation_297;
reg    ap_enable_operation_206;
reg    ap_enable_operation_266;
reg    ap_predicate_op282_store_state4;
reg    ap_enable_operation_282;
reg    ap_predicate_op296_store_state4;
reg    ap_enable_operation_296;
reg    ap_enable_operation_208;
reg    ap_enable_operation_269;
reg    ap_predicate_op281_store_state4;
reg    ap_enable_operation_281;
reg    ap_predicate_op295_store_state4;
reg    ap_enable_operation_295;
reg    ap_enable_operation_210;
reg    ap_enable_operation_272;
reg    ap_predicate_op280_store_state4;
reg    ap_enable_operation_280;
reg    ap_predicate_op294_store_state4;
reg    ap_enable_operation_294;
reg    ap_enable_operation_212;
reg    ap_enable_operation_275;
reg    ap_predicate_op279_store_state4;
reg    ap_enable_operation_279;
reg    ap_predicate_op293_store_state4;
reg    ap_enable_operation_293;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2830;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
end

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_16_address0),
    .ce0(k_buf_0_val_16_ce0),
    .q0(k_buf_0_val_16_q0),
    .address1(k_buf_0_val_16_address1),
    .ce1(k_buf_0_val_16_ce1),
    .we1(k_buf_0_val_16_we1),
    .d1(k_buf_0_val_16_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_15_address0),
    .ce0(k_buf_0_val_15_ce0),
    .q0(k_buf_0_val_15_q0),
    .address1(k_buf_0_val_15_address1),
    .ce1(k_buf_0_val_15_ce1),
    .we1(k_buf_0_val_15_we1),
    .d1(k_buf_0_val_15_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_14_address0),
    .ce0(k_buf_0_val_14_ce0),
    .q0(k_buf_0_val_14_q0),
    .address1(k_buf_0_val_14_address1),
    .ce1(k_buf_0_val_14_ce1),
    .we1(k_buf_0_val_14_we1),
    .d1(k_buf_0_val_14_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_13_address0),
    .ce0(k_buf_0_val_13_ce0),
    .q0(k_buf_0_val_13_q0),
    .address1(k_buf_0_val_13_address1),
    .ce1(k_buf_0_val_13_ce1),
    .we1(k_buf_0_val_13_we1),
    .d1(k_buf_0_val_13_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_12_address0),
    .ce0(k_buf_0_val_12_ce0),
    .q0(k_buf_0_val_12_q0),
    .address1(k_buf_0_val_12_address1),
    .ce1(k_buf_0_val_12_ce1),
    .we1(k_buf_0_val_12_we1),
    .d1(k_buf_0_val_12_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_11_address0),
    .ce0(k_buf_0_val_11_ce0),
    .q0(k_buf_0_val_11_q0),
    .address1(k_buf_0_val_11_address1),
    .ce1(k_buf_0_val_11_ce1),
    .we1(k_buf_0_val_11_we1),
    .d1(k_buf_0_val_11_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_10_address0),
    .ce0(k_buf_0_val_10_ce0),
    .q0(k_buf_0_val_10_q0),
    .address1(k_buf_0_val_10_address1),
    .ce1(k_buf_0_val_10_ce1),
    .we1(k_buf_0_val_10_we1),
    .d1(k_buf_0_val_10_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_address1),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(I_enh1_data_stream_0_V_dout)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_17_address0),
    .ce0(k_buf_0_val_17_ce0),
    .q0(k_buf_0_val_17_q0),
    .address1(k_buf_0_val_17_address1),
    .ce1(k_buf_0_val_17_ce1),
    .we1(k_buf_0_val_17_we1),
    .d1(k_buf_0_val_17_d1)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U97(
    .din0(right_border_buf_0_25_fu_410),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_18_fu_1136_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U98(
    .din0(right_border_buf_0_24_fu_406),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_19_fu_1167_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U99(
    .din0(right_border_buf_0_23_fu_402),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_20_fu_1198_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U100(
    .din0(right_border_buf_0_22_fu_398),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_21_fu_1229_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U101(
    .din0(right_border_buf_0_21_fu_394),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_22_fu_1260_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U102(
    .din0(right_border_buf_0_20_fu_390),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_23_fu_1291_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U103(
    .din0(right_border_buf_0_19_fu_386),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_24_fu_1322_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U104(
    .din0(right_border_buf_0_18_fu_382),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_25_fu_1353_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U105(
    .din0(right_border_buf_0_s_fu_378),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1131_p2),
    .dout(tmp_26_fu_1384_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U106(
    .din0(src_kernel_win_0_va_326_fu_1160_p3),
    .din1(col_buf_0_val_1_0_fu_1191_p3),
    .din2(col_buf_0_val_2_0_fu_1222_p3),
    .din3(col_buf_0_val_3_0_fu_1253_p3),
    .din4(col_buf_0_val_4_0_fu_1284_p3),
    .din5(col_buf_0_val_5_0_fu_1315_p3),
    .din6(col_buf_0_val_6_0_fu_1346_p3),
    .din7(col_buf_0_val_7_0_fu_1377_p3),
    .din8(col_buf_0_val_8_0_fu_1408_p3),
    .din9(select_ln493_reg_3652),
    .dout(tmp_27_fu_1460_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U107(
    .din0(src_kernel_win_0_va_326_fu_1160_p3),
    .din1(col_buf_0_val_1_0_fu_1191_p3),
    .din2(col_buf_0_val_2_0_fu_1222_p3),
    .din3(col_buf_0_val_3_0_fu_1253_p3),
    .din4(col_buf_0_val_4_0_fu_1284_p3),
    .din5(col_buf_0_val_5_0_fu_1315_p3),
    .din6(col_buf_0_val_6_0_fu_1346_p3),
    .din7(col_buf_0_val_7_0_fu_1377_p3),
    .din8(col_buf_0_val_8_0_fu_1408_p3),
    .din9(select_ln493_1_reg_3657),
    .dout(tmp_28_fu_1490_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U108(
    .din0(src_kernel_win_0_va_326_fu_1160_p3),
    .din1(col_buf_0_val_1_0_fu_1191_p3),
    .din2(col_buf_0_val_2_0_fu_1222_p3),
    .din3(col_buf_0_val_3_0_fu_1253_p3),
    .din4(col_buf_0_val_4_0_fu_1284_p3),
    .din5(col_buf_0_val_5_0_fu_1315_p3),
    .din6(col_buf_0_val_6_0_fu_1346_p3),
    .din7(col_buf_0_val_7_0_fu_1377_p3),
    .din8(col_buf_0_val_8_0_fu_1408_p3),
    .din9(select_ln493_2_reg_3662),
    .dout(tmp_29_fu_1520_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln444_fu_954_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end else if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter28 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_4_reg_635 <= j_V_fu_960_p2;
    end else if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_4_reg_635 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        t_V_reg_624 <= i_V_reg_3601;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_624 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_3735 <= and_ln118_fu_1014_p2;
        and_ln512_reg_3811 <= and_ln512_fu_1066_p2;
        k_buf_0_val_10_add_reg_3763 <= empty_587_fu_1044_p1;
        k_buf_0_val_11_add_reg_3769 <= empty_587_fu_1044_p1;
        k_buf_0_val_12_add_reg_3775 <= empty_587_fu_1044_p1;
        k_buf_0_val_13_add_reg_3781 <= empty_587_fu_1044_p1;
        k_buf_0_val_14_add_reg_3787 <= empty_587_fu_1044_p1;
        k_buf_0_val_15_add_reg_3793 <= empty_587_fu_1044_p1;
        k_buf_0_val_16_add_reg_3799 <= empty_587_fu_1044_p1;
        k_buf_0_val_17_add_reg_3805 <= empty_587_fu_1044_p1;
        k_buf_0_val_9_addr_reg_3757 <= empty_587_fu_1044_p1;
        or_ln457_reg_3744 <= or_ln457_fu_1061_p2;
        trunc_ln458_reg_3739 <= trunc_ln458_fu_1057_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln507_10_reg_3721 <= and_ln507_10_fu_944_p2;
        and_ln507_1_reg_3672 <= and_ln507_1_fu_836_p2;
        and_ln507_2_reg_3681 <= and_ln507_2_fu_848_p2;
        and_ln507_3_reg_3686 <= and_ln507_3_fu_860_p2;
        and_ln507_4_reg_3691 <= and_ln507_4_fu_872_p2;
        and_ln507_5_reg_3696 <= and_ln507_5_fu_884_p2;
        and_ln507_6_reg_3701 <= and_ln507_6_fu_896_p2;
        and_ln507_7_reg_3706 <= and_ln507_7_fu_908_p2;
        and_ln507_8_reg_3711 <= and_ln507_8_fu_920_p2;
        and_ln507_9_reg_3716 <= and_ln507_9_fu_932_p2;
        and_ln507_reg_3667 <= and_ln507_fu_824_p2;
        icmp_ln879_1_reg_3624 <= icmp_ln879_1_fu_682_p2;
        icmp_ln879_3_reg_3628 <= icmp_ln879_3_fu_688_p2;
        icmp_ln879_5_reg_3632 <= icmp_ln879_5_fu_694_p2;
        icmp_ln879_7_reg_3636 <= icmp_ln879_7_fu_700_p2;
        icmp_ln879_reg_3620 <= icmp_ln879_fu_676_p2;
        icmp_ln887_reg_3606 <= icmp_ln887_fu_658_p2;
        icmp_ln899_1_reg_3640 <= icmp_ln899_1_fu_706_p2;
        icmp_ln899_reg_3615 <= icmp_ln899_fu_670_p2;
        select_ln493_1_reg_3657 <= select_ln493_1_fu_760_p3;
        select_ln493_2_reg_3662 <= select_ln493_2_fu_786_p3;
        select_ln493_reg_3652 <= select_ln493_fu_734_p3;
        xor_ln457_reg_3610 <= xor_ln457_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln512_reg_3811_pp0_iter10_reg <= and_ln512_reg_3811_pp0_iter9_reg;
        and_ln512_reg_3811_pp0_iter11_reg <= and_ln512_reg_3811_pp0_iter10_reg;
        and_ln512_reg_3811_pp0_iter12_reg <= and_ln512_reg_3811_pp0_iter11_reg;
        and_ln512_reg_3811_pp0_iter13_reg <= and_ln512_reg_3811_pp0_iter12_reg;
        and_ln512_reg_3811_pp0_iter14_reg <= and_ln512_reg_3811_pp0_iter13_reg;
        and_ln512_reg_3811_pp0_iter15_reg <= and_ln512_reg_3811_pp0_iter14_reg;
        and_ln512_reg_3811_pp0_iter16_reg <= and_ln512_reg_3811_pp0_iter15_reg;
        and_ln512_reg_3811_pp0_iter17_reg <= and_ln512_reg_3811_pp0_iter16_reg;
        and_ln512_reg_3811_pp0_iter18_reg <= and_ln512_reg_3811_pp0_iter17_reg;
        and_ln512_reg_3811_pp0_iter19_reg <= and_ln512_reg_3811_pp0_iter18_reg;
        and_ln512_reg_3811_pp0_iter20_reg <= and_ln512_reg_3811_pp0_iter19_reg;
        and_ln512_reg_3811_pp0_iter21_reg <= and_ln512_reg_3811_pp0_iter20_reg;
        and_ln512_reg_3811_pp0_iter22_reg <= and_ln512_reg_3811_pp0_iter21_reg;
        and_ln512_reg_3811_pp0_iter23_reg <= and_ln512_reg_3811_pp0_iter22_reg;
        and_ln512_reg_3811_pp0_iter24_reg <= and_ln512_reg_3811_pp0_iter23_reg;
        and_ln512_reg_3811_pp0_iter25_reg <= and_ln512_reg_3811_pp0_iter24_reg;
        and_ln512_reg_3811_pp0_iter26_reg <= and_ln512_reg_3811_pp0_iter25_reg;
        and_ln512_reg_3811_pp0_iter27_reg <= and_ln512_reg_3811_pp0_iter26_reg;
        and_ln512_reg_3811_pp0_iter2_reg <= and_ln512_reg_3811_pp0_iter1_reg;
        and_ln512_reg_3811_pp0_iter3_reg <= and_ln512_reg_3811_pp0_iter2_reg;
        and_ln512_reg_3811_pp0_iter4_reg <= and_ln512_reg_3811_pp0_iter3_reg;
        and_ln512_reg_3811_pp0_iter5_reg <= and_ln512_reg_3811_pp0_iter4_reg;
        and_ln512_reg_3811_pp0_iter6_reg <= and_ln512_reg_3811_pp0_iter5_reg;
        and_ln512_reg_3811_pp0_iter7_reg <= and_ln512_reg_3811_pp0_iter6_reg;
        and_ln512_reg_3811_pp0_iter8_reg <= and_ln512_reg_3811_pp0_iter7_reg;
        and_ln512_reg_3811_pp0_iter9_reg <= and_ln512_reg_3811_pp0_iter8_reg;
        icmp_ln444_reg_3726_pp0_iter10_reg <= icmp_ln444_reg_3726_pp0_iter9_reg;
        icmp_ln444_reg_3726_pp0_iter11_reg <= icmp_ln444_reg_3726_pp0_iter10_reg;
        icmp_ln444_reg_3726_pp0_iter12_reg <= icmp_ln444_reg_3726_pp0_iter11_reg;
        icmp_ln444_reg_3726_pp0_iter13_reg <= icmp_ln444_reg_3726_pp0_iter12_reg;
        icmp_ln444_reg_3726_pp0_iter14_reg <= icmp_ln444_reg_3726_pp0_iter13_reg;
        icmp_ln444_reg_3726_pp0_iter15_reg <= icmp_ln444_reg_3726_pp0_iter14_reg;
        icmp_ln444_reg_3726_pp0_iter16_reg <= icmp_ln444_reg_3726_pp0_iter15_reg;
        icmp_ln444_reg_3726_pp0_iter17_reg <= icmp_ln444_reg_3726_pp0_iter16_reg;
        icmp_ln444_reg_3726_pp0_iter18_reg <= icmp_ln444_reg_3726_pp0_iter17_reg;
        icmp_ln444_reg_3726_pp0_iter19_reg <= icmp_ln444_reg_3726_pp0_iter18_reg;
        icmp_ln444_reg_3726_pp0_iter20_reg <= icmp_ln444_reg_3726_pp0_iter19_reg;
        icmp_ln444_reg_3726_pp0_iter21_reg <= icmp_ln444_reg_3726_pp0_iter20_reg;
        icmp_ln444_reg_3726_pp0_iter22_reg <= icmp_ln444_reg_3726_pp0_iter21_reg;
        icmp_ln444_reg_3726_pp0_iter23_reg <= icmp_ln444_reg_3726_pp0_iter22_reg;
        icmp_ln444_reg_3726_pp0_iter24_reg <= icmp_ln444_reg_3726_pp0_iter23_reg;
        icmp_ln444_reg_3726_pp0_iter25_reg <= icmp_ln444_reg_3726_pp0_iter24_reg;
        icmp_ln444_reg_3726_pp0_iter2_reg <= icmp_ln444_reg_3726_pp0_iter1_reg;
        icmp_ln444_reg_3726_pp0_iter3_reg <= icmp_ln444_reg_3726_pp0_iter2_reg;
        icmp_ln444_reg_3726_pp0_iter4_reg <= icmp_ln444_reg_3726_pp0_iter3_reg;
        icmp_ln444_reg_3726_pp0_iter5_reg <= icmp_ln444_reg_3726_pp0_iter4_reg;
        icmp_ln444_reg_3726_pp0_iter6_reg <= icmp_ln444_reg_3726_pp0_iter5_reg;
        icmp_ln444_reg_3726_pp0_iter7_reg <= icmp_ln444_reg_3726_pp0_iter6_reg;
        icmp_ln444_reg_3726_pp0_iter8_reg <= icmp_ln444_reg_3726_pp0_iter7_reg;
        icmp_ln444_reg_3726_pp0_iter9_reg <= icmp_ln444_reg_3726_pp0_iter8_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter10_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter9_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter11_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter10_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter12_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter11_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter13_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter12_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter14_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter13_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter15_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter14_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter16_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter15_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter17_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter16_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter18_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter17_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter19_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter18_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter20_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter19_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter21_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter20_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter22_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter21_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter2_reg <= src_kernel_win_0_va_261_reg_3815;
        src_kernel_win_0_va_261_reg_3815_pp0_iter3_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter2_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter4_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter3_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter5_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter4_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter6_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter5_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter7_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter6_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter8_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter7_reg;
        src_kernel_win_0_va_261_reg_3815_pp0_iter9_reg <= src_kernel_win_0_va_261_reg_3815_pp0_iter8_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter10_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter9_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter11_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter10_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter12_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter11_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter13_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter12_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter14_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter13_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter15_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter14_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter16_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter15_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter17_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter16_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter18_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter17_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter19_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter18_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter20_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter19_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter21_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter20_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter22_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter21_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter23_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter22_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter2_reg <= src_kernel_win_0_va_262_reg_3822;
        src_kernel_win_0_va_262_reg_3822_pp0_iter3_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter2_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter4_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter3_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter5_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter4_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter6_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter5_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter7_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter6_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter8_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter7_reg;
        src_kernel_win_0_va_262_reg_3822_pp0_iter9_reg <= src_kernel_win_0_va_262_reg_3822_pp0_iter8_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter10_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter9_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter11_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter10_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter12_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter11_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter13_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter12_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter14_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter13_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter15_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter14_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter16_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter15_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter17_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter16_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter18_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter17_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter19_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter18_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter20_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter19_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter21_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter20_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter22_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter21_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter23_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter22_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter2_reg <= src_kernel_win_0_va_263_reg_3829;
        src_kernel_win_0_va_263_reg_3829_pp0_iter3_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter2_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter4_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter3_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter5_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter4_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter6_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter5_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter7_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter6_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter8_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter7_reg;
        src_kernel_win_0_va_263_reg_3829_pp0_iter9_reg <= src_kernel_win_0_va_263_reg_3829_pp0_iter8_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter10_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter9_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter11_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter10_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter12_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter11_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter13_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter12_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter14_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter13_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter15_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter14_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter16_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter15_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter17_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter16_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter18_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter17_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter19_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter18_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter20_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter19_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter21_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter20_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter22_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter21_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter23_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter22_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter24_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter23_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter2_reg <= src_kernel_win_0_va_264_reg_3835;
        src_kernel_win_0_va_264_reg_3835_pp0_iter3_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter2_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter4_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter3_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter5_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter4_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter6_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter5_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter7_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter6_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter8_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter7_reg;
        src_kernel_win_0_va_264_reg_3835_pp0_iter9_reg <= src_kernel_win_0_va_264_reg_3835_pp0_iter8_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter10_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter9_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter11_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter10_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter12_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter11_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter13_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter12_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter14_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter13_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter15_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter14_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter16_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter15_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter17_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter16_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter18_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter17_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter19_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter18_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter20_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter19_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter21_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter20_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter22_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter21_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter23_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter22_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter24_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter23_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter2_reg <= src_kernel_win_0_va_265_reg_3841;
        src_kernel_win_0_va_265_reg_3841_pp0_iter3_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter2_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter4_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter3_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter5_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter4_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter6_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter5_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter7_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter6_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter8_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter7_reg;
        src_kernel_win_0_va_265_reg_3841_pp0_iter9_reg <= src_kernel_win_0_va_265_reg_3841_pp0_iter8_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter10_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter9_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter11_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter10_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter12_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter11_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter13_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter12_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter14_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter13_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter15_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter14_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter16_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter15_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter17_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter16_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter18_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter17_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter19_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter18_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter20_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter19_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter21_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter20_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter22_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter21_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter23_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter22_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter24_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter23_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter2_reg <= src_kernel_win_0_va_266_reg_3847;
        src_kernel_win_0_va_266_reg_3847_pp0_iter3_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter2_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter4_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter3_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter5_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter4_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter6_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter5_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter7_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter6_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter8_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter7_reg;
        src_kernel_win_0_va_266_reg_3847_pp0_iter9_reg <= src_kernel_win_0_va_266_reg_3847_pp0_iter8_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter10_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter9_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter11_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter10_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter12_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter11_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter13_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter12_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter14_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter13_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter15_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter14_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter16_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter15_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter17_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter16_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter18_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter17_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter19_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter18_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter20_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter19_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter21_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter20_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter22_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter21_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter23_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter22_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter24_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter23_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter25_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter24_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter2_reg <= src_kernel_win_0_va_267_reg_3853;
        src_kernel_win_0_va_267_reg_3853_pp0_iter3_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter2_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter4_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter3_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter5_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter4_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter6_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter5_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter7_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter6_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter8_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter7_reg;
        src_kernel_win_0_va_267_reg_3853_pp0_iter9_reg <= src_kernel_win_0_va_267_reg_3853_pp0_iter8_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter10_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter9_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter11_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter10_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter12_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter11_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter13_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter12_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter14_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter13_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter15_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter14_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter16_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter15_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter17_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter16_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter18_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter17_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter19_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter18_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter20_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter19_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter21_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter20_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter22_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter21_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter2_reg <= src_kernel_win_0_va_319_reg_3875;
        src_kernel_win_0_va_319_reg_3875_pp0_iter3_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter2_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter4_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter3_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter5_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter4_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter6_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter5_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter7_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter6_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter8_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter7_reg;
        src_kernel_win_0_va_319_reg_3875_pp0_iter9_reg <= src_kernel_win_0_va_319_reg_3875_pp0_iter8_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter10_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter9_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter11_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter10_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter12_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter11_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter13_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter12_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter14_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter13_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter15_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter14_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter16_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter15_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter17_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter16_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter18_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter17_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter2_reg <= src_kernel_win_0_va_320_reg_3881;
        src_kernel_win_0_va_320_reg_3881_pp0_iter3_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter2_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter4_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter3_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter5_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter4_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter6_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter5_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter7_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter6_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter8_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter7_reg;
        src_kernel_win_0_va_320_reg_3881_pp0_iter9_reg <= src_kernel_win_0_va_320_reg_3881_pp0_iter8_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter10_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter9_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter11_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter10_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter12_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter11_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter13_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter12_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter14_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter13_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter15_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter14_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter2_reg <= src_kernel_win_0_va_321_reg_3888;
        src_kernel_win_0_va_321_reg_3888_pp0_iter3_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter2_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter4_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter3_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter5_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter4_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter6_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter5_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter7_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter6_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter8_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter7_reg;
        src_kernel_win_0_va_321_reg_3888_pp0_iter9_reg <= src_kernel_win_0_va_321_reg_3888_pp0_iter8_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter10_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter9_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter11_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter10_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter2_reg <= src_kernel_win_0_va_322_reg_3895;
        src_kernel_win_0_va_322_reg_3895_pp0_iter3_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter2_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter4_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter3_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter5_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter4_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter6_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter5_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter7_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter6_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter8_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter7_reg;
        src_kernel_win_0_va_322_reg_3895_pp0_iter9_reg <= src_kernel_win_0_va_322_reg_3895_pp0_iter8_reg;
        src_kernel_win_0_va_323_reg_3902_pp0_iter2_reg <= src_kernel_win_0_va_323_reg_3902;
        src_kernel_win_0_va_323_reg_3902_pp0_iter3_reg <= src_kernel_win_0_va_323_reg_3902_pp0_iter2_reg;
        src_kernel_win_0_va_323_reg_3902_pp0_iter4_reg <= src_kernel_win_0_va_323_reg_3902_pp0_iter3_reg;
        src_kernel_win_0_va_323_reg_3902_pp0_iter5_reg <= src_kernel_win_0_va_323_reg_3902_pp0_iter4_reg;
        src_kernel_win_0_va_323_reg_3902_pp0_iter6_reg <= src_kernel_win_0_va_323_reg_3902_pp0_iter5_reg;
        src_kernel_win_0_va_323_reg_3902_pp0_iter7_reg <= src_kernel_win_0_va_323_reg_3902_pp0_iter6_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter10_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter9_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter11_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter10_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter12_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter11_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter13_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter12_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter14_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter13_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter15_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter14_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter16_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter15_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter17_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter16_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter18_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter17_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter19_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter18_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter20_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter19_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter21_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter20_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter22_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter21_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter23_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter22_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter24_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter23_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter25_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter24_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter2_reg <= src_kernel_win_0_va_326_reg_3870;
        src_kernel_win_0_va_326_reg_3870_pp0_iter3_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter2_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter4_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter3_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter5_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter4_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter6_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter5_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter7_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter6_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter8_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter7_reg;
        src_kernel_win_0_va_326_reg_3870_pp0_iter9_reg <= src_kernel_win_0_va_326_reg_3870_pp0_iter8_reg;
        src_kernel_win_0_va_327_reg_4254_pp0_iter21_reg <= src_kernel_win_0_va_327_reg_4254;
        src_kernel_win_0_va_329_reg_4331_pp0_iter27_reg <= src_kernel_win_0_va_329_reg_4331;
        src_kernel_win_0_va_334_reg_4260_pp0_iter21_reg <= src_kernel_win_0_va_334_reg_4260;
        src_kernel_win_0_va_340_reg_4190_pp0_iter17_reg <= src_kernel_win_0_va_340_reg_4190;
        src_kernel_win_0_va_340_reg_4190_pp0_iter18_reg <= src_kernel_win_0_va_340_reg_4190_pp0_iter17_reg;
        src_kernel_win_0_va_341_reg_4196_pp0_iter17_reg <= src_kernel_win_0_va_341_reg_4196;
        src_kernel_win_0_va_342_reg_4202_pp0_iter17_reg <= src_kernel_win_0_va_342_reg_4202;
        src_kernel_win_0_va_343_reg_4208_pp0_iter17_reg <= src_kernel_win_0_va_343_reg_4208;
        src_kernel_win_0_va_348_reg_4116_pp0_iter13_reg <= src_kernel_win_0_va_348_reg_4116;
        src_kernel_win_0_va_348_reg_4116_pp0_iter14_reg <= src_kernel_win_0_va_348_reg_4116_pp0_iter13_reg;
        src_kernel_win_0_va_349_reg_4122_pp0_iter13_reg <= src_kernel_win_0_va_349_reg_4122;
        src_kernel_win_0_va_349_reg_4122_pp0_iter14_reg <= src_kernel_win_0_va_349_reg_4122_pp0_iter13_reg;
        src_kernel_win_0_va_350_reg_4128_pp0_iter13_reg <= src_kernel_win_0_va_350_reg_4128;
        src_kernel_win_0_va_351_reg_4134_pp0_iter13_reg <= src_kernel_win_0_va_351_reg_4134;
        src_kernel_win_0_va_352_reg_4140_pp0_iter13_reg <= src_kernel_win_0_va_352_reg_4140;
        src_kernel_win_0_va_357_reg_4055_pp0_iter10_reg <= src_kernel_win_0_va_357_reg_4055;
        src_kernel_win_0_va_357_reg_4055_pp0_iter11_reg <= src_kernel_win_0_va_357_reg_4055_pp0_iter10_reg;
        src_kernel_win_0_va_358_reg_4061_pp0_iter10_reg <= src_kernel_win_0_va_358_reg_4061;
        src_kernel_win_0_va_359_reg_4067_pp0_iter10_reg <= src_kernel_win_0_va_359_reg_4067;
        src_kernel_win_0_va_365_reg_3982_pp0_iter6_reg <= src_kernel_win_0_va_365_reg_3982;
        src_kernel_win_0_va_365_reg_3982_pp0_iter7_reg <= src_kernel_win_0_va_365_reg_3982_pp0_iter6_reg;
        src_kernel_win_0_va_366_reg_3988_pp0_iter6_reg <= src_kernel_win_0_va_366_reg_3988;
        src_kernel_win_0_va_366_reg_3988_pp0_iter7_reg <= src_kernel_win_0_va_366_reg_3988_pp0_iter6_reg;
        src_kernel_win_0_va_367_reg_3994_pp0_iter6_reg <= src_kernel_win_0_va_367_reg_3994;
        src_kernel_win_0_va_368_reg_4000_pp0_iter6_reg <= src_kernel_win_0_va_368_reg_4000;
        src_kernel_win_0_va_373_reg_3924_pp0_iter3_reg <= src_kernel_win_0_va_373_reg_3924;
        src_kernel_win_0_va_373_reg_3924_pp0_iter4_reg <= src_kernel_win_0_va_373_reg_3924_pp0_iter3_reg;
        src_kernel_win_0_va_374_reg_3930_pp0_iter3_reg <= src_kernel_win_0_va_374_reg_3930;
        src_kernel_win_0_va_375_reg_3936_pp0_iter3_reg <= src_kernel_win_0_va_375_reg_3936;
        src_kernel_win_0_va_376_reg_3942_pp0_iter3_reg <= src_kernel_win_0_va_376_reg_3942;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln512_reg_3811_pp0_iter1_reg <= and_ln512_reg_3811;
        icmp_ln444_reg_3726 <= icmp_ln444_fu_954_p2;
        icmp_ln444_reg_3726_pp0_iter1_reg <= icmp_ln444_reg_3726;
        src_kernel_win_0_va_261_reg_3815 <= src_kernel_win_0_va_196_fu_118;
        src_kernel_win_0_va_262_reg_3822 <= src_kernel_win_0_va_198_fu_126;
        src_kernel_win_0_va_263_reg_3829 <= src_kernel_win_0_va_199_fu_130;
        src_kernel_win_0_va_264_reg_3835 <= src_kernel_win_0_va_200_fu_134;
        src_kernel_win_0_va_265_reg_3841 <= src_kernel_win_0_va_201_fu_138;
        src_kernel_win_0_va_266_reg_3847 <= src_kernel_win_0_va_202_fu_142;
        src_kernel_win_0_va_267_reg_3853 <= src_kernel_win_0_va_209_fu_170;
        src_kernel_win_0_va_270_reg_3859 <= src_kernel_win_0_va_258_fu_366;
        src_kernel_win_0_va_271_reg_3864 <= src_kernel_win_0_va_260_fu_374;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_3601 <= i_V_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_12_reg_4028 <= icmp_ln162_12_fu_2003_p2;
        select_ln162_11_reg_4023 <= select_ln162_11_fu_1995_p3;
        src_kernel_win_0_va_365_reg_3982 <= src_kernel_win_0_va_242_fu_302;
        src_kernel_win_0_va_366_reg_3988 <= src_kernel_win_0_va_243_fu_306;
        src_kernel_win_0_va_367_reg_3994 <= src_kernel_win_0_va_244_fu_310;
        src_kernel_win_0_va_368_reg_4000 <= src_kernel_win_0_va_245_fu_314;
        src_kernel_win_0_va_369_reg_4006 <= src_kernel_win_0_va_246_fu_318;
        src_kernel_win_0_va_370_reg_4012 <= src_kernel_win_0_va_247_fu_322;
        src_kernel_win_0_va_371_reg_4018 <= src_kernel_win_0_va_248_fu_326;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_17_reg_4044 <= icmp_ln162_17_fu_2120_p2;
        select_ln162_16_reg_4039 <= select_ln162_16_fu_2113_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_22_reg_4095 <= icmp_ln162_22_fu_2204_p2;
        select_ln162_21_reg_4090 <= select_ln162_21_fu_2196_p3;
        src_kernel_win_0_va_357_reg_4055 <= src_kernel_win_0_va_233_fu_266;
        src_kernel_win_0_va_358_reg_4061 <= src_kernel_win_0_va_234_fu_270;
        src_kernel_win_0_va_359_reg_4067 <= src_kernel_win_0_va_235_fu_274;
        src_kernel_win_0_va_360_reg_4073 <= src_kernel_win_0_va_236_fu_278;
        src_kernel_win_0_va_361_reg_4079 <= src_kernel_win_0_va_237_fu_282;
        src_kernel_win_0_va_362_reg_4085 <= src_kernel_win_0_va_238_fu_286;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter10_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_27_reg_4111 <= icmp_ln162_27_fu_2321_p2;
        select_ln162_26_reg_4106 <= select_ln162_26_fu_2314_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811) & (icmp_ln444_reg_3726 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_2_reg_3919 <= icmp_ln162_2_fu_1721_p2;
        select_ln162_1_reg_3914 <= select_ln162_1_fu_1713_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter12_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_32_reg_4169 <= icmp_ln162_32_fu_2463_p2;
        select_ln162_31_reg_4164 <= select_ln162_31_fu_2456_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_37_reg_4185 <= icmp_ln162_37_fu_2519_p2;
        select_ln162_36_reg_4180 <= select_ln162_36_fu_2512_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_42_reg_4237 <= icmp_ln162_42_fu_2663_p2;
        select_ln162_41_reg_4232 <= select_ln162_41_fu_2656_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter19_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_49_reg_4288 <= icmp_ln162_49_fu_2766_p2;
        select_ln162_48_reg_4283 <= select_ln162_48_fu_2758_p3;
        src_kernel_win_0_va_327_reg_4254 <= src_kernel_win_0_va_fu_114;
        src_kernel_win_0_va_334_reg_4260 <= src_kernel_win_0_va_210_fu_174;
        src_kernel_win_0_va_335_reg_4266 <= src_kernel_win_0_va_211_fu_178;
        src_kernel_win_0_va_336_reg_4272 <= src_kernel_win_0_va_212_fu_182;
        src_kernel_win_0_va_337_reg_4278 <= src_kernel_win_0_va_213_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_54_reg_4304 <= icmp_ln162_54_fu_2875_p2;
        select_ln162_53_reg_4299 <= select_ln162_53_fu_2868_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter23_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_59_reg_4320 <= icmp_ln162_59_fu_2940_p2;
        select_ln162_58_reg_4315 <= select_ln162_58_fu_2933_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter25_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_64_reg_4359 <= icmp_ln162_64_fu_3013_p2;
        select_ln162_63_reg_4354 <= select_ln162_63_fu_3005_p3;
        src_kernel_win_0_va_329_reg_4331 <= src_kernel_win_0_va_204_fu_150;
        src_kernel_win_0_va_330_reg_4337 <= src_kernel_win_0_va_205_fu_154;
        src_kernel_win_0_va_331_reg_4343 <= src_kernel_win_0_va_206_fu_158;
        src_kernel_win_0_va_332_reg_4349 <= src_kernel_win_0_va_207_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_7_reg_3971 <= icmp_ln162_7_fu_1921_p2;
        select_ln162_6_reg_3966 <= select_ln162_6_fu_1914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_18_fu_382 <= col_buf_0_val_7_0_fu_1377_p3;
        right_border_buf_0_19_fu_386 <= col_buf_0_val_6_0_fu_1346_p3;
        right_border_buf_0_20_fu_390 <= col_buf_0_val_5_0_fu_1315_p3;
        right_border_buf_0_21_fu_394 <= col_buf_0_val_4_0_fu_1284_p3;
        right_border_buf_0_22_fu_398 <= col_buf_0_val_3_0_fu_1253_p3;
        right_border_buf_0_23_fu_402 <= col_buf_0_val_2_0_fu_1222_p3;
        right_border_buf_0_24_fu_406 <= col_buf_0_val_1_0_fu_1191_p3;
        right_border_buf_0_25_fu_410 <= src_kernel_win_0_va_326_fu_1160_p3;
        right_border_buf_0_s_fu_378 <= col_buf_0_val_8_0_fu_1408_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_14_reg_4033 <= select_ln162_14_fu_2091_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_19_reg_4049 <= select_ln162_19_fu_2147_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_24_reg_4100 <= select_ln162_24_fu_2292_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter11_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_29_reg_4158 <= select_ln162_29_fu_2373_p3;
        src_kernel_win_0_va_348_reg_4116 <= src_kernel_win_0_va_224_fu_230;
        src_kernel_win_0_va_349_reg_4122 <= src_kernel_win_0_va_225_fu_234;
        src_kernel_win_0_va_350_reg_4128 <= src_kernel_win_0_va_226_fu_238;
        src_kernel_win_0_va_351_reg_4134 <= src_kernel_win_0_va_227_fu_242;
        src_kernel_win_0_va_352_reg_4140 <= src_kernel_win_0_va_228_fu_246;
        src_kernel_win_0_va_353_reg_4146 <= src_kernel_win_0_va_229_fu_250;
        src_kernel_win_0_va_354_reg_4152 <= src_kernel_win_0_va_230_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_34_reg_4174 <= select_ln162_34_fu_2490_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_39_reg_4226 <= select_ln162_39_fu_2573_p3;
        src_kernel_win_0_va_340_reg_4190 <= src_kernel_win_0_va_216_fu_198;
        src_kernel_win_0_va_341_reg_4196 <= src_kernel_win_0_va_217_fu_202;
        src_kernel_win_0_va_342_reg_4202 <= src_kernel_win_0_va_218_fu_206;
        src_kernel_win_0_va_343_reg_4208 <= src_kernel_win_0_va_219_fu_210;
        src_kernel_win_0_va_344_reg_4214 <= src_kernel_win_0_va_220_fu_214;
        src_kernel_win_0_va_345_reg_4220 <= src_kernel_win_0_va_221_fu_218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_44_reg_4242 <= select_ln162_44_fu_2690_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter18_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_46_reg_4248 <= select_ln162_46_fu_2712_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_4_reg_3960 <= select_ln162_4_fu_1839_p3;
        src_kernel_win_0_va_373_reg_3924 <= src_kernel_win_0_va_251_fu_338;
        src_kernel_win_0_va_374_reg_3930 <= src_kernel_win_0_va_252_fu_342;
        src_kernel_win_0_va_375_reg_3936 <= src_kernel_win_0_va_253_fu_346;
        src_kernel_win_0_va_376_reg_3942 <= src_kernel_win_0_va_254_fu_350;
        src_kernel_win_0_va_377_reg_3948 <= src_kernel_win_0_va_255_fu_354;
        src_kernel_win_0_va_378_reg_3954 <= src_kernel_win_0_va_256_fu_358;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter20_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_51_reg_4293 <= select_ln162_51_fu_2846_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter22_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_56_reg_4309 <= select_ln162_56_fu_2906_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter24_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_61_reg_4325 <= select_ln162_61_fu_2967_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter26_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_66_reg_4364 <= select_ln162_66_fu_3085_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln162_9_reg_3976 <= select_ln162_9_fu_1948_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_196_fu_118 <= src_kernel_win_0_va_319_fu_1513_p3;
        src_kernel_win_0_va_198_fu_126 <= src_kernel_win_0_va_199_fu_130;
        src_kernel_win_0_va_199_fu_130 <= src_kernel_win_0_va_200_fu_134;
        src_kernel_win_0_va_200_fu_134 <= src_kernel_win_0_va_201_fu_138;
        src_kernel_win_0_va_201_fu_138 <= src_kernel_win_0_va_202_fu_142;
        src_kernel_win_0_va_202_fu_142 <= src_kernel_win_0_va_209_fu_170;
        src_kernel_win_0_va_209_fu_170 <= src_kernel_win_0_va_318_fu_1483_p3;
        src_kernel_win_0_va_232_fu_262 <= src_kernel_win_0_va_241_fu_298;
        src_kernel_win_0_va_241_fu_298 <= src_kernel_win_0_va_250_fu_334;
        src_kernel_win_0_va_250_fu_334 <= src_kernel_win_0_va_258_fu_366;
        src_kernel_win_0_va_258_fu_366 <= src_kernel_win_0_va_260_fu_374;
        src_kernel_win_0_va_259_fu_370 <= src_kernel_win_0_va_325_fu_1683_p3;
        src_kernel_win_0_va_260_fu_374 <= src_kernel_win_0_va_259_fu_370;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter22_reg == 1'd0) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_197_fu_122 <= src_kernel_win_0_va_262_reg_3822_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter25_reg == 1'd0) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_203_fu_146 <= src_kernel_win_0_va_326_reg_3870_pp0_iter25_reg;
        src_kernel_win_0_va_204_fu_150 <= src_kernel_win_0_va_203_fu_146;
        src_kernel_win_0_va_205_fu_154 <= src_kernel_win_0_va_204_fu_150;
        src_kernel_win_0_va_206_fu_158 <= src_kernel_win_0_va_205_fu_154;
        src_kernel_win_0_va_207_fu_162 <= src_kernel_win_0_va_206_fu_158;
        src_kernel_win_0_va_208_fu_166 <= src_kernel_win_0_va_207_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter19_reg == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_210_fu_174 <= src_kernel_win_0_va_fu_114;
        src_kernel_win_0_va_211_fu_178 <= src_kernel_win_0_va_210_fu_174;
        src_kernel_win_0_va_212_fu_182 <= src_kernel_win_0_va_211_fu_178;
        src_kernel_win_0_va_213_fu_186 <= src_kernel_win_0_va_212_fu_182;
        src_kernel_win_0_va_214_fu_190 <= src_kernel_win_0_va_213_fu_186;
        src_kernel_win_0_va_215_fu_194 <= src_kernel_win_0_va_214_fu_190;
        src_kernel_win_0_va_fu_114 <= src_kernel_win_0_va_261_reg_3815_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_216_fu_198 <= src_kernel_win_0_va_320_reg_3881_pp0_iter15_reg;
        src_kernel_win_0_va_217_fu_202 <= src_kernel_win_0_va_216_fu_198;
        src_kernel_win_0_va_218_fu_206 <= src_kernel_win_0_va_217_fu_202;
        src_kernel_win_0_va_219_fu_210 <= src_kernel_win_0_va_218_fu_206;
        src_kernel_win_0_va_220_fu_214 <= src_kernel_win_0_va_219_fu_210;
        src_kernel_win_0_va_221_fu_218 <= src_kernel_win_0_va_220_fu_214;
        src_kernel_win_0_va_222_fu_222 <= src_kernel_win_0_va_221_fu_218;
        src_kernel_win_0_va_223_fu_226 <= src_kernel_win_0_va_222_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_224_fu_230 <= src_kernel_win_0_va_321_reg_3888_pp0_iter11_reg;
        src_kernel_win_0_va_225_fu_234 <= src_kernel_win_0_va_224_fu_230;
        src_kernel_win_0_va_226_fu_238 <= src_kernel_win_0_va_225_fu_234;
        src_kernel_win_0_va_227_fu_242 <= src_kernel_win_0_va_226_fu_238;
        src_kernel_win_0_va_228_fu_246 <= src_kernel_win_0_va_227_fu_242;
        src_kernel_win_0_va_229_fu_250 <= src_kernel_win_0_va_228_fu_246;
        src_kernel_win_0_va_230_fu_254 <= src_kernel_win_0_va_229_fu_250;
        src_kernel_win_0_va_231_fu_258 <= src_kernel_win_0_va_230_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_233_fu_266 <= src_kernel_win_0_va_322_reg_3895_pp0_iter8_reg;
        src_kernel_win_0_va_234_fu_270 <= src_kernel_win_0_va_233_fu_266;
        src_kernel_win_0_va_235_fu_274 <= src_kernel_win_0_va_234_fu_270;
        src_kernel_win_0_va_236_fu_278 <= src_kernel_win_0_va_235_fu_274;
        src_kernel_win_0_va_237_fu_282 <= src_kernel_win_0_va_236_fu_278;
        src_kernel_win_0_va_238_fu_286 <= src_kernel_win_0_va_237_fu_282;
        src_kernel_win_0_va_239_fu_290 <= src_kernel_win_0_va_238_fu_286;
        src_kernel_win_0_va_240_fu_294 <= src_kernel_win_0_va_239_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_242_fu_302 <= src_kernel_win_0_va_323_reg_3902_pp0_iter4_reg;
        src_kernel_win_0_va_243_fu_306 <= src_kernel_win_0_va_242_fu_302;
        src_kernel_win_0_va_244_fu_310 <= src_kernel_win_0_va_243_fu_306;
        src_kernel_win_0_va_245_fu_314 <= src_kernel_win_0_va_244_fu_310;
        src_kernel_win_0_va_246_fu_318 <= src_kernel_win_0_va_245_fu_314;
        src_kernel_win_0_va_247_fu_322 <= src_kernel_win_0_va_246_fu_318;
        src_kernel_win_0_va_248_fu_326 <= src_kernel_win_0_va_247_fu_322;
        src_kernel_win_0_va_249_fu_330 <= src_kernel_win_0_va_248_fu_326;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_251_fu_338 <= src_kernel_win_0_va_324_reg_3909;
        src_kernel_win_0_va_252_fu_342 <= src_kernel_win_0_va_251_fu_338;
        src_kernel_win_0_va_253_fu_346 <= src_kernel_win_0_va_252_fu_342;
        src_kernel_win_0_va_254_fu_350 <= src_kernel_win_0_va_253_fu_346;
        src_kernel_win_0_va_255_fu_354 <= src_kernel_win_0_va_254_fu_350;
        src_kernel_win_0_va_256_fu_358 <= src_kernel_win_0_va_255_fu_354;
        src_kernel_win_0_va_257_fu_362 <= src_kernel_win_0_va_256_fu_358;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3726 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_319_reg_3875 <= src_kernel_win_0_va_319_fu_1513_p3;
        src_kernel_win_0_va_320_reg_3881 <= src_kernel_win_0_va_320_fu_1543_p3;
        src_kernel_win_0_va_321_reg_3888 <= src_kernel_win_0_va_321_fu_1571_p3;
        src_kernel_win_0_va_322_reg_3895 <= src_kernel_win_0_va_322_fu_1599_p3;
        src_kernel_win_0_va_323_reg_3902 <= src_kernel_win_0_va_323_fu_1627_p3;
        src_kernel_win_0_va_324_reg_3909 <= src_kernel_win_0_va_324_fu_1655_p3;
        src_kernel_win_0_va_326_reg_3870 <= src_kernel_win_0_va_326_fu_1160_p3;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        I_enh1_data_stream_0_V_blk_n = I_enh1_data_stream_0_V_empty_n;
    end else begin
        I_enh1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op301_read_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op278_read_state4 == 1'b1)))) begin
        I_enh1_data_stream_0_V_read = 1'b1;
    end else begin
        I_enh1_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter27_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        img_1_data_stream_0_V_blk_n = img_1_data_stream_0_V_full_n;
    end else begin
        img_1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3811_pp0_iter27_reg) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_1_data_stream_0_V_write = 1'b1;
    end else begin
        img_1_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_10_ce0 = 1'b1;
    end else begin
        k_buf_0_val_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_5_reg_3632 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_ce1 = 1'b1;
    end else begin
        k_buf_0_val_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_10_d1 = k_buf_0_val_9_q0;
        end else if (((icmp_ln879_5_reg_3632 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_10_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_10_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_5_reg_3632 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_we1 = 1'b1;
    end else begin
        k_buf_0_val_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_11_ce0 = 1'b1;
    end else begin
        k_buf_0_val_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_3_reg_3628 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_ce1 = 1'b1;
    end else begin
        k_buf_0_val_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_11_d1 = k_buf_0_val_10_q0;
        end else if (((icmp_ln879_3_reg_3628 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_11_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_3_reg_3628 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_we1 = 1'b1;
    end else begin
        k_buf_0_val_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_12_ce0 = 1'b1;
    end else begin
        k_buf_0_val_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_1_reg_3624 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_ce1 = 1'b1;
    end else begin
        k_buf_0_val_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_12_d1 = k_buf_0_val_11_q0;
        end else if (((icmp_ln879_1_reg_3624 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_12_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_1_reg_3624 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_we1 = 1'b1;
    end else begin
        k_buf_0_val_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_13_ce0 = 1'b1;
    end else begin
        k_buf_0_val_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_ce1 = 1'b1;
    end else begin
        k_buf_0_val_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_13_d1 = k_buf_0_val_12_q0;
        end else if (((icmp_ln879_reg_3620 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_13_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_we1 = 1'b1;
    end else begin
        k_buf_0_val_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_14_ce0 = 1'b1;
    end else begin
        k_buf_0_val_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_ce1 = 1'b1;
    end else begin
        k_buf_0_val_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_14_d1 = k_buf_0_val_13_q0;
        end else if (((icmp_ln879_reg_3620 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_14_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_we1 = 1'b1;
    end else begin
        k_buf_0_val_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_15_ce0 = 1'b1;
    end else begin
        k_buf_0_val_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_ce1 = 1'b1;
    end else begin
        k_buf_0_val_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_15_d1 = k_buf_0_val_14_q0;
        end else if (((icmp_ln879_reg_3620 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_15_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_we1 = 1'b1;
    end else begin
        k_buf_0_val_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_16_ce0 = 1'b1;
    end else begin
        k_buf_0_val_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_ce1 = 1'b1;
    end else begin
        k_buf_0_val_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_16_d1 = k_buf_0_val_15_q0;
        end else if (((icmp_ln879_reg_3620 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_16_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_we1 = 1'b1;
    end else begin
        k_buf_0_val_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_ce0 = 1'b1;
    end else begin
        k_buf_0_val_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_17_ce1 = 1'b1;
    end else begin
        k_buf_0_val_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2830)) begin
        if (((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1))) begin
            k_buf_0_val_17_d1 = k_buf_0_val_16_q0;
        end else if (((icmp_ln879_reg_3620 == 1'd1) & (icmp_ln899_reg_3615 == 1'd0))) begin
            k_buf_0_val_17_d1 = I_enh1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_17_we1 = 1'b1;
    end else begin
        k_buf_0_val_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_7_reg_3636 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln879_7_reg_3636 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((ap_enable_reg_pp0_iter27 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter28 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter27 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_982_p2 = ($signed(10'd1020) + $signed(zext_ln444_fu_950_p1));

assign add_ln451_1_fu_988_p2 = ($signed(9'd508) + $signed(t_V_4_reg_635));

assign add_ln506_1_fu_742_p2 = ($signed(9'd509) + $signed(t_V_reg_624));

assign add_ln506_2_fu_768_p2 = ($signed(9'd508) + $signed(t_V_reg_624));

assign add_ln506_fu_716_p2 = ($signed(9'd510) + $signed(t_V_reg_624));

assign and_ln118_fu_1014_p2 = (xor_ln118_fu_1002_p2 & icmp_ln118_1_fu_1008_p2);

assign and_ln507_10_fu_944_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_10_fu_938_p2);

assign and_ln507_1_fu_836_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_1_fu_830_p2);

assign and_ln507_2_fu_848_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_2_fu_842_p2);

assign and_ln507_3_fu_860_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_3_fu_854_p2);

assign and_ln507_4_fu_872_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_4_fu_866_p2);

assign and_ln507_5_fu_884_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_5_fu_878_p2);

assign and_ln507_6_fu_896_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_6_fu_890_p2);

assign and_ln507_7_fu_908_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_7_fu_902_p2);

assign and_ln507_8_fu_920_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_8_fu_914_p2);

assign and_ln507_9_fu_932_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_9_fu_926_p2);

assign and_ln507_fu_824_p2 = (icmp_ln899_1_fu_706_p2 & icmp_ln507_fu_818_p2);

assign and_ln512_fu_1066_p2 = (icmp_ln899_reg_3615 & icmp_ln891_fu_976_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'd1 == and_ln512_reg_3811_pp0_iter27_reg) & (img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op301_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op278_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == and_ln512_reg_3811_pp0_iter27_reg) & (img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op301_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op278_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == and_ln512_reg_3811_pp0_iter27_reg) & (img_1_data_stream_0_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op301_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op278_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp0_stage0_iter28 = ((1'd1 == and_ln512_reg_3811_pp0_iter27_reg) & (img_1_data_stream_0_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op301_read_state4 == 1'b1)) | ((1'b0 == I_enh1_data_stream_0_V_empty_n) & (ap_predicate_op278_read_state4 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2830 = ((1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_196 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_198 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_200 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_202 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_204 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_206 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_208 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_210 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_212 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_250 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_254 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_257 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_260 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_263 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_266 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_269 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_272 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_275 = (icmp_ln444_reg_3726 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_279 = (ap_predicate_op279_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_280 = (ap_predicate_op280_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_281 = (ap_predicate_op281_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_282 = (ap_predicate_op282_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_283 = (ap_predicate_op283_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_285 = (ap_predicate_op285_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_287 = (ap_predicate_op287_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_289 = (ap_predicate_op289_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_291 = (ap_predicate_op291_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_293 = (ap_predicate_op293_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_294 = (ap_predicate_op294_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_295 = (ap_predicate_op295_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_296 = (ap_predicate_op296_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_297 = (ap_predicate_op297_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_298 = (ap_predicate_op298_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_299 = (ap_predicate_op299_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_300 = (ap_predicate_op300_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_302 = (ap_predicate_op302_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op278_read_state4 = ((1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op279_store_state4 = ((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op280_store_state4 = ((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op281_store_state4 = ((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op282_store_state4 = ((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op283_store_state4 = ((icmp_ln879_reg_3620 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op285_store_state4 = ((icmp_ln879_1_reg_3624 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op287_store_state4 = ((icmp_ln879_3_reg_3628 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op289_store_state4 = ((icmp_ln879_5_reg_3632 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op291_store_state4 = ((icmp_ln879_7_reg_3636 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln899_reg_3615 == 1'd0) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op293_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op294_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op295_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op296_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op297_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op298_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op299_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op300_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op301_read_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

always @ (*) begin
    ap_predicate_op302_store_state4 = ((icmp_ln887_reg_3606 == 1'd1) & (icmp_ln899_reg_3615 == 1'd1) & (1'd1 == and_ln118_reg_3735) & (icmp_ln444_reg_3726 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign col_buf_0_val_1_0_fu_1191_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_10_q0 : tmp_19_fu_1167_p11);

assign col_buf_0_val_2_0_fu_1222_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_11_q0 : tmp_20_fu_1198_p11);

assign col_buf_0_val_3_0_fu_1253_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_12_q0 : tmp_21_fu_1229_p11);

assign col_buf_0_val_4_0_fu_1284_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_13_q0 : tmp_22_fu_1260_p11);

assign col_buf_0_val_5_0_fu_1315_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_14_q0 : tmp_23_fu_1291_p11);

assign col_buf_0_val_6_0_fu_1346_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_15_q0 : tmp_24_fu_1322_p11);

assign col_buf_0_val_7_0_fu_1377_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_16_q0 : tmp_25_fu_1353_p11);

assign col_buf_0_val_8_0_fu_1408_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_17_q0 : tmp_26_fu_1384_p11);

assign empty_587_fu_1044_p1 = x_fu_1036_p3;

assign i_V_fu_652_p2 = (t_V_reg_624 + 9'd1);

assign icmp_ln118_1_fu_1008_p2 = (($signed(ImagLoc_x_fu_982_p2) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_722_p2 = ((add_ln506_fu_716_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_3_fu_748_p2 = ((add_ln506_1_fu_742_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_774_p2 = ((add_ln506_2_fu_768_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln162_10_fu_1979_p2 = ((src_kernel_win_0_va_373_reg_3924_pp0_iter4_reg < select_ln162_9_reg_3976) ? 1'b1 : 1'b0);

assign icmp_ln162_11_fu_1989_p2 = ((src_kernel_win_0_va_249_fu_330 < select_ln162_10_fu_1983_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_12_fu_2003_p2 = ((src_kernel_win_0_va_248_fu_326 < select_ln162_11_fu_1995_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_13_fu_2074_p2 = ((src_kernel_win_0_va_370_reg_4012 < select_ln162_12_fu_2069_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_14_fu_2086_p2 = ((src_kernel_win_0_va_369_reg_4006 < select_ln162_13_fu_2079_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_15_fu_2098_p2 = ((src_kernel_win_0_va_368_reg_4000_pp0_iter6_reg < select_ln162_14_reg_4033) ? 1'b1 : 1'b0);

assign icmp_ln162_16_fu_2108_p2 = ((src_kernel_win_0_va_367_reg_3994_pp0_iter6_reg < select_ln162_15_fu_2102_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_17_fu_2120_p2 = ((src_kernel_win_0_va_366_reg_3988_pp0_iter6_reg < select_ln162_16_fu_2113_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_18_fu_2130_p2 = ((src_kernel_win_0_va_365_reg_3982_pp0_iter7_reg < select_ln162_17_fu_2125_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_19_fu_2142_p2 = ((src_kernel_win_0_va_323_reg_3902_pp0_iter7_reg < select_ln162_18_fu_2135_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_1_fu_1707_p2 = ((src_kernel_win_0_va_250_fu_334 < select_ln162_fu_1699_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_20_fu_2178_p2 = ((src_kernel_win_0_va_240_fu_294 < select_ln162_19_reg_4049) ? 1'b1 : 1'b0);

assign icmp_ln162_21_fu_2190_p2 = ((src_kernel_win_0_va_239_fu_290 < select_ln162_20_fu_2183_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_22_fu_2204_p2 = ((src_kernel_win_0_va_238_fu_286 < select_ln162_21_fu_2196_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_23_fu_2275_p2 = ((src_kernel_win_0_va_361_reg_4079 < select_ln162_22_fu_2270_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_24_fu_2287_p2 = ((src_kernel_win_0_va_360_reg_4073 < select_ln162_23_fu_2280_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_25_fu_2299_p2 = ((src_kernel_win_0_va_359_reg_4067_pp0_iter10_reg < select_ln162_24_reg_4100) ? 1'b1 : 1'b0);

assign icmp_ln162_26_fu_2309_p2 = ((src_kernel_win_0_va_358_reg_4061_pp0_iter10_reg < select_ln162_25_fu_2303_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_27_fu_2321_p2 = ((src_kernel_win_0_va_357_reg_4055_pp0_iter10_reg < select_ln162_26_fu_2314_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_28_fu_2355_p2 = ((src_kernel_win_0_va_322_reg_3895_pp0_iter11_reg < select_ln162_27_fu_2350_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_29_fu_2367_p2 = ((src_kernel_win_0_va_231_fu_258 < select_ln162_28_fu_2360_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_2_fu_1721_p2 = ((src_kernel_win_0_va_258_fu_366 < select_ln162_1_fu_1713_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_30_fu_2441_p2 = ((src_kernel_win_0_va_354_reg_4152 < select_ln162_29_reg_4158) ? 1'b1 : 1'b0);

assign icmp_ln162_31_fu_2451_p2 = ((src_kernel_win_0_va_353_reg_4146 < select_ln162_30_fu_2445_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_32_fu_2463_p2 = ((src_kernel_win_0_va_352_reg_4140 < select_ln162_31_fu_2456_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_33_fu_2473_p2 = ((src_kernel_win_0_va_351_reg_4134_pp0_iter13_reg < select_ln162_32_fu_2468_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_34_fu_2485_p2 = ((src_kernel_win_0_va_350_reg_4128_pp0_iter13_reg < select_ln162_33_fu_2478_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_35_fu_2497_p2 = ((src_kernel_win_0_va_349_reg_4122_pp0_iter14_reg < select_ln162_34_reg_4174) ? 1'b1 : 1'b0);

assign icmp_ln162_36_fu_2507_p2 = ((src_kernel_win_0_va_348_reg_4116_pp0_iter14_reg < select_ln162_35_fu_2501_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_37_fu_2519_p2 = ((src_kernel_win_0_va_321_reg_3888_pp0_iter14_reg < select_ln162_36_fu_2512_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_38_fu_2553_p2 = ((src_kernel_win_0_va_223_fu_226 < select_ln162_37_fu_2548_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_39_fu_2567_p2 = ((src_kernel_win_0_va_222_fu_222 < select_ln162_38_fu_2559_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_3_fu_1821_p2 = ((src_kernel_win_0_va_271_reg_3864 < select_ln162_2_fu_1816_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_40_fu_2641_p2 = ((src_kernel_win_0_va_345_reg_4220 < select_ln162_39_reg_4226) ? 1'b1 : 1'b0);

assign icmp_ln162_41_fu_2651_p2 = ((src_kernel_win_0_va_344_reg_4214 < select_ln162_40_fu_2645_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_42_fu_2663_p2 = ((src_kernel_win_0_va_343_reg_4208 < select_ln162_41_fu_2656_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_43_fu_2673_p2 = ((src_kernel_win_0_va_342_reg_4202_pp0_iter17_reg < select_ln162_42_fu_2668_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_44_fu_2685_p2 = ((src_kernel_win_0_va_341_reg_4196_pp0_iter17_reg < select_ln162_43_fu_2678_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_45_fu_2697_p2 = ((src_kernel_win_0_va_340_reg_4190_pp0_iter18_reg < select_ln162_44_reg_4242) ? 1'b1 : 1'b0);

assign icmp_ln162_46_fu_2707_p2 = ((src_kernel_win_0_va_320_reg_3881_pp0_iter18_reg < select_ln162_45_fu_2701_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_47_fu_2740_p2 = ((src_kernel_win_0_va_215_fu_194 < select_ln162_46_reg_4248) ? 1'b1 : 1'b0);

assign icmp_ln162_48_fu_2752_p2 = ((src_kernel_win_0_va_214_fu_190 < select_ln162_47_fu_2745_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_49_fu_2766_p2 = ((src_kernel_win_0_va_213_fu_186 < select_ln162_48_fu_2758_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_4_fu_1833_p2 = ((src_kernel_win_0_va_257_fu_362 < select_ln162_3_fu_1826_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_50_fu_2829_p2 = ((src_kernel_win_0_va_336_reg_4272 < select_ln162_49_fu_2824_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_51_fu_2841_p2 = ((src_kernel_win_0_va_335_reg_4266 < select_ln162_50_fu_2834_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_52_fu_2853_p2 = ((src_kernel_win_0_va_334_reg_4260_pp0_iter21_reg < select_ln162_51_reg_4293) ? 1'b1 : 1'b0);

assign icmp_ln162_53_fu_2863_p2 = ((src_kernel_win_0_va_327_reg_4254_pp0_iter21_reg < select_ln162_52_fu_2857_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_54_fu_2875_p2 = ((src_kernel_win_0_va_261_reg_3815_pp0_iter21_reg < select_ln162_53_fu_2868_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_55_fu_2888_p2 = ((src_kernel_win_0_va_319_reg_3875_pp0_iter22_reg < select_ln162_54_fu_2883_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_56_fu_2900_p2 = ((src_kernel_win_0_va_197_fu_122 < select_ln162_55_fu_2893_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_57_fu_2918_p2 = ((src_kernel_win_0_va_262_reg_3822_pp0_iter23_reg < select_ln162_56_reg_4309) ? 1'b1 : 1'b0);

assign icmp_ln162_58_fu_2928_p2 = ((src_kernel_win_0_va_263_reg_3829_pp0_iter23_reg < select_ln162_57_fu_2922_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_59_fu_2940_p2 = ((src_kernel_win_0_va_264_reg_3835_pp0_iter23_reg < select_ln162_58_fu_2933_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_5_fu_1899_p2 = ((src_kernel_win_0_va_378_reg_3954 < select_ln162_4_reg_3960) ? 1'b1 : 1'b0);

assign icmp_ln162_60_fu_2950_p2 = ((src_kernel_win_0_va_265_reg_3841_pp0_iter24_reg < select_ln162_59_fu_2945_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_61_fu_2962_p2 = ((src_kernel_win_0_va_266_reg_3847_pp0_iter24_reg < select_ln162_60_fu_2955_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_62_fu_2989_p2 = ((src_kernel_win_0_va_267_reg_3853_pp0_iter25_reg < select_ln162_61_reg_4325) ? 1'b1 : 1'b0);

assign icmp_ln162_63_fu_2999_p2 = ((src_kernel_win_0_va_208_fu_166 < select_ln162_62_fu_2993_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_64_fu_3013_p2 = ((src_kernel_win_0_va_207_fu_162 < select_ln162_63_fu_3005_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_65_fu_3068_p2 = ((src_kernel_win_0_va_331_reg_4343 < select_ln162_64_fu_3063_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_66_fu_3080_p2 = ((src_kernel_win_0_va_330_reg_4337 < select_ln162_65_fu_3073_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_67_fu_3092_p2 = ((src_kernel_win_0_va_329_reg_4331_pp0_iter27_reg < select_ln162_66_reg_4364) ? 1'b1 : 1'b0);

assign icmp_ln162_6_fu_1909_p2 = ((src_kernel_win_0_va_377_reg_3948 < select_ln162_5_fu_1903_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_7_fu_1921_p2 = ((src_kernel_win_0_va_376_reg_3942 < select_ln162_6_fu_1914_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_8_fu_1931_p2 = ((src_kernel_win_0_va_375_reg_3936_pp0_iter3_reg < select_ln162_7_fu_1926_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_9_fu_1943_p2 = ((src_kernel_win_0_va_374_reg_3930_pp0_iter3_reg < select_ln162_8_fu_1936_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_1693_p2 = ((src_kernel_win_0_va_241_fu_298 < src_kernel_win_0_va_232_fu_262) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_646_p2 = ((t_V_reg_624 == 9'd275) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_954_p2 = ((t_V_4_reg_635 == 9'd488) ? 1'b1 : 1'b0);

assign icmp_ln507_10_fu_938_p2 = ((sub_ln493_5_fu_812_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_1_fu_830_p2 = ((trunc_ln506_fu_712_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln507_2_fu_842_p2 = ((trunc_ln506_fu_712_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_3_fu_854_p2 = ((sub_ln493_2_fu_794_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_4_fu_866_p2 = ((sub_ln493_2_fu_794_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln507_5_fu_878_p2 = ((sub_ln493_3_fu_800_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_6_fu_890_p2 = ((sub_ln493_3_fu_800_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_7_fu_902_p2 = ((sub_ln493_4_fu_806_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_8_fu_914_p2 = ((sub_ln493_4_fu_806_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_9_fu_926_p2 = ((sub_ln493_5_fu_812_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln507_fu_818_p2 = ((trunc_ln506_fu_712_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_682_p2 = ((t_V_reg_624 == 9'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_688_p2 = ((t_V_reg_624 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_694_p2 = ((t_V_reg_624 == 9'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_700_p2 = ((t_V_reg_624 == 9'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_676_p2 = ((t_V_reg_624 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_658_p2 = ((t_V_reg_624 < 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_976_p2 = ((tmp_fu_966_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_706_p2 = ((t_V_reg_624 > 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_670_p2 = ((t_V_reg_624 > 9'd4) ? 1'b1 : 1'b0);

assign img_1_data_stream_0_V_din = ((icmp_ln162_67_fu_3092_p2[0:0] === 1'b1) ? src_kernel_win_0_va_329_reg_4331_pp0_iter27_reg : select_ln162_66_reg_4364);

assign j_V_fu_960_p2 = (t_V_4_reg_635 + 9'd1);

assign k_buf_0_val_10_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_10_address1 = k_buf_0_val_10_add_reg_3763;

assign k_buf_0_val_11_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_11_address1 = k_buf_0_val_11_add_reg_3769;

assign k_buf_0_val_12_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_12_address1 = k_buf_0_val_12_add_reg_3775;

assign k_buf_0_val_13_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_13_address1 = k_buf_0_val_13_add_reg_3781;

assign k_buf_0_val_14_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_14_address1 = k_buf_0_val_14_add_reg_3787;

assign k_buf_0_val_15_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_15_address1 = k_buf_0_val_15_add_reg_3793;

assign k_buf_0_val_16_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_16_address1 = k_buf_0_val_16_add_reg_3799;

assign k_buf_0_val_17_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_17_address1 = k_buf_0_val_17_add_reg_3805;

assign k_buf_0_val_9_address0 = empty_587_fu_1044_p1;

assign k_buf_0_val_9_address1 = k_buf_0_val_9_addr_reg_3757;

assign or_ln457_fu_1061_p2 = (xor_ln457_reg_3610 | icmp_ln118_1_fu_1008_p2);

assign select_ln121_fu_1028_p3 = ((tmp_74_fu_1020_p3[0:0] === 1'b1) ? 9'd0 : 9'd479);

assign select_ln162_10_fu_1983_p3 = ((icmp_ln162_10_fu_1979_p2[0:0] === 1'b1) ? src_kernel_win_0_va_373_reg_3924_pp0_iter4_reg : select_ln162_9_reg_3976);

assign select_ln162_11_fu_1995_p3 = ((icmp_ln162_11_fu_1989_p2[0:0] === 1'b1) ? src_kernel_win_0_va_249_fu_330 : select_ln162_10_fu_1983_p3);

assign select_ln162_12_fu_2069_p3 = ((icmp_ln162_12_reg_4028[0:0] === 1'b1) ? src_kernel_win_0_va_371_reg_4018 : select_ln162_11_reg_4023);

assign select_ln162_13_fu_2079_p3 = ((icmp_ln162_13_fu_2074_p2[0:0] === 1'b1) ? src_kernel_win_0_va_370_reg_4012 : select_ln162_12_fu_2069_p3);

assign select_ln162_14_fu_2091_p3 = ((icmp_ln162_14_fu_2086_p2[0:0] === 1'b1) ? src_kernel_win_0_va_369_reg_4006 : select_ln162_13_fu_2079_p3);

assign select_ln162_15_fu_2102_p3 = ((icmp_ln162_15_fu_2098_p2[0:0] === 1'b1) ? src_kernel_win_0_va_368_reg_4000_pp0_iter6_reg : select_ln162_14_reg_4033);

assign select_ln162_16_fu_2113_p3 = ((icmp_ln162_16_fu_2108_p2[0:0] === 1'b1) ? src_kernel_win_0_va_367_reg_3994_pp0_iter6_reg : select_ln162_15_fu_2102_p3);

assign select_ln162_17_fu_2125_p3 = ((icmp_ln162_17_reg_4044[0:0] === 1'b1) ? src_kernel_win_0_va_366_reg_3988_pp0_iter7_reg : select_ln162_16_reg_4039);

assign select_ln162_18_fu_2135_p3 = ((icmp_ln162_18_fu_2130_p2[0:0] === 1'b1) ? src_kernel_win_0_va_365_reg_3982_pp0_iter7_reg : select_ln162_17_fu_2125_p3);

assign select_ln162_19_fu_2147_p3 = ((icmp_ln162_19_fu_2142_p2[0:0] === 1'b1) ? src_kernel_win_0_va_323_reg_3902_pp0_iter7_reg : select_ln162_18_fu_2135_p3);

assign select_ln162_1_fu_1713_p3 = ((icmp_ln162_1_fu_1707_p2[0:0] === 1'b1) ? src_kernel_win_0_va_250_fu_334 : select_ln162_fu_1699_p3);

assign select_ln162_20_fu_2183_p3 = ((icmp_ln162_20_fu_2178_p2[0:0] === 1'b1) ? src_kernel_win_0_va_240_fu_294 : select_ln162_19_reg_4049);

assign select_ln162_21_fu_2196_p3 = ((icmp_ln162_21_fu_2190_p2[0:0] === 1'b1) ? src_kernel_win_0_va_239_fu_290 : select_ln162_20_fu_2183_p3);

assign select_ln162_22_fu_2270_p3 = ((icmp_ln162_22_reg_4095[0:0] === 1'b1) ? src_kernel_win_0_va_362_reg_4085 : select_ln162_21_reg_4090);

assign select_ln162_23_fu_2280_p3 = ((icmp_ln162_23_fu_2275_p2[0:0] === 1'b1) ? src_kernel_win_0_va_361_reg_4079 : select_ln162_22_fu_2270_p3);

assign select_ln162_24_fu_2292_p3 = ((icmp_ln162_24_fu_2287_p2[0:0] === 1'b1) ? src_kernel_win_0_va_360_reg_4073 : select_ln162_23_fu_2280_p3);

assign select_ln162_25_fu_2303_p3 = ((icmp_ln162_25_fu_2299_p2[0:0] === 1'b1) ? src_kernel_win_0_va_359_reg_4067_pp0_iter10_reg : select_ln162_24_reg_4100);

assign select_ln162_26_fu_2314_p3 = ((icmp_ln162_26_fu_2309_p2[0:0] === 1'b1) ? src_kernel_win_0_va_358_reg_4061_pp0_iter10_reg : select_ln162_25_fu_2303_p3);

assign select_ln162_27_fu_2350_p3 = ((icmp_ln162_27_reg_4111[0:0] === 1'b1) ? src_kernel_win_0_va_357_reg_4055_pp0_iter11_reg : select_ln162_26_reg_4106);

assign select_ln162_28_fu_2360_p3 = ((icmp_ln162_28_fu_2355_p2[0:0] === 1'b1) ? src_kernel_win_0_va_322_reg_3895_pp0_iter11_reg : select_ln162_27_fu_2350_p3);

assign select_ln162_29_fu_2373_p3 = ((icmp_ln162_29_fu_2367_p2[0:0] === 1'b1) ? src_kernel_win_0_va_231_fu_258 : select_ln162_28_fu_2360_p3);

assign select_ln162_2_fu_1816_p3 = ((icmp_ln162_2_reg_3919[0:0] === 1'b1) ? src_kernel_win_0_va_270_reg_3859 : select_ln162_1_reg_3914);

assign select_ln162_30_fu_2445_p3 = ((icmp_ln162_30_fu_2441_p2[0:0] === 1'b1) ? src_kernel_win_0_va_354_reg_4152 : select_ln162_29_reg_4158);

assign select_ln162_31_fu_2456_p3 = ((icmp_ln162_31_fu_2451_p2[0:0] === 1'b1) ? src_kernel_win_0_va_353_reg_4146 : select_ln162_30_fu_2445_p3);

assign select_ln162_32_fu_2468_p3 = ((icmp_ln162_32_reg_4169[0:0] === 1'b1) ? src_kernel_win_0_va_352_reg_4140_pp0_iter13_reg : select_ln162_31_reg_4164);

assign select_ln162_33_fu_2478_p3 = ((icmp_ln162_33_fu_2473_p2[0:0] === 1'b1) ? src_kernel_win_0_va_351_reg_4134_pp0_iter13_reg : select_ln162_32_fu_2468_p3);

assign select_ln162_34_fu_2490_p3 = ((icmp_ln162_34_fu_2485_p2[0:0] === 1'b1) ? src_kernel_win_0_va_350_reg_4128_pp0_iter13_reg : select_ln162_33_fu_2478_p3);

assign select_ln162_35_fu_2501_p3 = ((icmp_ln162_35_fu_2497_p2[0:0] === 1'b1) ? src_kernel_win_0_va_349_reg_4122_pp0_iter14_reg : select_ln162_34_reg_4174);

assign select_ln162_36_fu_2512_p3 = ((icmp_ln162_36_fu_2507_p2[0:0] === 1'b1) ? src_kernel_win_0_va_348_reg_4116_pp0_iter14_reg : select_ln162_35_fu_2501_p3);

assign select_ln162_37_fu_2548_p3 = ((icmp_ln162_37_reg_4185[0:0] === 1'b1) ? src_kernel_win_0_va_321_reg_3888_pp0_iter15_reg : select_ln162_36_reg_4180);

assign select_ln162_38_fu_2559_p3 = ((icmp_ln162_38_fu_2553_p2[0:0] === 1'b1) ? src_kernel_win_0_va_223_fu_226 : select_ln162_37_fu_2548_p3);

assign select_ln162_39_fu_2573_p3 = ((icmp_ln162_39_fu_2567_p2[0:0] === 1'b1) ? src_kernel_win_0_va_222_fu_222 : select_ln162_38_fu_2559_p3);

assign select_ln162_3_fu_1826_p3 = ((icmp_ln162_3_fu_1821_p2[0:0] === 1'b1) ? src_kernel_win_0_va_271_reg_3864 : select_ln162_2_fu_1816_p3);

assign select_ln162_40_fu_2645_p3 = ((icmp_ln162_40_fu_2641_p2[0:0] === 1'b1) ? src_kernel_win_0_va_345_reg_4220 : select_ln162_39_reg_4226);

assign select_ln162_41_fu_2656_p3 = ((icmp_ln162_41_fu_2651_p2[0:0] === 1'b1) ? src_kernel_win_0_va_344_reg_4214 : select_ln162_40_fu_2645_p3);

assign select_ln162_42_fu_2668_p3 = ((icmp_ln162_42_reg_4237[0:0] === 1'b1) ? src_kernel_win_0_va_343_reg_4208_pp0_iter17_reg : select_ln162_41_reg_4232);

assign select_ln162_43_fu_2678_p3 = ((icmp_ln162_43_fu_2673_p2[0:0] === 1'b1) ? src_kernel_win_0_va_342_reg_4202_pp0_iter17_reg : select_ln162_42_fu_2668_p3);

assign select_ln162_44_fu_2690_p3 = ((icmp_ln162_44_fu_2685_p2[0:0] === 1'b1) ? src_kernel_win_0_va_341_reg_4196_pp0_iter17_reg : select_ln162_43_fu_2678_p3);

assign select_ln162_45_fu_2701_p3 = ((icmp_ln162_45_fu_2697_p2[0:0] === 1'b1) ? src_kernel_win_0_va_340_reg_4190_pp0_iter18_reg : select_ln162_44_reg_4242);

assign select_ln162_46_fu_2712_p3 = ((icmp_ln162_46_fu_2707_p2[0:0] === 1'b1) ? src_kernel_win_0_va_320_reg_3881_pp0_iter18_reg : select_ln162_45_fu_2701_p3);

assign select_ln162_47_fu_2745_p3 = ((icmp_ln162_47_fu_2740_p2[0:0] === 1'b1) ? src_kernel_win_0_va_215_fu_194 : select_ln162_46_reg_4248);

assign select_ln162_48_fu_2758_p3 = ((icmp_ln162_48_fu_2752_p2[0:0] === 1'b1) ? src_kernel_win_0_va_214_fu_190 : select_ln162_47_fu_2745_p3);

assign select_ln162_49_fu_2824_p3 = ((icmp_ln162_49_reg_4288[0:0] === 1'b1) ? src_kernel_win_0_va_337_reg_4278 : select_ln162_48_reg_4283);

assign select_ln162_4_fu_1839_p3 = ((icmp_ln162_4_fu_1833_p2[0:0] === 1'b1) ? src_kernel_win_0_va_257_fu_362 : select_ln162_3_fu_1826_p3);

assign select_ln162_50_fu_2834_p3 = ((icmp_ln162_50_fu_2829_p2[0:0] === 1'b1) ? src_kernel_win_0_va_336_reg_4272 : select_ln162_49_fu_2824_p3);

assign select_ln162_51_fu_2846_p3 = ((icmp_ln162_51_fu_2841_p2[0:0] === 1'b1) ? src_kernel_win_0_va_335_reg_4266 : select_ln162_50_fu_2834_p3);

assign select_ln162_52_fu_2857_p3 = ((icmp_ln162_52_fu_2853_p2[0:0] === 1'b1) ? src_kernel_win_0_va_334_reg_4260_pp0_iter21_reg : select_ln162_51_reg_4293);

assign select_ln162_53_fu_2868_p3 = ((icmp_ln162_53_fu_2863_p2[0:0] === 1'b1) ? src_kernel_win_0_va_327_reg_4254_pp0_iter21_reg : select_ln162_52_fu_2857_p3);

assign select_ln162_54_fu_2883_p3 = ((icmp_ln162_54_reg_4304[0:0] === 1'b1) ? src_kernel_win_0_va_261_reg_3815_pp0_iter22_reg : select_ln162_53_reg_4299);

assign select_ln162_55_fu_2893_p3 = ((icmp_ln162_55_fu_2888_p2[0:0] === 1'b1) ? src_kernel_win_0_va_319_reg_3875_pp0_iter22_reg : select_ln162_54_fu_2883_p3);

assign select_ln162_56_fu_2906_p3 = ((icmp_ln162_56_fu_2900_p2[0:0] === 1'b1) ? src_kernel_win_0_va_197_fu_122 : select_ln162_55_fu_2893_p3);

assign select_ln162_57_fu_2922_p3 = ((icmp_ln162_57_fu_2918_p2[0:0] === 1'b1) ? src_kernel_win_0_va_262_reg_3822_pp0_iter23_reg : select_ln162_56_reg_4309);

assign select_ln162_58_fu_2933_p3 = ((icmp_ln162_58_fu_2928_p2[0:0] === 1'b1) ? src_kernel_win_0_va_263_reg_3829_pp0_iter23_reg : select_ln162_57_fu_2922_p3);

assign select_ln162_59_fu_2945_p3 = ((icmp_ln162_59_reg_4320[0:0] === 1'b1) ? src_kernel_win_0_va_264_reg_3835_pp0_iter24_reg : select_ln162_58_reg_4315);

assign select_ln162_5_fu_1903_p3 = ((icmp_ln162_5_fu_1899_p2[0:0] === 1'b1) ? src_kernel_win_0_va_378_reg_3954 : select_ln162_4_reg_3960);

assign select_ln162_60_fu_2955_p3 = ((icmp_ln162_60_fu_2950_p2[0:0] === 1'b1) ? src_kernel_win_0_va_265_reg_3841_pp0_iter24_reg : select_ln162_59_fu_2945_p3);

assign select_ln162_61_fu_2967_p3 = ((icmp_ln162_61_fu_2962_p2[0:0] === 1'b1) ? src_kernel_win_0_va_266_reg_3847_pp0_iter24_reg : select_ln162_60_fu_2955_p3);

assign select_ln162_62_fu_2993_p3 = ((icmp_ln162_62_fu_2989_p2[0:0] === 1'b1) ? src_kernel_win_0_va_267_reg_3853_pp0_iter25_reg : select_ln162_61_reg_4325);

assign select_ln162_63_fu_3005_p3 = ((icmp_ln162_63_fu_2999_p2[0:0] === 1'b1) ? src_kernel_win_0_va_208_fu_166 : select_ln162_62_fu_2993_p3);

assign select_ln162_64_fu_3063_p3 = ((icmp_ln162_64_reg_4359[0:0] === 1'b1) ? src_kernel_win_0_va_332_reg_4349 : select_ln162_63_reg_4354);

assign select_ln162_65_fu_3073_p3 = ((icmp_ln162_65_fu_3068_p2[0:0] === 1'b1) ? src_kernel_win_0_va_331_reg_4343 : select_ln162_64_fu_3063_p3);

assign select_ln162_66_fu_3085_p3 = ((icmp_ln162_66_fu_3080_p2[0:0] === 1'b1) ? src_kernel_win_0_va_330_reg_4337 : select_ln162_65_fu_3073_p3);

assign select_ln162_6_fu_1914_p3 = ((icmp_ln162_6_fu_1909_p2[0:0] === 1'b1) ? src_kernel_win_0_va_377_reg_3948 : select_ln162_5_fu_1903_p3);

assign select_ln162_7_fu_1926_p3 = ((icmp_ln162_7_reg_3971[0:0] === 1'b1) ? src_kernel_win_0_va_376_reg_3942_pp0_iter3_reg : select_ln162_6_reg_3966);

assign select_ln162_8_fu_1936_p3 = ((icmp_ln162_8_fu_1931_p2[0:0] === 1'b1) ? src_kernel_win_0_va_375_reg_3936_pp0_iter3_reg : select_ln162_7_fu_1926_p3);

assign select_ln162_9_fu_1948_p3 = ((icmp_ln162_9_fu_1943_p2[0:0] === 1'b1) ? src_kernel_win_0_va_374_reg_3930_pp0_iter3_reg : select_ln162_8_fu_1936_p3);

assign select_ln162_fu_1699_p3 = ((icmp_ln162_fu_1693_p2[0:0] === 1'b1) ? src_kernel_win_0_va_241_fu_298 : src_kernel_win_0_va_232_fu_262);

assign select_ln493_1_fu_760_p3 = ((icmp_ln118_3_fu_748_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_fu_754_p2);

assign select_ln493_2_fu_786_p3 = ((icmp_ln118_fu_774_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_1_fu_780_p2);

assign select_ln493_fu_734_p3 = ((icmp_ln118_2_fu_722_p2[0:0] === 1'b1) ? 4'd0 : xor_ln493_fu_728_p2);

assign select_ln507_10_fu_1641_p3 = ((and_ln507_1_reg_3672[0:0] === 1'b1) ? col_buf_0_val_5_0_fu_1315_p3 : select_ln507_9_fu_1634_p3);

assign select_ln507_12_fu_1662_p3 = ((and_ln507_9_reg_3716[0:0] === 1'b1) ? col_buf_0_val_5_0_fu_1315_p3 : col_buf_0_val_7_0_fu_1377_p3);

assign select_ln507_13_fu_1669_p3 = ((and_ln507_1_reg_3672[0:0] === 1'b1) ? col_buf_0_val_6_0_fu_1346_p3 : select_ln507_12_fu_1662_p3);

assign select_ln507_1_fu_1557_p3 = ((and_ln507_1_reg_3672[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1222_p3 : select_ln507_fu_1550_p3);

assign select_ln507_3_fu_1578_p3 = ((and_ln507_3_reg_3686[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1222_p3 : col_buf_0_val_4_0_fu_1284_p3);

assign select_ln507_4_fu_1585_p3 = ((and_ln507_1_reg_3672[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1253_p3 : select_ln507_3_fu_1578_p3);

assign select_ln507_6_fu_1606_p3 = ((and_ln507_5_reg_3696[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1253_p3 : col_buf_0_val_5_0_fu_1315_p3);

assign select_ln507_7_fu_1613_p3 = ((and_ln507_1_reg_3672[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1284_p3 : select_ln507_6_fu_1606_p3);

assign select_ln507_9_fu_1634_p3 = ((and_ln507_7_reg_3706[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1284_p3 : col_buf_0_val_6_0_fu_1346_p3);

assign select_ln507_fu_1550_p3 = ((and_ln507_reg_3667[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1191_p3 : col_buf_0_val_3_0_fu_1253_p3);

assign select_ln899_1_fu_1592_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? select_ln507_4_fu_1585_p3 : col_buf_0_val_5_0_fu_1315_p3);

assign select_ln899_2_fu_1620_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? select_ln507_7_fu_1613_p3 : col_buf_0_val_6_0_fu_1346_p3);

assign select_ln899_3_fu_1648_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? select_ln507_10_fu_1641_p3 : col_buf_0_val_7_0_fu_1377_p3);

assign select_ln899_4_fu_1676_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? select_ln507_13_fu_1669_p3 : col_buf_0_val_8_0_fu_1408_p3);

assign select_ln899_fu_1564_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? select_ln507_1_fu_1557_p3 : col_buf_0_val_4_0_fu_1284_p3);

assign src_kernel_win_0_va_318_fu_1483_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? tmp_27_fu_1460_p11 : col_buf_0_val_1_0_fu_1191_p3);

assign src_kernel_win_0_va_319_fu_1513_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? tmp_28_fu_1490_p11 : col_buf_0_val_2_0_fu_1222_p3);

assign src_kernel_win_0_va_320_fu_1543_p3 = ((icmp_ln899_1_reg_3640[0:0] === 1'b1) ? tmp_29_fu_1520_p11 : col_buf_0_val_3_0_fu_1253_p3);

assign src_kernel_win_0_va_321_fu_1571_p3 = ((and_ln507_2_reg_3681[0:0] === 1'b1) ? src_kernel_win_0_va_326_fu_1160_p3 : select_ln899_fu_1564_p3);

assign src_kernel_win_0_va_322_fu_1599_p3 = ((and_ln507_4_reg_3691[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1191_p3 : select_ln899_1_fu_1592_p3);

assign src_kernel_win_0_va_323_fu_1627_p3 = ((and_ln507_6_reg_3701[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1222_p3 : select_ln899_2_fu_1620_p3);

assign src_kernel_win_0_va_324_fu_1655_p3 = ((and_ln507_8_reg_3711[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1253_p3 : select_ln899_3_fu_1648_p3);

assign src_kernel_win_0_va_325_fu_1683_p3 = ((and_ln507_10_reg_3721[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1284_p3 : select_ln899_4_fu_1676_p3);

assign src_kernel_win_0_va_326_fu_1160_p3 = ((or_ln457_reg_3744[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_18_fu_1136_p11);

assign start_out = real_start;

assign sub_ln493_1_fu_780_p2 = (4'd1 - trunc_ln506_fu_712_p1);

assign sub_ln493_2_fu_794_p2 = (4'd3 - trunc_ln506_fu_712_p1);

assign sub_ln493_3_fu_800_p2 = (4'd4 - trunc_ln506_fu_712_p1);

assign sub_ln493_4_fu_806_p2 = (4'd5 - trunc_ln506_fu_712_p1);

assign sub_ln493_5_fu_812_p2 = (4'd6 - trunc_ln506_fu_712_p1);

assign sub_ln493_fu_754_p2 = (4'd0 - trunc_ln506_fu_712_p1);

assign tmp_73_fu_994_p3 = ImagLoc_x_fu_982_p2[32'd9];

assign tmp_74_fu_1020_p3 = ImagLoc_x_fu_982_p2[32'd9];

assign tmp_fu_966_p4 = {{t_V_4_reg_635[8:3]}};

assign trunc_ln458_fu_1057_p1 = x_fu_1036_p3[3:0];

assign trunc_ln506_fu_712_p1 = t_V_reg_624[3:0];

assign x_fu_1036_p3 = ((and_ln118_fu_1014_p2[0:0] === 1'b1) ? add_ln451_1_fu_988_p2 : select_ln121_fu_1028_p3);

assign xor_ln118_fu_1002_p2 = (tmp_73_fu_994_p3 ^ 1'd1);

assign xor_ln457_fu_664_p2 = (icmp_ln887_fu_658_p2 ^ 1'd1);

assign xor_ln493_1_fu_1131_p2 = (trunc_ln458_reg_3739 ^ 4'd15);

assign xor_ln493_fu_728_p2 = (trunc_ln506_fu_712_p1 ^ 4'd15);

assign zext_ln444_fu_950_p1 = t_V_4_reg_635;

endmodule //Loop_loop_height_pro
