// Seed: 625726495
module module_0 (
    id_1
);
  input wire id_1;
  always id_2 <= -1;
  reg id_3;
  assign id_2 = ((id_3)), id_2 = (-1);
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_5, id_6, id_7;
  assign id_6 = 1;
  wor id_8 = id_6;
  wire id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (id_12);
  tri0 id_14 = -1;
endmodule
