
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1465.836 ; gain = 0.000 ; free physical = 9293 ; free virtual = 16315
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.746 ; gain = 0.000 ; free physical = 9000 ; free virtual = 16021
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.781 ; gain = 0.000 ; free physical = 8300 ; free virtual = 15321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 2363.781 ; gain = 897.945 ; free physical = 8298 ; free virtual = 15319
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2386.629 ; gain = 10.973 ; free physical = 8288 ; free virtual = 15309

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fc9ca2b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2386.629 ; gain = 0.000 ; free physical = 8288 ; free virtual = 15309

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc9ca2b2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fc9ca2b2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1366b7228

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1366b7228

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1366b7228

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1366b7228

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8151 ; free virtual = 15172
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8148 ; free virtual = 15169
Ending Logic Optimization Task | Checksum: 16babce20

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8148 ; free virtual = 15169

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16babce20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16babce20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154
Ending Netlist Obfuscation Task | Checksum: 16babce20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.598 ; gain = 169.879 ; free physical = 8133 ; free virtual = 15154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8137 ; free virtual = 15159
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8216b756

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8137 ; free virtual = 15159
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8137 ; free virtual = 15159

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3d78592d

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b8148e4d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8125 ; free virtual = 15147

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b8148e4d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8125 ; free virtual = 15147
Phase 1 Placer Initialization | Checksum: b8148e4d

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8125 ; free virtual = 15147

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13b6217e9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8124 ; free virtual = 15145

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 7 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18418b96f

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140
Phase 2.2 Global Placement Core | Checksum: 12b396709

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140
Phase 2 Global Placement | Checksum: 12b396709

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c4704527

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14436d9be

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 182d7ec2e

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c5067d62

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23d251966

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 214422299

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15254b54d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135
Phase 3 Detail Placement | Checksum: 15254b54d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12acdcee4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12acdcee4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8113 ; free virtual = 15134
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.546. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8113 ; free virtual = 15134
Phase 4.1 Post Commit Optimization | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8113 ; free virtual = 15134

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8115 ; free virtual = 15136
Phase 4.4 Final Placement Cleanup | Checksum: 1dd458925

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dd458925

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136
Ending Placer Task | Checksum: 168cc6d1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8126 ; free virtual = 15147
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8126 ; free virtual = 15147
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8095 ; free virtual = 15117
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8058 ; free virtual = 15080
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8027 ; free virtual = 15049
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8009 ; free virtual = 15030
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.355 ; gain = 0.000 ; free physical = 8008 ; free virtual = 15031
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: ae829836 ConstDB: 0 ShapeSum: ba49d4e8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2758.254 ; gain = 171.961 ; free physical = 7702 ; free virtual = 14725
Post Restoration Checksum: NetGraph: 71deb190 NumContArr: 6117f99b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7703 ; free virtual = 14726

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7698 ; free virtual = 14720

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7698 ; free virtual = 14720
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 132883e87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7697 ; free virtual = 14719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.658  | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f874e2b6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7695 ; free virtual = 14717

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 95
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 95
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23f357c0b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7692 ; free virtual = 14715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.426  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
Phase 4 Rip-up And Reroute | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
Phase 5 Delay and Skew Optimization | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11f66b811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.426  | TNS=0.000  | WHS=0.181  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11f66b811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
Phase 6 Post Hold Fix | Checksum: 11f66b811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00302912 %
  Global Horizontal Routing Utilization  = 0.00404945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b9568d26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7690 ; free virtual = 14713

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b9568d26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7689 ; free virtual = 14712

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c8409a02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7689 ; free virtual = 14712

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.426  | TNS=0.000  | WHS=0.181  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c8409a02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7690 ; free virtual = 14712
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2791.008 ; gain = 204.715 ; free physical = 7698 ; free virtual = 14720

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2791.008 ; gain = 210.652 ; free physical = 7697 ; free virtual = 14720
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.008 ; gain = 0.000 ; free physical = 7697 ; free virtual = 14720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2791.008 ; gain = 0.000 ; free physical = 7697 ; free virtual = 14721
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.953 ; gain = 0.000 ; free physical = 7697 ; free virtual = 14720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2814.953 ; gain = 0.000 ; free physical = 7695 ; free virtual = 14720
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_postroute_physopted.rpt -pb bd_0_wrapper_bus_skew_postroute_physopted.pb -rpx bd_0_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 15:33:48 2023...
