// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Reduction(
  input          clock,
                 reset,
                 io_in_valid,
  input  [5:0]   io_in_bits_uop_ctrl_funct6,
  input  [2:0]   io_in_bits_uop_ctrl_funct3,
  input          io_in_bits_uop_ctrl_vm,
                 io_in_bits_uop_info_ta,
  input  [2:0]   io_in_bits_uop_info_vsew,
  input  [7:0]   io_in_bits_uop_info_vl,
  input  [2:0]   io_in_bits_uop_uopIdx,
  input          io_in_bits_uop_uopEnd,
  input  [127:0] io_in_bits_vs1,
                 io_in_bits_vs2,
                 io_in_bits_oldVd,
                 io_in_bits_mask,
  output         io_out_valid,
  output [127:0] io_out_bits_vd
);

  wire [127:0]     vmask_vl;	// @[Reduction.scala:65:21]
  wire [7:0]       _compare1_2to1_sew8_io_c;	// @[Reduction.scala:557:34]
  wire [7:0]       _compare_3to1_sew8_6_io_d;	// @[Reduction.scala:548:35]
  wire [7:0]       _compare_3to1_sew8_5_io_d;	// @[Reduction.scala:548:35]
  wire [7:0]       _compare0_2to1_sew8_io_c;	// @[Reduction.scala:540:34]
  wire [7:0]       _compare_3to1_sew8_4_io_d;	// @[Reduction.scala:531:35]
  wire [7:0]       _compare_3to1_sew8_3_io_d;	// @[Reduction.scala:531:35]
  wire [7:0]       _compare_3to1_sew8_2_io_d;	// @[Reduction.scala:531:35]
  wire [7:0]       _compare_3to1_sew8_1_io_d;	// @[Reduction.scala:531:35]
  wire [7:0]       _compare_3to1_sew8_io_d;	// @[Reduction.scala:531:35]
  wire [15:0]      _compare1_3to1_sew16_io_d;	// @[Reduction.scala:515:35]
  wire [15:0]      _compare_3to1_sew16_2_io_d;	// @[Reduction.scala:506:36]
  wire [15:0]      _compare_3to1_sew16_1_io_d;	// @[Reduction.scala:506:36]
  wire [15:0]      _compare_3to1_sew16_io_d;	// @[Reduction.scala:506:36]
  wire [31:0]      _compare1_2to1_sew32_io_c;	// @[Reduction.scala:493:35]
  wire [31:0]      _compare0_2to1_sew32_io_c;	// @[Reduction.scala:486:35]
  wire [31:0]      _compare_3to1_sew32_io_d;	// @[Reduction.scala:478:34]
  wire [63:0]      _compare_3to1_sew64_io_d;	// @[Reduction.scala:466:34]
  wire [7:0]       _csa_4to2_sew8_4_io_out_sum;	// @[Reduction.scala:454:29]
  wire [7:0]       _csa_4to2_sew8_4_io_out_car;	// @[Reduction.scala:454:29]
  wire [7:0]       _csa_3to2_sew8_4_io_out_sum;	// @[Reduction.scala:446:31]
  wire [7:0]       _csa_3to2_sew8_4_io_out_car;	// @[Reduction.scala:446:31]
  wire [7:0]       _csa_3to2_sew8_3_io_out_sum;	// @[Reduction.scala:446:31]
  wire [7:0]       _csa_3to2_sew8_3_io_out_car;	// @[Reduction.scala:446:31]
  wire [7:0]       _csa_3to2_sew8_2_io_out_sum;	// @[Reduction.scala:437:31]
  wire [7:0]       _csa_3to2_sew8_2_io_out_car;	// @[Reduction.scala:437:31]
  wire [7:0]       _csa_3to2_sew8_1_io_out_sum;	// @[Reduction.scala:437:31]
  wire [7:0]       _csa_3to2_sew8_1_io_out_car;	// @[Reduction.scala:437:31]
  wire [7:0]       _csa_3to2_sew8_io_out_sum;	// @[Reduction.scala:437:31]
  wire [7:0]       _csa_3to2_sew8_io_out_car;	// @[Reduction.scala:437:31]
  wire [7:0]       _csa_4to2_sew8_3_io_out_sum;	// @[Reduction.scala:427:31]
  wire [7:0]       _csa_4to2_sew8_3_io_out_car;	// @[Reduction.scala:427:31]
  wire [7:0]       _csa_4to2_sew8_2_io_out_sum;	// @[Reduction.scala:427:31]
  wire [7:0]       _csa_4to2_sew8_2_io_out_car;	// @[Reduction.scala:427:31]
  wire [7:0]       _csa_4to2_sew8_1_io_out_sum;	// @[Reduction.scala:427:31]
  wire [7:0]       _csa_4to2_sew8_1_io_out_car;	// @[Reduction.scala:427:31]
  wire [7:0]       _csa_4to2_sew8_io_out_sum;	// @[Reduction.scala:427:31]
  wire [7:0]       _csa_4to2_sew8_io_out_car;	// @[Reduction.scala:427:31]
  wire [15:0]      _csa_4to2_sew16_4_io_out_sum;	// @[Reduction.scala:401:30]
  wire [15:0]      _csa_4to2_sew16_4_io_out_car;	// @[Reduction.scala:401:30]
  wire [15:0]      _csa_3to2_sew16_4_io_out_sum;	// @[Reduction.scala:393:32]
  wire [15:0]      _csa_3to2_sew16_4_io_out_car;	// @[Reduction.scala:393:32]
  wire [15:0]      _csa_3to2_sew16_3_io_out_sum;	// @[Reduction.scala:393:32]
  wire [15:0]      _csa_3to2_sew16_3_io_out_car;	// @[Reduction.scala:393:32]
  wire [15:0]      _csa_3to2_sew16_2_io_out_sum;	// @[Reduction.scala:384:32]
  wire [15:0]      _csa_3to2_sew16_2_io_out_car;	// @[Reduction.scala:384:32]
  wire [15:0]      _csa_3to2_sew16_1_io_out_sum;	// @[Reduction.scala:384:32]
  wire [15:0]      _csa_3to2_sew16_1_io_out_car;	// @[Reduction.scala:384:32]
  wire [15:0]      _csa_3to2_sew16_io_out_sum;	// @[Reduction.scala:384:32]
  wire [15:0]      _csa_3to2_sew16_io_out_car;	// @[Reduction.scala:384:32]
  wire [15:0]      _csa_4to2_sew16_3_io_out_sum;	// @[Reduction.scala:374:32]
  wire [15:0]      _csa_4to2_sew16_3_io_out_car;	// @[Reduction.scala:374:32]
  wire [15:0]      _csa_4to2_sew16_2_io_out_sum;	// @[Reduction.scala:374:32]
  wire [15:0]      _csa_4to2_sew16_2_io_out_car;	// @[Reduction.scala:374:32]
  wire [15:0]      _csa_4to2_sew16_1_io_out_sum;	// @[Reduction.scala:374:32]
  wire [15:0]      _csa_4to2_sew16_1_io_out_car;	// @[Reduction.scala:374:32]
  wire [15:0]      _csa_4to2_sew16_io_out_sum;	// @[Reduction.scala:374:32]
  wire [15:0]      _csa_4to2_sew16_io_out_car;	// @[Reduction.scala:374:32]
  wire [31:0]      _csa_4to2_sew32_io_out_sum;	// @[Reduction.scala:348:30]
  wire [31:0]      _csa_4to2_sew32_io_out_car;	// @[Reduction.scala:348:30]
  wire [31:0]      _csa_3to2_sew32_4_io_out_sum;	// @[Reduction.scala:340:32]
  wire [31:0]      _csa_3to2_sew32_4_io_out_car;	// @[Reduction.scala:340:32]
  wire [31:0]      _csa_3to2_sew32_3_io_out_sum;	// @[Reduction.scala:340:32]
  wire [31:0]      _csa_3to2_sew32_3_io_out_car;	// @[Reduction.scala:340:32]
  wire [31:0]      _csa_3to2_sew32_2_io_out_sum;	// @[Reduction.scala:331:32]
  wire [31:0]      _csa_3to2_sew32_2_io_out_car;	// @[Reduction.scala:331:32]
  wire [31:0]      _csa_3to2_sew32_1_io_out_sum;	// @[Reduction.scala:331:32]
  wire [31:0]      _csa_3to2_sew32_1_io_out_car;	// @[Reduction.scala:331:32]
  wire [31:0]      _csa_3to2_sew32_io_out_sum;	// @[Reduction.scala:331:32]
  wire [31:0]      _csa_3to2_sew32_io_out_car;	// @[Reduction.scala:331:32]
  wire [63:0]      _csa_3to2_sew64_1_io_out_sum;	// @[Reduction.scala:309:32]
  wire [63:0]      _csa_3to2_sew64_1_io_out_car;	// @[Reduction.scala:309:32]
  wire [63:0]      _csa_3to2_sew64_0_io_out_sum;	// @[Reduction.scala:301:32]
  wire [63:0]      _csa_3to2_sew64_0_io_out_car;	// @[Reduction.scala:301:32]
  wire             _vredxor_vs_T_1 = io_in_bits_uop_ctrl_funct3 == 3'h2;	// @[Reduction.scala:35:56]
  wire             vredmax_vs = io_in_bits_uop_ctrl_funct6 == 6'h7 & _vredxor_vs_T_1;	// @[Reduction.scala:35:56, :36:{28,45}]
  wire             vredmin_vs = io_in_bits_uop_ctrl_funct6 == 6'h5 & _vredxor_vs_T_1;	// @[Reduction.scala:35:56, :38:{28,45}]
  wire             vredminu_vs = io_in_bits_uop_ctrl_funct6 == 6'h4 & _vredxor_vs_T_1;	// @[Reduction.scala:35:56, :39:{29,46}]
  wire             vredand_vs = io_in_bits_uop_ctrl_funct6 == 6'h1 & _vredxor_vs_T_1;	// @[Reduction.scala:35:56, :40:{28,45}]
  wire             _eew_sew_oneHot_WIRE_0 = io_in_bits_uop_info_vsew == 3'h0;	// @[Cat.scala:33:92, VFuBundles.scala:67:53]
  wire             _eew_sew_oneHot_WIRE_1 = io_in_bits_uop_info_vsew == 3'h1;	// @[VFuBundles.scala:67:53]
  wire             _eew_sew_oneHot_WIRE_2 = io_in_bits_uop_info_vsew == 3'h2;	// @[Reduction.scala:35:56, VFuBundles.scala:67:53]
  wire             _eew_sew_oneHot_WIRE_3 = io_in_bits_uop_info_vsew == 3'h3;	// @[VFuBundles.scala:67:53]
  wire [7:0]       _vmask_uop_extracted_T_17 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[7:0] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN = _vmask_uop_extracted_T_17[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[3:0] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]       _vmask_uop_extracted_T_32 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[15:8] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN_0 = _vmask_uop_extracted_T_32[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[7:4] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]       _vmask_uop_extracted_T_47 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[23:16] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN_1 = _vmask_uop_extracted_T_47[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[11:8] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]       _vmask_uop_extracted_T_62 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[31:24] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN_2 = _vmask_uop_extracted_T_62[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[15:12] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]       _vmask_uop_extracted_T_77 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[39:32] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN_3 = _vmask_uop_extracted_T_77[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[19:16] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]       _vmask_uop_extracted_T_92 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[47:40] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN_4 = _vmask_uop_extracted_T_92[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[23:20] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]       _vmask_uop_extracted_T_107 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[55:48] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN_5 = _vmask_uop_extracted_T_107[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[27:24] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]       _vmask_uop_extracted_T_122 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[63:56] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]       _GEN_6 = _vmask_uop_extracted_T_122[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[31:28] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:65:21, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [15:0]      _vmask_uop_extracted_WIRE_8 = (io_in_bits_uop_uopIdx == 3'h0 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[15:0] : 16'h0) | {8'h0, _vmask_uop_extracted_T_17[7:4], _GEN[3:2], _GEN[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[1:0] : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h1 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[31:16] : 16'h0) | {8'h0, _vmask_uop_extracted_T_32[7:4], _GEN_0[3:2], _GEN_0[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[3:2] : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h2 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[47:32] : 16'h0) | {8'h0, _vmask_uop_extracted_T_47[7:4], _GEN_1[3:2], _GEN_1[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[5:4] : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h3 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[63:48] : 16'h0) | {8'h0, _vmask_uop_extracted_T_62[7:4], _GEN_2[3:2], _GEN_2[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[7:6] : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h4 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[79:64] : 16'h0) | {8'h0, _vmask_uop_extracted_T_77[7:4], _GEN_3[3:2], _GEN_3[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[9:8] : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h5 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[95:80] : 16'h0) | {8'h0, _vmask_uop_extracted_T_92[7:4], _GEN_4[3:2], _GEN_4[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[11:10] : 2'h0)} : 16'h0) | (io_in_bits_uop_uopIdx == 3'h6 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[111:96] : 16'h0) | {8'h0, _vmask_uop_extracted_T_107[7:4], _GEN_5[3:2], _GEN_5[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[13:12] : 2'h0)} : 16'h0) | ((&io_in_bits_uop_uopIdx) ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[127:112] : 16'h0) | {8'h0, _vmask_uop_extracted_T_122[7:4], _GEN_6[3:2], _GEN_6[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[15:14] : 2'h0)} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:35:56, :37:29, :38:28, :39:29, :65:21, :117:22, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18]
  wire [15:0]      vmask_16b = (_eew_sew_oneHot_WIRE_0 ? _vmask_uop_extracted_WIRE_8 : 16'h0) | (_eew_sew_oneHot_WIRE_1 ? {{2{_vmask_uop_extracted_WIRE_8[7]}}, {2{_vmask_uop_extracted_WIRE_8[6]}}, {2{_vmask_uop_extracted_WIRE_8[5]}}, {2{_vmask_uop_extracted_WIRE_8[4]}}, {2{_vmask_uop_extracted_WIRE_8[3]}}, {2{_vmask_uop_extracted_WIRE_8[2]}}, {2{_vmask_uop_extracted_WIRE_8[1]}}, {2{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_2 ? {{4{_vmask_uop_extracted_WIRE_8[3]}}, {4{_vmask_uop_extracted_WIRE_8[2]}}, {4{_vmask_uop_extracted_WIRE_8[1]}}, {4{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_3 ? {{8{_vmask_uop_extracted_WIRE_8[1]}}, {8{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:117:22, VFuBundles.scala:67:53, VFuUtils.scala:135:{56,72}]
  assign vmask_vl = io_in_bits_mask & 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> 8'h80 - io_in_bits_uop_info_vl;	// @[Reduction.scala:59:18, :64:{25,36}, :65:21]
  wire [14:0]      _vlRemainBytes_T_3 = {7'h0, io_in_bits_uop_info_vl} << io_in_bits_uop_info_vsew;	// @[Cat.scala:33:92, Reduction.scala:66:28]
  wire [7:0]       vlRemainBytes = _vlRemainBytes_T_3 >= {8'h0, io_in_bits_uop_uopIdx, 4'h0} ? _vlRemainBytes_T_3[7:0] - {1'h0, io_in_bits_uop_uopIdx, 4'h0} : 8'h0;	// @[Bitwise.scala:77:12, Reduction.scala:35:28, :66:{23,28,37,76}]
  reg              reg_fire;	// @[Reduction.scala:67:25]
  reg  [2:0]       reg_vsew;	// @[Reg.scala:35:20]
  reg  [2:0]       reg_vd_vsew;	// @[Reg.scala:35:20]
  reg  [127:0]     vd_reg;	// @[Reduction.scala:73:23]
  reg  [127:0]     old_vd_reg;	// @[Reg.scala:35:20]
  reg  [127:0]     old_vd_reg2;	// @[Reg.scala:35:20]
  reg              reg_signed;	// @[Reg.scala:35:20]
  reg              ta_reg;	// @[Reg.scala:35:20]
  reg  [7:0]       vl_reg;	// @[Reg.scala:35:20]
  reg  [7:0]       vl_reg2;	// @[Reg.scala:35:20]
  reg              ta_reg2;	// @[Reg.scala:35:20]
  reg              reg_vredand_vs;	// @[Reg.scala:35:20]
  reg              reg_vredor_vs;	// @[Reg.scala:35:20]
  reg              reg_vredxor_vs;	// @[Reg.scala:35:20]
  reg              reg_is_max;	// @[Reg.scala:35:20]
  reg              reg_is_min;	// @[Reg.scala:35:20]
  reg  [2:0]       reg_uopIdx;	// @[Reg.scala:35:20]
  reg  [2:0]       reg2_vd_vsew;	// @[Reg.scala:35:20]
  wire             _reg2_eewVd_sew_oneHot_WIRE_0 = reg2_vd_vsew == 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53]
  wire             _reg2_eewVd_sew_oneHot_WIRE_1 = reg2_vd_vsew == 3'h1;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
  wire             _reg2_eewVd_sew_oneHot_WIRE_2 = reg2_vd_vsew == 3'h2;	// @[Reduction.scala:35:56, Reg.scala:35:20, VFuBundles.scala:67:53]
  wire             _reg2_eewVd_sew_oneHot_WIRE_3 = reg2_vd_vsew == 3'h3;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
  reg  [63:0]      vs10_zero;	// @[Reduction.scala:107:26]
  reg  [63:0]      vs10_zero_logical;	// @[Reduction.scala:108:34]
  reg  [6:0]       vd_vsew_bits_reg;	// @[Reg.scala:35:20]
  reg  [6:0]       vd_vsew_bits_reg2;	// @[Reg.scala:35:20]
  wire [7:0]       ele8 = io_in_valid ? (vredmax_vs ? 8'h80 : vredmin_vs ? 8'h7F : {8{vredminu_vs | vredand_vs}}) : 8'h0;	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reduction.scala:36:45, :38:45, :39:46, :40:45, :64:36, :128:8, :129:14, :130:22, :131:12, :132:28, :133:12, :134:{28,43}, :135:12]
  wire [15:0]      ele16 = io_in_valid ? (vredmax_vs ? 16'h8000 : vredmin_vs ? 16'h7FFF : {16{vredminu_vs | vredand_vs}}) : 16'h0;	// @[Cat.scala:33:92, Reduction.scala:36:45, :38:45, :39:46, :40:45, :117:22, :139:9, :140:14, :141:22, :142:13, :143:28, :144:13, :145:{28,43}, :146:13]
  wire [31:0]      ele32 = io_in_valid ? (vredmax_vs ? 32'h80000000 : vredmin_vs ? 32'h7FFFFFFF : {32{vredminu_vs | vredand_vs}}) : 32'h0;	// @[Cat.scala:33:92, Reduction.scala:36:45, :38:45, :39:46, :40:45, :117:22, :150:9, :151:14, :152:22, :153:13, :154:28, :155:13, :156:{28,43}, :157:13]
  wire [63:0]      ele64 = io_in_valid ? (vredmax_vs ? 64'h8000000000000000 : vredmin_vs ? 64'h7FFFFFFFFFFFFFFF : {64{vredminu_vs | vredand_vs}}) : 64'h0;	// @[Cat.scala:33:92, Reduction.scala:36:45, :38:45, :39:46, :40:45, :107:26, :161:9, :162:14, :163:22, :164:13, :165:28, :166:13, :167:{28,43}, :168:13]
  reg  [255:0]     reg_vs2m_bits;	// @[Reg.scala:35:20]
  reg  [127:0]     reg_vs2m_bits_sew8;	// @[Reg.scala:35:20]
  reg  [127:0]     reg_vs2m_bits_sew16;	// @[Reg.scala:35:20]
  reg  [127:0]     reg_vs2m_bits_sew32;	// @[Reg.scala:35:20]
  reg  [127:0]     reg_vs2m_bits_sew64;	// @[Reg.scala:35:20]
  wire [7:0]       vs2m_bytes_sew8_0 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[0]) | vlRemainBytes == 8'h0 ? ele8 : io_in_bits_vs2[7:0];	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_1 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[1]) | vlRemainBytes < 8'h2 ? ele8 : io_in_bits_vs2[15:8];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_2 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[2]) | vlRemainBytes < 8'h3 ? ele8 : io_in_bits_vs2[23:16];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_3 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[3]) | vlRemainBytes < 8'h4 ? ele8 : io_in_bits_vs2[31:24];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_4 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[4]) | vlRemainBytes < 8'h5 ? ele8 : io_in_bits_vs2[39:32];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_5 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[5]) | vlRemainBytes < 8'h6 ? ele8 : io_in_bits_vs2[47:40];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_6 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[6]) | vlRemainBytes < 8'h7 ? ele8 : io_in_bits_vs2[55:48];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_7 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[7]) | vlRemainBytes < 8'h8 ? ele8 : io_in_bits_vs2[63:56];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_8 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[8]) | vlRemainBytes < 8'h9 ? ele8 : io_in_bits_vs2[71:64];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_9 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[9]) | vlRemainBytes < 8'hA ? ele8 : io_in_bits_vs2[79:72];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_10 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[10]) | vlRemainBytes < 8'hB ? ele8 : io_in_bits_vs2[87:80];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_11 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[11]) | vlRemainBytes < 8'hC ? ele8 : io_in_bits_vs2[95:88];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_12 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[12]) | vlRemainBytes < 8'hD ? ele8 : io_in_bits_vs2[103:96];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_13 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[13]) | vlRemainBytes < 8'hE ? ele8 : io_in_bits_vs2[111:104];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_14 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[14]) | vlRemainBytes < 8'hF ? ele8 : io_in_bits_vs2[119:112];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew8_15 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[15]) | vlRemainBytes < 8'h10 ? ele8 : io_in_bits_vs2[127:120];	// @[Mux.scala:27:73, Reduction.scala:66:23, :128:8, :129:14, :130:22, :172:55, :189:24, :190:{12,16,19,29,34,42,62}, :191:26]
  wire [7:0]       vs2m_bytes_sew16_0 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[0]) | vlRemainBytes == 8'h0 ? ele16[7:0] : io_in_bits_vs2[7:0];	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_1 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[1]) | vlRemainBytes < 8'h2 ? ele16[15:8] : io_in_bits_vs2[15:8];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_2 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[2]) | vlRemainBytes < 8'h3 ? ele16[7:0] : io_in_bits_vs2[23:16];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_3 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[3]) | vlRemainBytes < 8'h4 ? ele16[15:8] : io_in_bits_vs2[31:24];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_4 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[4]) | vlRemainBytes < 8'h5 ? ele16[7:0] : io_in_bits_vs2[39:32];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_5 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[5]) | vlRemainBytes < 8'h6 ? ele16[15:8] : io_in_bits_vs2[47:40];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_6 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[6]) | vlRemainBytes < 8'h7 ? ele16[7:0] : io_in_bits_vs2[55:48];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_7 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[7]) | vlRemainBytes < 8'h8 ? ele16[15:8] : io_in_bits_vs2[63:56];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_8 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[8]) | vlRemainBytes < 8'h9 ? ele16[7:0] : io_in_bits_vs2[71:64];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_9 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[9]) | vlRemainBytes < 8'hA ? ele16[15:8] : io_in_bits_vs2[79:72];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_10 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[10]) | vlRemainBytes < 8'hB ? ele16[7:0] : io_in_bits_vs2[87:80];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_11 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[11]) | vlRemainBytes < 8'hC ? ele16[15:8] : io_in_bits_vs2[95:88];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_12 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[12]) | vlRemainBytes < 8'hD ? ele16[7:0] : io_in_bits_vs2[103:96];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_13 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[13]) | vlRemainBytes < 8'hE ? ele16[15:8] : io_in_bits_vs2[111:104];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_14 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[14]) | vlRemainBytes < 8'hF ? ele16[7:0] : io_in_bits_vs2[119:112];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew16_15 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[15]) | vlRemainBytes < 8'h10 ? ele16[15:8] : io_in_bits_vs2[127:120];	// @[Mux.scala:27:73, Reduction.scala:66:23, :139:9, :140:14, :141:22, :172:55, :190:{12,29,42}, :197:35, :198:{18,21,44,75,95}, :199:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_0 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[0]) | vlRemainBytes == 8'h0 ? ele32[7:0] : io_in_bits_vs2[7:0];	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_1 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[1]) | vlRemainBytes < 8'h2 ? ele32[15:8] : io_in_bits_vs2[15:8];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_2 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[2]) | vlRemainBytes < 8'h3 ? ele32[23:16] : io_in_bits_vs2[23:16];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_3 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[3]) | vlRemainBytes < 8'h4 ? ele32[31:24] : io_in_bits_vs2[31:24];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_4 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[4]) | vlRemainBytes < 8'h5 ? ele32[7:0] : io_in_bits_vs2[39:32];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_5 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[5]) | vlRemainBytes < 8'h6 ? ele32[15:8] : io_in_bits_vs2[47:40];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_6 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[6]) | vlRemainBytes < 8'h7 ? ele32[23:16] : io_in_bits_vs2[55:48];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_7 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[7]) | vlRemainBytes < 8'h8 ? ele32[31:24] : io_in_bits_vs2[63:56];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_8 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[8]) | vlRemainBytes < 8'h9 ? ele32[7:0] : io_in_bits_vs2[71:64];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_9 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[9]) | vlRemainBytes < 8'hA ? ele32[15:8] : io_in_bits_vs2[79:72];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_10 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[10]) | vlRemainBytes < 8'hB ? ele32[23:16] : io_in_bits_vs2[87:80];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_11 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[11]) | vlRemainBytes < 8'hC ? ele32[31:24] : io_in_bits_vs2[95:88];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_12 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[12]) | vlRemainBytes < 8'hD ? ele32[7:0] : io_in_bits_vs2[103:96];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_13 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[13]) | vlRemainBytes < 8'hE ? ele32[15:8] : io_in_bits_vs2[111:104];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_14 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[14]) | vlRemainBytes < 8'hF ? ele32[23:16] : io_in_bits_vs2[119:112];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew32_15 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[15]) | vlRemainBytes < 8'h10 ? ele32[31:24] : io_in_bits_vs2[127:120];	// @[Mux.scala:27:73, Reduction.scala:66:23, :150:9, :151:14, :152:22, :172:55, :190:{12,29,42}, :206:35, :207:{18,21,44,75,95}, :208:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_0 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[0]) | vlRemainBytes == 8'h0 ? ele64[7:0] : io_in_bits_vs2[7:0];	// @[Bitwise.scala:77:12, Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_1 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[1]) | vlRemainBytes < 8'h2 ? ele64[15:8] : io_in_bits_vs2[15:8];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_2 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[2]) | vlRemainBytes < 8'h3 ? ele64[23:16] : io_in_bits_vs2[23:16];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_3 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[3]) | vlRemainBytes < 8'h4 ? ele64[31:24] : io_in_bits_vs2[31:24];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_4 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[4]) | vlRemainBytes < 8'h5 ? ele64[39:32] : io_in_bits_vs2[39:32];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_5 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[5]) | vlRemainBytes < 8'h6 ? ele64[47:40] : io_in_bits_vs2[47:40];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_6 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[6]) | vlRemainBytes < 8'h7 ? ele64[55:48] : io_in_bits_vs2[55:48];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_7 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[7]) | vlRemainBytes < 8'h8 ? ele64[63:56] : io_in_bits_vs2[63:56];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_8 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[8]) | vlRemainBytes < 8'h9 ? ele64[7:0] : io_in_bits_vs2[71:64];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_9 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[9]) | vlRemainBytes < 8'hA ? ele64[15:8] : io_in_bits_vs2[79:72];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_10 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[10]) | vlRemainBytes < 8'hB ? ele64[23:16] : io_in_bits_vs2[87:80];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_11 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[11]) | vlRemainBytes < 8'hC ? ele64[31:24] : io_in_bits_vs2[95:88];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_12 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[12]) | vlRemainBytes < 8'hD ? ele64[39:32] : io_in_bits_vs2[103:96];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_13 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[13]) | vlRemainBytes < 8'hE ? ele64[47:40] : io_in_bits_vs2[111:104];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_14 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[14]) | vlRemainBytes < 8'hF ? ele64[55:48] : io_in_bits_vs2[119:112];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  wire [7:0]       vs2m_bytes_sew64_15 = ~io_in_bits_uop_ctrl_vm & ~(vmask_16b[15]) | vlRemainBytes < 8'h10 ? ele64[63:56] : io_in_bits_vs2[127:120];	// @[Mux.scala:27:73, Reduction.scala:66:23, :161:9, :162:14, :163:22, :172:55, :190:{12,29,42}, :215:35, :216:{18,21,44,75,95}, :217:{37,45}]
  reg  [255:0]     in0_sew16;	// @[Reg.scala:35:20]
  wire             _vs1_zero_logical_T = reg_uopIdx == 3'h0;	// @[Cat.scala:33:92, Reduction.scala:256:30, Reg.scala:35:20]
  wire [63:0]      vs1_zero = _vs1_zero_logical_T ? vs10_zero : (_reg2_eewVd_sew_oneHot_WIRE_0 ? {56'h0, vd_reg[7:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_1 ? {48'h0, vd_reg[15:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_2 ? {32'h0, vd_reg[31:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_3 ? vd_reg[63:0] : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:73:23, :107:26, :117:22, :249:{95,117}, :256:{18,30}, VFuBundles.scala:67:53]
  wire [63:0]      vs1_zero_logical = _vs1_zero_logical_T ? vs10_zero_logical : reg_vredand_vs ? (_reg2_eewVd_sew_oneHot_WIRE_0 ? {56'hFFFFFFFFFFFFFF, vd_reg[7:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_1 ? {48'hFFFFFFFFFFFF, vd_reg[15:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_2 ? {32'hFFFFFFFF, vd_reg[31:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_3 ? vd_reg[63:0] : 64'h0) : (_reg2_eewVd_sew_oneHot_WIRE_0 ? {56'h0, vd_reg[7:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_1 ? {48'h0, vd_reg[15:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_2 ? {32'h0, vd_reg[31:0]} : 64'h0) | (_reg2_eewVd_sew_oneHot_WIRE_3 ? vd_reg[63:0] : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:73:23, :107:26, :108:34, :117:22, :249:{95,117}, :251:20, :252:24, :253:22, :256:30, :257:26, Reg.scala:35:20, VFuBundles.scala:67:53]
  wire [63:0]      _vd_logical_0_T_3 = vs1_zero_logical & reg_vs2m_bits[127:64] & reg_vs2m_bits[63:0];	// @[Reduction.scala:257:26, :264:{54,64,79}, Reg.scala:35:20]
  wire [63:0]      _vd_logical_0_T_7 = vs1_zero_logical | reg_vs2m_bits[127:64] | reg_vs2m_bits[63:0];	// @[Reduction.scala:257:26, :266:{54,64,79}, Reg.scala:35:20]
  wire [63:0]      _vd_logical_0_T_11 = vs1_zero_logical ^ reg_vs2m_bits[127:64] ^ reg_vs2m_bits[63:0];	// @[Reduction.scala:257:26, :268:{54,64,79}, Reg.scala:35:20]
  wire [63:0]      vd_logical_0 = reg_vredand_vs ? _vd_logical_0_T_3 : reg_vredor_vs ? _vd_logical_0_T_7 : reg_vredxor_vs ? _vd_logical_0_T_11 : 64'h0;	// @[Reduction.scala:107:26, :260:19, :263:24, :264:{19,64}, :265:29, :266:{19,64}, :267:30, :268:{19,64}, Reg.scala:35:20]
  wire [31:0]      _vd_logical_1_T_2 = vd_logical_0[63:32] & vd_logical_0[31:0];	// @[Reduction.scala:263:24, :264:19, :265:29, :272:{35,44,59}]
  wire [31:0]      _vd_logical_1_T_5 = vd_logical_0[63:32] | vd_logical_0[31:0];	// @[Reduction.scala:263:24, :264:19, :265:29, :274:{35,44,59}]
  wire [31:0]      _vd_logical_1_T_8 = vd_logical_0[63:32] ^ vd_logical_0[31:0];	// @[Reduction.scala:263:24, :264:19, :265:29, :276:{35,44,59}]
  wire [31:0]      _GEN_7 = reg_vredand_vs ? _vd_logical_1_T_2 : reg_vredor_vs ? _vd_logical_1_T_5 : reg_vredxor_vs ? _vd_logical_1_T_8 : 32'h0;	// @[Reduction.scala:117:22, :260:19, :271:24, :272:{19,44}, :273:29, :274:{19,44}, :275:30, :276:{19,44}, Reg.scala:35:20]
  wire [15:0]      _vd_logical_2_T_2 = _GEN_7[31:16] & _GEN_7[15:0];	// @[Reduction.scala:271:24, :272:19, :273:29, :280:{35,44,59}]
  wire [15:0]      _vd_logical_2_T_5 = _GEN_7[31:16] | _GEN_7[15:0];	// @[Reduction.scala:271:24, :272:19, :273:29, :282:{35,44,59}]
  wire [15:0]      _vd_logical_2_T_8 = _GEN_7[31:16] ^ _GEN_7[15:0];	// @[Reduction.scala:271:24, :272:19, :273:29, :284:{35,44,59}]
  wire [15:0]      _GEN_8 = reg_vredand_vs ? _vd_logical_2_T_2 : reg_vredor_vs ? _vd_logical_2_T_5 : reg_vredxor_vs ? _vd_logical_2_T_8 : 16'h0;	// @[Reduction.scala:117:22, :260:19, :279:24, :280:{19,44}, :281:29, :282:{19,44}, :283:30, :284:{19,44}, Reg.scala:35:20]
  wire [254:0]     _red_vd_tail_vd_T = 255'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF << vd_vsew_bits_reg2;	// @[Reduction.scala:564:34, Reg.scala:35:20]
  wire [127:0]     _GEN_9 = {120'h0, 8'h80 - {1'h0, vd_vsew_bits_reg2}};	// @[Reduction.scala:35:28, :64:{25,36}, :564:{77,88}, Reg.scala:35:20]
  reg              io_out_valid_REG;	// @[Reduction.scala:595:34]
  reg              io_out_valid_REG_1;	// @[Reduction.scala:595:26]
  wire [127:0]     _GEN_10 = reg_vsew == 3'h1 ? {vs2m_bytes_sew16_15, vs2m_bytes_sew16_14, vs2m_bytes_sew16_13, vs2m_bytes_sew16_12, vs2m_bytes_sew16_11, vs2m_bytes_sew16_10, vs2m_bytes_sew16_9, vs2m_bytes_sew16_8, vs2m_bytes_sew16_7, vs2m_bytes_sew16_6, vs2m_bytes_sew16_5, vs2m_bytes_sew16_4, vs2m_bytes_sew16_3, vs2m_bytes_sew16_2, vs2m_bytes_sew16_1, vs2m_bytes_sew16_0} : reg_vsew == 3'h2 ? {vs2m_bytes_sew32_15, vs2m_bytes_sew32_14, vs2m_bytes_sew32_13, vs2m_bytes_sew32_12, vs2m_bytes_sew32_11, vs2m_bytes_sew32_10, vs2m_bytes_sew32_9, vs2m_bytes_sew32_8, vs2m_bytes_sew32_7, vs2m_bytes_sew32_6, vs2m_bytes_sew32_5, vs2m_bytes_sew32_4, vs2m_bytes_sew32_3, vs2m_bytes_sew32_2, vs2m_bytes_sew32_1, vs2m_bytes_sew32_0} : reg_vsew == 3'h3 ? {vs2m_bytes_sew64_15, vs2m_bytes_sew64_14, vs2m_bytes_sew64_13, vs2m_bytes_sew64_12, vs2m_bytes_sew64_11, vs2m_bytes_sew64_10, vs2m_bytes_sew64_9, vs2m_bytes_sew64_8, vs2m_bytes_sew64_7, vs2m_bytes_sew64_6, vs2m_bytes_sew64_5, vs2m_bytes_sew64_4, vs2m_bytes_sew64_3, vs2m_bytes_sew64_2, vs2m_bytes_sew64_1, vs2m_bytes_sew64_0} : {vs2m_bytes_sew8_15, vs2m_bytes_sew8_14, vs2m_bytes_sew8_13, vs2m_bytes_sew8_12, vs2m_bytes_sew8_11, vs2m_bytes_sew8_10, vs2m_bytes_sew8_9, vs2m_bytes_sew8_8, vs2m_bytes_sew8_7, vs2m_bytes_sew8_6, vs2m_bytes_sew8_5, vs2m_bytes_sew8_4, vs2m_bytes_sew8_3, vs2m_bytes_sew8_2, vs2m_bytes_sew8_1, vs2m_bytes_sew8_0};	// @[Reduction.scala:35:56, :189:24, :190:62, :191:26, :197:35, :198:95, :199:37, :206:35, :207:95, :208:37, :215:35, :216:95, :217:37, :222:13, :223:26, :224:15, :225:32, :226:15, :227:32, :228:15, Reg.scala:35:20, VFuBundles.scala:67:53]
  wire [3:0][63:0] _GEN_11 = '{64'h0, 64'h0, 64'h0, 64'h0};	// @[Reduction.scala:260:19, :267:30, :268:19, :275:30, :276:19, :283:30, :284:19, :291:30, :292:19]
  wire [3:0][63:0] _GEN_12 = reg_vredand_vs ? {{{56'h0, _GEN_8[15:8] & _GEN_8[7:0]}}, {{48'h0, _vd_logical_2_T_2}}, {{32'h0, _vd_logical_1_T_2}}, {_vd_logical_0_T_3}} : reg_vredor_vs ? {{{56'h0, _GEN_8[15:8] | _GEN_8[7:0]}}, {{48'h0, _vd_logical_2_T_5}}, {{32'h0, _vd_logical_1_T_5}}, {_vd_logical_0_T_7}} : reg_vredxor_vs ? {{{56'h0, _GEN_8[15:8] ^ _GEN_8[7:0]}}, {{48'h0, _vd_logical_2_T_8}}, {{32'h0, _vd_logical_1_T_8}}, {_vd_logical_0_T_11}} : _GEN_11;	// @[Bitwise.scala:77:12, Cat.scala:33:92, Reduction.scala:117:22, :260:19, :263:24, :264:{19,64}, :265:29, :266:{19,64}, :267:30, :268:{19,64}, :271:24, :272:{19,44}, :273:29, :274:{19,44}, :275:30, :276:{19,44}, :279:24, :280:{19,44}, :281:29, :282:{19,44}, :283:30, :284:{19,44}, :287:24, :288:{19,35,43,58}, :289:29, :290:{19,35,43,58}, :291:30, :292:{19,35,43,58}, Reg.scala:35:20]
  wire             _T_542 = reg_vd_vsew == 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20, VFuBundles.scala:67:53]
  wire             _T_543 = reg_vd_vsew == 3'h1;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
  wire             _T_544 = reg_vd_vsew == 3'h2;	// @[Reduction.scala:35:56, Reg.scala:35:20, VFuBundles.scala:67:53]
  wire             _T_545 = reg_vd_vsew == 3'h3;	// @[Reg.scala:35:20, VFuBundles.scala:67:53]
  wire             _vwredsumu_vs_T_1 = io_in_bits_uop_ctrl_funct3 == 3'h0;	// @[Cat.scala:33:92, Reduction.scala:43:57]
  wire             vwredsum_vs = io_in_bits_uop_ctrl_funct6 == 6'h31 & _vwredsumu_vs_T_1;	// @[Reduction.scala:43:{29,46,57}]
  wire             widen = vwredsum_vs | io_in_bits_uop_ctrl_funct6 == 6'h30 & _vwredsumu_vs_T_1;	// @[Reduction.scala:43:{46,57}, :44:{30,47}, :47:27]
  wire [2:0]       _vd_vsew_T_1 = io_in_bits_uop_info_vsew + 3'h1;	// @[Reduction.scala:51:33, VFuBundles.scala:67:53]
  wire [2:0]       vd_vsew = widen ? _vd_vsew_T_1 : io_in_bits_uop_info_vsew;	// @[Reduction.scala:47:27, :51:{20,33}]
  wire             _eewVd_sew_oneHot_WIRE_0 = vd_vsew == 3'h0;	// @[Cat.scala:33:92, Reduction.scala:51:20, VFuBundles.scala:67:53]
  wire             _eewVd_sew_oneHot_WIRE_1 = vd_vsew == 3'h1;	// @[Reduction.scala:51:20, VFuBundles.scala:67:53]
  wire             _eewVd_sew_oneHot_WIRE_2 = vd_vsew == 3'h2;	// @[Reduction.scala:35:56, :51:20, VFuBundles.scala:67:53]
  wire             _eewVd_sew_oneHot_WIRE_3 = vd_vsew == 3'h3;	// @[Reduction.scala:51:20, VFuBundles.scala:67:53]
  wire             signed_0 = vredmax_vs | vredmin_vs | vwredsum_vs;	// @[Reduction.scala:36:45, :38:45, :43:46, :46:41]
  always @(posedge clock) begin
    reg_fire <= io_in_valid;	// @[Reduction.scala:67:25]
    io_out_valid_REG <= io_in_bits_uop_uopEnd & io_in_valid;	// @[Reduction.scala:595:{34,42}]
    io_out_valid_REG_1 <= io_out_valid_REG;	// @[Reduction.scala:595:{26,34}]
    if (reset) begin
      reg_vsew <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      reg_vd_vsew <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      vd_reg <= 128'h0;	// @[Reduction.scala:59:18, :73:23]
      old_vd_reg <= 128'h0;	// @[Reduction.scala:59:18, Reg.scala:35:20]
      old_vd_reg2 <= 128'h0;	// @[Reduction.scala:59:18, Reg.scala:35:20]
      reg_signed <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      ta_reg <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      vl_reg <= 8'h0;	// @[Bitwise.scala:77:12, Reg.scala:35:20]
      vl_reg2 <= 8'h0;	// @[Bitwise.scala:77:12, Reg.scala:35:20]
      ta_reg2 <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      reg_vredand_vs <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      reg_vredor_vs <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      reg_vredxor_vs <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      reg_is_max <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      reg_is_min <= 1'h0;	// @[Reduction.scala:35:28, Reg.scala:35:20]
      reg_uopIdx <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      reg2_vd_vsew <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      vs10_zero <= 64'h0;	// @[Reduction.scala:107:26]
      vs10_zero_logical <= 64'h0;	// @[Reduction.scala:107:26, :108:34]
      vd_vsew_bits_reg <= 7'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      vd_vsew_bits_reg2 <= 7'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      reg_vs2m_bits <= 256'h0;	// @[Reg.scala:35:20]
      reg_vs2m_bits_sew8 <= 128'h0;	// @[Reduction.scala:59:18, Reg.scala:35:20]
      reg_vs2m_bits_sew16 <= 128'h0;	// @[Reduction.scala:59:18, Reg.scala:35:20]
      reg_vs2m_bits_sew32 <= 128'h0;	// @[Reduction.scala:59:18, Reg.scala:35:20]
      reg_vs2m_bits_sew64 <= 128'h0;	// @[Reduction.scala:59:18, Reg.scala:35:20]
      in0_sew16 <= 256'h0;	// @[Reg.scala:35:20]
    end
    else begin
      if (io_in_valid) begin
        reg_vsew <= io_in_bits_uop_info_vsew;	// @[Reg.scala:35:20]
        if (widen)	// @[Reduction.scala:47:27]
          reg_vd_vsew <= _vd_vsew_T_1;	// @[Reduction.scala:51:33, Reg.scala:35:20]
        else	// @[Reduction.scala:47:27]
          reg_vd_vsew <= io_in_bits_uop_info_vsew;	// @[Reg.scala:35:20]
        old_vd_reg <= io_in_bits_oldVd;	// @[Reg.scala:35:20]
        reg_signed <= signed_0;	// @[Reduction.scala:46:41, Reg.scala:35:20]
        ta_reg <= io_in_bits_uop_info_ta;	// @[Reg.scala:35:20]
        vl_reg <= io_in_bits_uop_info_vl;	// @[Reg.scala:35:20]
        reg_vredand_vs <= vredand_vs;	// @[Reduction.scala:40:45, Reg.scala:35:20]
        reg_vredor_vs <= io_in_bits_uop_ctrl_funct6 == 6'h2 & _vredxor_vs_T_1;	// @[Reduction.scala:35:56, :41:{27,44}, Reg.scala:35:20]
        reg_vredxor_vs <= io_in_bits_uop_ctrl_funct6 == 6'h3 & _vredxor_vs_T_1;	// @[Reduction.scala:35:56, :42:{28,45}, Reg.scala:35:20]
        reg_is_max <= vredmax_vs | io_in_bits_uop_ctrl_funct6 == 6'h6 & _vredxor_vs_T_1;	// @[Reduction.scala:35:56, :36:45, :37:{29,46}, :48:27, Reg.scala:35:20]
        reg_is_min <= vredmin_vs | vredminu_vs;	// @[Reduction.scala:38:45, :39:46, :49:27, Reg.scala:35:20]
        reg_uopIdx <= io_in_bits_uop_uopIdx;	// @[Reg.scala:35:20]
        vd_vsew_bits_reg <= {_eewVd_sew_oneHot_WIRE_3, _eewVd_sew_oneHot_WIRE_2, _eewVd_sew_oneHot_WIRE_1, _eewVd_sew_oneHot_WIRE_0, 3'h0};	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:35:20, VFuBundles.scala:67:53]
        reg_vs2m_bits <= {128'h0, _GEN_10};	// @[Reduction.scala:59:18, :223:26, :224:15, :225:32, Reg.scala:35:20]
        reg_vs2m_bits_sew8 <= {vs2m_bytes_sew8_15, vs2m_bytes_sew8_14, vs2m_bytes_sew8_13, vs2m_bytes_sew8_12, vs2m_bytes_sew8_11, vs2m_bytes_sew8_10, vs2m_bytes_sew8_9, vs2m_bytes_sew8_8, vs2m_bytes_sew8_7, vs2m_bytes_sew8_6, vs2m_bytes_sew8_5, vs2m_bytes_sew8_4, vs2m_bytes_sew8_3, vs2m_bytes_sew8_2, vs2m_bytes_sew8_1, vs2m_bytes_sew8_0};	// @[Cat.scala:33:92, Reduction.scala:189:24, :190:62, :191:26, Reg.scala:35:20]
        reg_vs2m_bits_sew16 <= {vs2m_bytes_sew16_15, vs2m_bytes_sew16_14, vs2m_bytes_sew16_13, vs2m_bytes_sew16_12, vs2m_bytes_sew16_11, vs2m_bytes_sew16_10, vs2m_bytes_sew16_9, vs2m_bytes_sew16_8, vs2m_bytes_sew16_7, vs2m_bytes_sew16_6, vs2m_bytes_sew16_5, vs2m_bytes_sew16_4, vs2m_bytes_sew16_3, vs2m_bytes_sew16_2, vs2m_bytes_sew16_1, vs2m_bytes_sew16_0};	// @[Cat.scala:33:92, Reduction.scala:197:35, :198:95, :199:37, Reg.scala:35:20]
        reg_vs2m_bits_sew32 <= {vs2m_bytes_sew32_15, vs2m_bytes_sew32_14, vs2m_bytes_sew32_13, vs2m_bytes_sew32_12, vs2m_bytes_sew32_11, vs2m_bytes_sew32_10, vs2m_bytes_sew32_9, vs2m_bytes_sew32_8, vs2m_bytes_sew32_7, vs2m_bytes_sew32_6, vs2m_bytes_sew32_5, vs2m_bytes_sew32_4, vs2m_bytes_sew32_3, vs2m_bytes_sew32_2, vs2m_bytes_sew32_1, vs2m_bytes_sew32_0};	// @[Cat.scala:33:92, Reduction.scala:206:35, :207:95, :208:37, Reg.scala:35:20]
        reg_vs2m_bits_sew64 <= {vs2m_bytes_sew64_15, vs2m_bytes_sew64_14, vs2m_bytes_sew64_13, vs2m_bytes_sew64_12, vs2m_bytes_sew64_11, vs2m_bytes_sew64_10, vs2m_bytes_sew64_9, vs2m_bytes_sew64_8, vs2m_bytes_sew64_7, vs2m_bytes_sew64_6, vs2m_bytes_sew64_5, vs2m_bytes_sew64_4, vs2m_bytes_sew64_3, vs2m_bytes_sew64_2, vs2m_bytes_sew64_1, vs2m_bytes_sew64_0};	// @[Cat.scala:33:92, Reduction.scala:215:35, :216:95, :217:37, Reg.scala:35:20]
        in0_sew16 <= widen ? {(_eew_sew_oneHot_WIRE_0 ? {{8{_GEN_10[127] & signed_0}}, _GEN_10[127:120], {8{_GEN_10[119] & signed_0}}, _GEN_10[119:112], {8{_GEN_10[111] & signed_0}}, _GEN_10[111:104], {8{_GEN_10[103] & signed_0}}, _GEN_10[103:96], {8{_GEN_10[95] & signed_0}}, _GEN_10[95:88], {8{_GEN_10[87] & signed_0}}, _GEN_10[87:80], {8{_GEN_10[79] & signed_0}}, _GEN_10[79:72], {8{_GEN_10[71] & signed_0}}, _GEN_10[71:64]} : 128'h0) | (_eew_sew_oneHot_WIRE_1 ? {{16{_GEN_10[127] & signed_0}}, _GEN_10[127:112], {16{_GEN_10[111] & signed_0}}, _GEN_10[111:96], {16{_GEN_10[95] & signed_0}}, _GEN_10[95:80], {16{_GEN_10[79] & signed_0}}, _GEN_10[79:64]} : 128'h0) | (_eew_sew_oneHot_WIRE_2 ? {{32{_GEN_10[127] & signed_0}}, _GEN_10[127:96], {32{_GEN_10[95] & signed_0}}, _GEN_10[95:64]} : 128'h0), (_eew_sew_oneHot_WIRE_0 ? {{8{_GEN_10[63] & signed_0}}, _GEN_10[63:56], {8{_GEN_10[55] & signed_0}}, _GEN_10[55:48], {8{_GEN_10[47] & signed_0}}, _GEN_10[47:40], {8{_GEN_10[39] & signed_0}}, _GEN_10[39:32], {8{_GEN_10[31] & signed_0}}, _GEN_10[31:24], {8{_GEN_10[23] & signed_0}}, _GEN_10[23:16], {8{_GEN_10[15] & signed_0}}, _GEN_10[15:8], {8{_GEN_10[7] & signed_0}}, _GEN_10[7:0]} : 128'h0) | (_eew_sew_oneHot_WIRE_1 ? {{16{_GEN_10[63] & signed_0}}, _GEN_10[63:48], {16{_GEN_10[47] & signed_0}}, _GEN_10[47:32], {16{_GEN_10[31] & signed_0}}, _GEN_10[31:16], {16{_GEN_10[15] & signed_0}}, _GEN_10[15:0]} : 128'h0) | (_eew_sew_oneHot_WIRE_2 ? {{32{_GEN_10[63] & signed_0}}, _GEN_10[63:32], {32{_GEN_10[31] & signed_0}}, _GEN_10[31:0]} : 128'h0)} : {128'h0, _GEN_10};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:46:41, :47:27, :59:18, :223:26, :224:15, :225:32, :237:28, :239:28, :240:25, Reg.scala:35:20, VFuBundles.scala:67:53, VFuUtils.scala:26:36, :34:{34,46}]
      end
      if (reg_fire) begin	// @[Reduction.scala:67:25]
        if (reg_vredand_vs | reg_vredor_vs | reg_vredxor_vs)	// @[Reduction.scala:570:42, Reg.scala:35:20]
          vd_reg <= {64'h0, _GEN_12[~(reg_vd_vsew[1:0])]};	// @[Cat.scala:33:92, Reduction.scala:73:23, :107:26, :110:{55,67}, Reg.scala:35:20]
        else if (reg_is_max | reg_is_min) begin	// @[Reduction.scala:572:27, Reg.scala:35:20]
          if (_T_542)	// @[VFuBundles.scala:67:53]
            vd_reg <= {120'h0, _compare1_2to1_sew8_io_c};	// @[Reduction.scala:64:25, :73:23, :557:34, :574:16]
          else if (_T_543)	// @[VFuBundles.scala:67:53]
            vd_reg <= {112'h0, _compare1_3to1_sew16_io_d};	// @[Reduction.scala:73:23, :515:35, :576:16]
          else if (_T_544)	// @[VFuBundles.scala:67:53]
            vd_reg <= {96'h0, _compare1_2to1_sew32_io_c};	// @[Reduction.scala:73:23, :493:35, :578:16]
          else if (_T_545)	// @[VFuBundles.scala:67:53]
            vd_reg <= {64'h0, _compare_3to1_sew64_io_d};	// @[Reduction.scala:73:23, :107:26, :466:34, :580:16]
        end
        else if (_T_542)	// @[VFuBundles.scala:67:53]
          vd_reg <= {120'h0, _csa_4to2_sew8_4_io_out_sum + _csa_4to2_sew8_4_io_out_car};	// @[Reduction.scala:64:25, :73:23, :454:29, :461:24, :584:16]
        else if (_T_543)	// @[VFuBundles.scala:67:53]
          vd_reg <= {112'h0, _csa_4to2_sew16_4_io_out_sum + _csa_4to2_sew16_4_io_out_car};	// @[Reduction.scala:73:23, :401:30, :408:26, :576:16, :586:16]
        else if (_T_544)	// @[VFuBundles.scala:67:53]
          vd_reg <= {96'h0, _csa_4to2_sew32_io_out_sum + _csa_4to2_sew32_io_out_car};	// @[Reduction.scala:73:23, :348:30, :355:26, :578:16, :588:16]
        else if (_T_545)	// @[VFuBundles.scala:67:53]
          vd_reg <= {64'h0, _csa_3to2_sew64_1_io_out_sum + _csa_3to2_sew64_1_io_out_car};	// @[Reduction.scala:73:23, :107:26, :309:32, :315:28, :590:16]
        old_vd_reg2 <= old_vd_reg;	// @[Reg.scala:35:20]
        vl_reg2 <= vl_reg;	// @[Reg.scala:35:20]
        ta_reg2 <= ta_reg;	// @[Reg.scala:35:20]
        reg2_vd_vsew <= reg_vd_vsew;	// @[Reg.scala:35:20]
        vd_vsew_bits_reg2 <= vd_vsew_bits_reg;	// @[Reg.scala:35:20]
      end
      vs10_zero <= (_eewVd_sew_oneHot_WIRE_0 ? {56'h0, io_in_bits_vs1[7:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {48'h0, io_in_bits_vs1[15:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {32'h0, io_in_bits_vs1[31:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_vs1[63:0] : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:107:26, :117:22, :242:{88,107}, VFuBundles.scala:67:53]
      if (vredand_vs)	// @[Reduction.scala:40:45]
        vs10_zero_logical <= (_eewVd_sew_oneHot_WIRE_0 ? {56'hFFFFFFFFFFFFFF, io_in_bits_vs1[7:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {48'hFFFFFFFFFFFF, io_in_bits_vs1[15:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {32'hFFFFFFFF, io_in_bits_vs1[31:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_vs1[63:0] : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:107:26, :108:34, :242:{88,107}, VFuBundles.scala:67:53]
      else	// @[Reduction.scala:40:45]
        vs10_zero_logical <= (_eewVd_sew_oneHot_WIRE_0 ? {56'h0, io_in_bits_vs1[7:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {48'h0, io_in_bits_vs1[15:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {32'h0, io_in_bits_vs1[31:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_vs1[63:0] : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, Reduction.scala:107:26, :108:34, :117:22, :242:{88,107}, VFuBundles.scala:67:53]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        reg_fire = _RANDOM_0[0];	// @[Reduction.scala:67:25]
        reg_vsew = _RANDOM_0[4:2];	// @[Reduction.scala:67:25, Reg.scala:35:20]
        reg_vd_vsew = _RANDOM_0[7:5];	// @[Reduction.scala:67:25, Reg.scala:35:20]
        vd_reg = {_RANDOM_0[31:8], _RANDOM_1, _RANDOM_2, _RANDOM_3, _RANDOM_4[7:0]};	// @[Reduction.scala:67:25, :73:23]
        old_vd_reg = {_RANDOM_4[31:8], _RANDOM_5, _RANDOM_6, _RANDOM_7, _RANDOM_8[7:0]};	// @[Reduction.scala:73:23, Reg.scala:35:20]
        old_vd_reg2 = {_RANDOM_8[31:8], _RANDOM_9, _RANDOM_10, _RANDOM_11, _RANDOM_12[7:0]};	// @[Reg.scala:35:20]
        reg_signed = _RANDOM_12[8];	// @[Reg.scala:35:20]
        ta_reg = _RANDOM_12[9];	// @[Reg.scala:35:20]
        vl_reg = _RANDOM_12[17:10];	// @[Reg.scala:35:20]
        vl_reg2 = _RANDOM_12[25:18];	// @[Reg.scala:35:20]
        ta_reg2 = _RANDOM_12[26];	// @[Reg.scala:35:20]
        reg_vredand_vs = _RANDOM_13[0];	// @[Reg.scala:35:20]
        reg_vredor_vs = _RANDOM_13[1];	// @[Reg.scala:35:20]
        reg_vredxor_vs = _RANDOM_13[2];	// @[Reg.scala:35:20]
        reg_is_max = _RANDOM_13[5];	// @[Reg.scala:35:20]
        reg_is_min = _RANDOM_13[6];	// @[Reg.scala:35:20]
        reg_uopIdx = _RANDOM_13[9:7];	// @[Reg.scala:35:20]
        reg2_vd_vsew = _RANDOM_13[15:13];	// @[Reg.scala:35:20]
        vs10_zero = {_RANDOM_13[31:19], _RANDOM_14, _RANDOM_15[18:0]};	// @[Reduction.scala:107:26, Reg.scala:35:20]
        vs10_zero_logical = {_RANDOM_15[31:19], _RANDOM_16, _RANDOM_17[18:0]};	// @[Reduction.scala:107:26, :108:34]
        vd_vsew_bits_reg = _RANDOM_17[25:19];	// @[Reduction.scala:108:34, Reg.scala:35:20]
        vd_vsew_bits_reg2 = {_RANDOM_17[31:26], _RANDOM_18[0]};	// @[Reduction.scala:108:34, Reg.scala:35:20]
        reg_vs2m_bits = {_RANDOM_18[31:1], _RANDOM_19, _RANDOM_20, _RANDOM_21, _RANDOM_22, _RANDOM_23, _RANDOM_24, _RANDOM_25, _RANDOM_26[0]};	// @[Reg.scala:35:20]
        reg_vs2m_bits_sew8 = {_RANDOM_26[31:1], _RANDOM_27, _RANDOM_28, _RANDOM_29, _RANDOM_30[0]};	// @[Reg.scala:35:20]
        reg_vs2m_bits_sew16 = {_RANDOM_30[31:1], _RANDOM_31, _RANDOM_32, _RANDOM_33, _RANDOM_34[0]};	// @[Reg.scala:35:20]
        reg_vs2m_bits_sew32 = {_RANDOM_34[31:1], _RANDOM_35, _RANDOM_36, _RANDOM_37, _RANDOM_38[0]};	// @[Reg.scala:35:20]
        reg_vs2m_bits_sew64 = {_RANDOM_38[31:1], _RANDOM_39, _RANDOM_40, _RANDOM_41, _RANDOM_42[0]};	// @[Reg.scala:35:20]
        in0_sew16 = {_RANDOM_42[31:1], _RANDOM_43, _RANDOM_44, _RANDOM_45, _RANDOM_46, _RANDOM_47, _RANDOM_48, _RANDOM_49, _RANDOM_50[0]};	// @[Reg.scala:35:20]
        io_out_valid_REG = _RANDOM_50[1];	// @[Reduction.scala:595:34, Reg.scala:35:20]
        io_out_valid_REG_1 = _RANDOM_50[2];	// @[Reduction.scala:595:26, Reg.scala:35:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  CSA3to2 csa_3to2_sew64_0 (	// @[Reduction.scala:301:32]
    .io_in_a    (in0_sew16[63:0]),	// @[Reduction.scala:302:50, Reg.scala:35:20]
    .io_in_b    (in0_sew16[127:64]),	// @[Reduction.scala:303:50, Reg.scala:35:20]
    .io_in_c    (in0_sew16[191:128]),	// @[Reduction.scala:304:50, Reg.scala:35:20]
    .io_out_sum (_csa_3to2_sew64_0_io_out_sum),
    .io_out_car (_csa_3to2_sew64_0_io_out_car)
  );
  CSA3to2 csa_3to2_sew64_1 (	// @[Reduction.scala:309:32]
    .io_in_a    (_csa_3to2_sew64_0_io_out_sum),	// @[Reduction.scala:301:32]
    .io_in_b    (_csa_3to2_sew64_0_io_out_car),	// @[Reduction.scala:301:32]
    .io_in_c    (in0_sew16[255:192] + vs1_zero),	// @[Reduction.scala:256:18, :307:{39,50}, Reg.scala:35:20]
    .io_out_sum (_csa_3to2_sew64_1_io_out_sum),
    .io_out_car (_csa_3to2_sew64_1_io_out_car)
  );
  CSA3to2_2 csa_3to2_sew32 (	// @[Reduction.scala:331:32]
    .io_in_a    (in0_sew16[31:0]),	// @[Reduction.scala:332:40, Reg.scala:35:20]
    .io_in_b    (in0_sew16[63:32]),	// @[Reduction.scala:333:40, Reg.scala:35:20]
    .io_in_c    (in0_sew16[95:64]),	// @[Reduction.scala:334:40, Reg.scala:35:20]
    .io_out_sum (_csa_3to2_sew32_io_out_sum),
    .io_out_car (_csa_3to2_sew32_io_out_car)
  );
  CSA3to2_2 csa_3to2_sew32_1 (	// @[Reduction.scala:331:32]
    .io_in_a    (in0_sew16[127:96]),	// @[Reduction.scala:332:40, Reg.scala:35:20]
    .io_in_b    (in0_sew16[159:128]),	// @[Reduction.scala:333:40, Reg.scala:35:20]
    .io_in_c    (in0_sew16[191:160]),	// @[Reduction.scala:334:40, Reg.scala:35:20]
    .io_out_sum (_csa_3to2_sew32_1_io_out_sum),
    .io_out_car (_csa_3to2_sew32_1_io_out_car)
  );
  CSA3to2_2 csa_3to2_sew32_2 (	// @[Reduction.scala:331:32]
    .io_in_a    (in0_sew16[223:192]),	// @[Reduction.scala:332:40, Reg.scala:35:20]
    .io_in_b    (in0_sew16[255:224]),	// @[Reduction.scala:333:40, Reg.scala:35:20]
    .io_in_c    (vs1_zero[31:0]),	// @[Reduction.scala:256:18, :326:31]
    .io_out_sum (_csa_3to2_sew32_2_io_out_sum),
    .io_out_car (_csa_3to2_sew32_2_io_out_car)
  );
  CSA3to2_2 csa_3to2_sew32_3 (	// @[Reduction.scala:340:32]
    .io_in_a    (_csa_3to2_sew32_io_out_car),	// @[Reduction.scala:331:32]
    .io_in_b    (_csa_3to2_sew32_1_io_out_car),	// @[Reduction.scala:331:32]
    .io_in_c    (_csa_3to2_sew32_2_io_out_car),	// @[Reduction.scala:331:32]
    .io_out_sum (_csa_3to2_sew32_3_io_out_sum),
    .io_out_car (_csa_3to2_sew32_3_io_out_car)
  );
  CSA3to2_2 csa_3to2_sew32_4 (	// @[Reduction.scala:340:32]
    .io_in_a    (_csa_3to2_sew32_io_out_sum),	// @[Reduction.scala:331:32]
    .io_in_b    (_csa_3to2_sew32_1_io_out_sum),	// @[Reduction.scala:331:32]
    .io_in_c    (_csa_3to2_sew32_2_io_out_sum),	// @[Reduction.scala:331:32]
    .io_out_sum (_csa_3to2_sew32_4_io_out_sum),
    .io_out_car (_csa_3to2_sew32_4_io_out_car)
  );
  CSA4to2 csa_4to2_sew32 (	// @[Reduction.scala:348:30]
    .io_in_a    (_csa_3to2_sew32_3_io_out_car),	// @[Reduction.scala:340:32]
    .io_in_b    (_csa_3to2_sew32_4_io_out_car),	// @[Reduction.scala:340:32]
    .io_in_c    (_csa_3to2_sew32_3_io_out_sum),	// @[Reduction.scala:340:32]
    .io_in_d    (_csa_3to2_sew32_4_io_out_sum),	// @[Reduction.scala:340:32]
    .io_out_sum (_csa_4to2_sew32_io_out_sum),
    .io_out_car (_csa_4to2_sew32_io_out_car)
  );
  CSA4to2_1 csa_4to2_sew16 (	// @[Reduction.scala:374:32]
    .io_in_a    (in0_sew16[15:0]),	// @[Reduction.scala:375:40, Reg.scala:35:20]
    .io_in_b    (in0_sew16[31:16]),	// @[Reduction.scala:376:40, Reg.scala:35:20]
    .io_in_c    (in0_sew16[47:32]),	// @[Reduction.scala:377:40, Reg.scala:35:20]
    .io_in_d    (in0_sew16[63:48]),	// @[Reduction.scala:378:40, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew16_io_out_sum),
    .io_out_car (_csa_4to2_sew16_io_out_car)
  );
  CSA4to2_1 csa_4to2_sew16_1 (	// @[Reduction.scala:374:32]
    .io_in_a    (in0_sew16[79:64]),	// @[Reduction.scala:375:40, Reg.scala:35:20]
    .io_in_b    (in0_sew16[95:80]),	// @[Reduction.scala:376:40, Reg.scala:35:20]
    .io_in_c    (in0_sew16[111:96]),	// @[Reduction.scala:377:40, Reg.scala:35:20]
    .io_in_d    (in0_sew16[127:112]),	// @[Reduction.scala:378:40, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew16_1_io_out_sum),
    .io_out_car (_csa_4to2_sew16_1_io_out_car)
  );
  CSA4to2_1 csa_4to2_sew16_2 (	// @[Reduction.scala:374:32]
    .io_in_a    (in0_sew16[143:128]),	// @[Reduction.scala:375:40, Reg.scala:35:20]
    .io_in_b    (in0_sew16[159:144]),	// @[Reduction.scala:376:40, Reg.scala:35:20]
    .io_in_c    (in0_sew16[175:160]),	// @[Reduction.scala:377:40, Reg.scala:35:20]
    .io_in_d    (in0_sew16[191:176]),	// @[Reduction.scala:378:40, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew16_2_io_out_sum),
    .io_out_car (_csa_4to2_sew16_2_io_out_car)
  );
  CSA4to2_1 csa_4to2_sew16_3 (	// @[Reduction.scala:374:32]
    .io_in_a    (in0_sew16[207:192]),	// @[Reduction.scala:375:40, Reg.scala:35:20]
    .io_in_b    (in0_sew16[223:208]),	// @[Reduction.scala:376:40, Reg.scala:35:20]
    .io_in_c    (in0_sew16[239:224]),	// @[Reduction.scala:377:40, Reg.scala:35:20]
    .io_in_d    (in0_sew16[255:240]),	// @[Reduction.scala:378:40, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew16_3_io_out_sum),
    .io_out_car (_csa_4to2_sew16_3_io_out_car)
  );
  CSA3to2_7 csa_3to2_sew16 (	// @[Reduction.scala:384:32]
    .io_in_a    (_csa_4to2_sew16_io_out_car),	// @[Reduction.scala:374:32]
    .io_in_b    (_csa_4to2_sew16_1_io_out_car),	// @[Reduction.scala:374:32]
    .io_in_c    (_csa_4to2_sew16_2_io_out_car),	// @[Reduction.scala:374:32]
    .io_out_sum (_csa_3to2_sew16_io_out_sum),
    .io_out_car (_csa_3to2_sew16_io_out_car)
  );
  CSA3to2_7 csa_3to2_sew16_1 (	// @[Reduction.scala:384:32]
    .io_in_a    (_csa_4to2_sew16_3_io_out_car),	// @[Reduction.scala:374:32]
    .io_in_b    (_csa_4to2_sew16_io_out_sum),	// @[Reduction.scala:374:32]
    .io_in_c    (_csa_4to2_sew16_1_io_out_sum),	// @[Reduction.scala:374:32]
    .io_out_sum (_csa_3to2_sew16_1_io_out_sum),
    .io_out_car (_csa_3to2_sew16_1_io_out_car)
  );
  CSA3to2_7 csa_3to2_sew16_2 (	// @[Reduction.scala:384:32]
    .io_in_a    (_csa_4to2_sew16_2_io_out_sum),	// @[Reduction.scala:374:32]
    .io_in_b    (_csa_4to2_sew16_3_io_out_sum),	// @[Reduction.scala:374:32]
    .io_in_c    (vs1_zero[15:0]),	// @[Reduction.scala:256:18, :369:31]
    .io_out_sum (_csa_3to2_sew16_2_io_out_sum),
    .io_out_car (_csa_3to2_sew16_2_io_out_car)
  );
  CSA3to2_7 csa_3to2_sew16_3 (	// @[Reduction.scala:393:32]
    .io_in_a    (_csa_3to2_sew16_io_out_car),	// @[Reduction.scala:384:32]
    .io_in_b    (_csa_3to2_sew16_1_io_out_car),	// @[Reduction.scala:384:32]
    .io_in_c    (_csa_3to2_sew16_2_io_out_car),	// @[Reduction.scala:384:32]
    .io_out_sum (_csa_3to2_sew16_3_io_out_sum),
    .io_out_car (_csa_3to2_sew16_3_io_out_car)
  );
  CSA3to2_7 csa_3to2_sew16_4 (	// @[Reduction.scala:393:32]
    .io_in_a    (_csa_3to2_sew16_io_out_sum),	// @[Reduction.scala:384:32]
    .io_in_b    (_csa_3to2_sew16_1_io_out_sum),	// @[Reduction.scala:384:32]
    .io_in_c    (_csa_3to2_sew16_2_io_out_sum),	// @[Reduction.scala:384:32]
    .io_out_sum (_csa_3to2_sew16_4_io_out_sum),
    .io_out_car (_csa_3to2_sew16_4_io_out_car)
  );
  CSA4to2_1 csa_4to2_sew16_4 (	// @[Reduction.scala:401:30]
    .io_in_a    (_csa_3to2_sew16_3_io_out_car),	// @[Reduction.scala:393:32]
    .io_in_b    (_csa_3to2_sew16_4_io_out_car),	// @[Reduction.scala:393:32]
    .io_in_c    (_csa_3to2_sew16_3_io_out_sum),	// @[Reduction.scala:393:32]
    .io_in_d    (_csa_3to2_sew16_4_io_out_sum),	// @[Reduction.scala:393:32]
    .io_out_sum (_csa_4to2_sew16_4_io_out_sum),
    .io_out_car (_csa_4to2_sew16_4_io_out_car)
  );
  CSA4to2_6 csa_4to2_sew8 (	// @[Reduction.scala:427:31]
    .io_in_a    (reg_vs2m_bits_sew8[7:0]),	// @[Reduction.scala:428:38, Reg.scala:35:20]
    .io_in_b    (reg_vs2m_bits_sew8[15:8]),	// @[Reduction.scala:429:38, Reg.scala:35:20]
    .io_in_c    (reg_vs2m_bits_sew8[23:16]),	// @[Reduction.scala:430:38, Reg.scala:35:20]
    .io_in_d    (reg_vs2m_bits_sew8[31:24]),	// @[Reduction.scala:431:38, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew8_io_out_sum),
    .io_out_car (_csa_4to2_sew8_io_out_car)
  );
  CSA4to2_6 csa_4to2_sew8_1 (	// @[Reduction.scala:427:31]
    .io_in_a    (reg_vs2m_bits_sew8[39:32]),	// @[Reduction.scala:428:38, Reg.scala:35:20]
    .io_in_b    (reg_vs2m_bits_sew8[47:40]),	// @[Reduction.scala:429:38, Reg.scala:35:20]
    .io_in_c    (reg_vs2m_bits_sew8[55:48]),	// @[Reduction.scala:430:38, Reg.scala:35:20]
    .io_in_d    (reg_vs2m_bits_sew8[63:56]),	// @[Reduction.scala:431:38, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew8_1_io_out_sum),
    .io_out_car (_csa_4to2_sew8_1_io_out_car)
  );
  CSA4to2_6 csa_4to2_sew8_2 (	// @[Reduction.scala:427:31]
    .io_in_a    (reg_vs2m_bits_sew8[71:64]),	// @[Reduction.scala:428:38, Reg.scala:35:20]
    .io_in_b    (reg_vs2m_bits_sew8[79:72]),	// @[Reduction.scala:429:38, Reg.scala:35:20]
    .io_in_c    (reg_vs2m_bits_sew8[87:80]),	// @[Reduction.scala:430:38, Reg.scala:35:20]
    .io_in_d    (reg_vs2m_bits_sew8[95:88]),	// @[Reduction.scala:431:38, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew8_2_io_out_sum),
    .io_out_car (_csa_4to2_sew8_2_io_out_car)
  );
  CSA4to2_6 csa_4to2_sew8_3 (	// @[Reduction.scala:427:31]
    .io_in_a    (reg_vs2m_bits_sew8[103:96]),	// @[Reduction.scala:428:38, Reg.scala:35:20]
    .io_in_b    (reg_vs2m_bits_sew8[111:104]),	// @[Reduction.scala:429:38, Reg.scala:35:20]
    .io_in_c    (reg_vs2m_bits_sew8[119:112]),	// @[Reduction.scala:430:38, Reg.scala:35:20]
    .io_in_d    (reg_vs2m_bits_sew8[127:120]),	// @[Reduction.scala:431:38, Reg.scala:35:20]
    .io_out_sum (_csa_4to2_sew8_3_io_out_sum),
    .io_out_car (_csa_4to2_sew8_3_io_out_car)
  );
  CSA3to2_12 csa_3to2_sew8 (	// @[Reduction.scala:437:31]
    .io_in_a    (_csa_4to2_sew8_io_out_car),	// @[Reduction.scala:427:31]
    .io_in_b    (_csa_4to2_sew8_1_io_out_car),	// @[Reduction.scala:427:31]
    .io_in_c    (_csa_4to2_sew8_2_io_out_car),	// @[Reduction.scala:427:31]
    .io_out_sum (_csa_3to2_sew8_io_out_sum),
    .io_out_car (_csa_3to2_sew8_io_out_car)
  );
  CSA3to2_12 csa_3to2_sew8_1 (	// @[Reduction.scala:437:31]
    .io_in_a    (_csa_4to2_sew8_3_io_out_car),	// @[Reduction.scala:427:31]
    .io_in_b    (_csa_4to2_sew8_io_out_sum),	// @[Reduction.scala:427:31]
    .io_in_c    (_csa_4to2_sew8_1_io_out_sum),	// @[Reduction.scala:427:31]
    .io_out_sum (_csa_3to2_sew8_1_io_out_sum),
    .io_out_car (_csa_3to2_sew8_1_io_out_car)
  );
  CSA3to2_12 csa_3to2_sew8_2 (	// @[Reduction.scala:437:31]
    .io_in_a    (_csa_4to2_sew8_2_io_out_sum),	// @[Reduction.scala:427:31]
    .io_in_b    (_csa_4to2_sew8_3_io_out_sum),	// @[Reduction.scala:427:31]
    .io_in_c    (vs1_zero[7:0]),	// @[Reduction.scala:256:18, :422:30]
    .io_out_sum (_csa_3to2_sew8_2_io_out_sum),
    .io_out_car (_csa_3to2_sew8_2_io_out_car)
  );
  CSA3to2_12 csa_3to2_sew8_3 (	// @[Reduction.scala:446:31]
    .io_in_a    (_csa_3to2_sew8_io_out_car),	// @[Reduction.scala:437:31]
    .io_in_b    (_csa_3to2_sew8_1_io_out_car),	// @[Reduction.scala:437:31]
    .io_in_c    (_csa_3to2_sew8_2_io_out_car),	// @[Reduction.scala:437:31]
    .io_out_sum (_csa_3to2_sew8_3_io_out_sum),
    .io_out_car (_csa_3to2_sew8_3_io_out_car)
  );
  CSA3to2_12 csa_3to2_sew8_4 (	// @[Reduction.scala:446:31]
    .io_in_a    (_csa_3to2_sew8_io_out_sum),	// @[Reduction.scala:437:31]
    .io_in_b    (_csa_3to2_sew8_1_io_out_sum),	// @[Reduction.scala:437:31]
    .io_in_c    (_csa_3to2_sew8_2_io_out_sum),	// @[Reduction.scala:437:31]
    .io_out_sum (_csa_3to2_sew8_4_io_out_sum),
    .io_out_car (_csa_3to2_sew8_4_io_out_car)
  );
  CSA4to2_6 csa_4to2_sew8_4 (	// @[Reduction.scala:454:29]
    .io_in_a    (_csa_3to2_sew8_3_io_out_car),	// @[Reduction.scala:446:31]
    .io_in_b    (_csa_3to2_sew8_4_io_out_car),	// @[Reduction.scala:446:31]
    .io_in_c    (_csa_3to2_sew8_3_io_out_sum),	// @[Reduction.scala:446:31]
    .io_in_d    (_csa_3to2_sew8_4_io_out_sum),	// @[Reduction.scala:446:31]
    .io_out_sum (_csa_4to2_sew8_4_io_out_sum),
    .io_out_car (_csa_4to2_sew8_4_io_out_car)
  );
  compare_3to1 compare_3to1_sew64 (	// @[Reduction.scala:466:34]
    .io_a      (reg_vs2m_bits_sew64[63:0]),	// @[Reduction.scala:467:49, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew64[127:64]),	// @[Reduction.scala:468:49, Reg.scala:35:20]
    .io_c      (vs1_zero),	// @[Reduction.scala:256:18]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew64_io_d)
  );
  compare_3to1_1 compare_3to1_sew32 (	// @[Reduction.scala:478:34]
    .io_a      (reg_vs2m_bits_sew32[31:0]),	// @[Reduction.scala:479:49, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew32[63:32]),	// @[Reduction.scala:480:49, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew32[95:64]),	// @[Reduction.scala:481:49, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew32_io_d)
  );
  compare_2to1 compare0_2to1_sew32 (	// @[Reduction.scala:486:35]
    .io_a      (reg_vs2m_bits_sew32[127:96]),	// @[Reduction.scala:487:50, Reg.scala:35:20]
    .io_b      (vs1_zero[31:0]),	// @[Reduction.scala:256:18, :326:31]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_c      (_compare0_2to1_sew32_io_c)
  );
  compare_2to1 compare1_2to1_sew32 (	// @[Reduction.scala:493:35]
    .io_a      (_compare_3to1_sew32_io_d),	// @[Reduction.scala:478:34]
    .io_b      (_compare0_2to1_sew32_io_c),	// @[Reduction.scala:486:35]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_c      (_compare1_2to1_sew32_io_c)
  );
  compare_3to1_2 compare_3to1_sew16 (	// @[Reduction.scala:506:36]
    .io_a      (reg_vs2m_bits_sew16[15:0]),	// @[Reduction.scala:507:45, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew16[31:16]),	// @[Reduction.scala:508:45, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew16[47:32]),	// @[Reduction.scala:509:45, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew16_io_d)
  );
  compare_3to1_2 compare_3to1_sew16_1 (	// @[Reduction.scala:506:36]
    .io_a      (reg_vs2m_bits_sew16[63:48]),	// @[Reduction.scala:507:45, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew16[79:64]),	// @[Reduction.scala:508:45, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew16[95:80]),	// @[Reduction.scala:509:45, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew16_1_io_d)
  );
  compare_3to1_2 compare_3to1_sew16_2 (	// @[Reduction.scala:506:36]
    .io_a      (reg_vs2m_bits_sew16[111:96]),	// @[Reduction.scala:507:45, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew16[127:112]),	// @[Reduction.scala:508:45, Reg.scala:35:20]
    .io_c      (vs1_zero[15:0]),	// @[Reduction.scala:256:18, :369:31]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew16_2_io_d)
  );
  compare_3to1_2 compare1_3to1_sew16 (	// @[Reduction.scala:515:35]
    .io_a      (_compare_3to1_sew16_io_d),	// @[Reduction.scala:506:36]
    .io_b      (_compare_3to1_sew16_1_io_d),	// @[Reduction.scala:506:36]
    .io_c      (_compare_3to1_sew16_2_io_d),	// @[Reduction.scala:506:36]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare1_3to1_sew16_io_d)
  );
  compare_3to1_6 compare_3to1_sew8 (	// @[Reduction.scala:531:35]
    .io_a      (reg_vs2m_bits_sew8[7:0]),	// @[Reduction.scala:532:49, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew8[15:8]),	// @[Reduction.scala:533:49, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew8[23:16]),	// @[Reduction.scala:534:49, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew8_io_d)
  );
  compare_3to1_6 compare_3to1_sew8_1 (	// @[Reduction.scala:531:35]
    .io_a      (reg_vs2m_bits_sew8[31:24]),	// @[Reduction.scala:532:49, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew8[39:32]),	// @[Reduction.scala:533:49, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew8[47:40]),	// @[Reduction.scala:534:49, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew8_1_io_d)
  );
  compare_3to1_6 compare_3to1_sew8_2 (	// @[Reduction.scala:531:35]
    .io_a      (reg_vs2m_bits_sew8[55:48]),	// @[Reduction.scala:532:49, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew8[63:56]),	// @[Reduction.scala:533:49, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew8[71:64]),	// @[Reduction.scala:534:49, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew8_2_io_d)
  );
  compare_3to1_6 compare_3to1_sew8_3 (	// @[Reduction.scala:531:35]
    .io_a      (reg_vs2m_bits_sew8[79:72]),	// @[Reduction.scala:532:49, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew8[87:80]),	// @[Reduction.scala:533:49, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew8[95:88]),	// @[Reduction.scala:534:49, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew8_3_io_d)
  );
  compare_3to1_6 compare_3to1_sew8_4 (	// @[Reduction.scala:531:35]
    .io_a      (reg_vs2m_bits_sew8[103:96]),	// @[Reduction.scala:532:49, Reg.scala:35:20]
    .io_b      (reg_vs2m_bits_sew8[111:104]),	// @[Reduction.scala:533:49, Reg.scala:35:20]
    .io_c      (reg_vs2m_bits_sew8[119:112]),	// @[Reduction.scala:534:49, Reg.scala:35:20]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew8_4_io_d)
  );
  compare_2to1_2 compare0_2to1_sew8 (	// @[Reduction.scala:540:34]
    .io_a      (reg_vs2m_bits_sew8[127:120]),	// @[Reduction.scala:541:48, Reg.scala:35:20]
    .io_b      (vs1_zero[7:0]),	// @[Reduction.scala:256:18, :422:30]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_c      (_compare0_2to1_sew8_io_c)
  );
  compare_3to1_6 compare_3to1_sew8_5 (	// @[Reduction.scala:548:35]
    .io_a      (_compare_3to1_sew8_io_d),	// @[Reduction.scala:531:35]
    .io_b      (_compare_3to1_sew8_1_io_d),	// @[Reduction.scala:531:35]
    .io_c      (_compare_3to1_sew8_2_io_d),	// @[Reduction.scala:531:35]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew8_5_io_d)
  );
  compare_3to1_6 compare_3to1_sew8_6 (	// @[Reduction.scala:548:35]
    .io_a      (_compare_3to1_sew8_3_io_d),	// @[Reduction.scala:531:35]
    .io_b      (_compare_3to1_sew8_4_io_d),	// @[Reduction.scala:531:35]
    .io_c      (_compare0_2to1_sew8_io_c),	// @[Reduction.scala:540:34]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_d      (_compare_3to1_sew8_6_io_d)
  );
  compare_2to1_2 compare1_2to1_sew8 (	// @[Reduction.scala:557:34]
    .io_a      (_compare_3to1_sew8_6_io_d),	// @[Reduction.scala:548:35]
    .io_b      (_compare_3to1_sew8_5_io_d),	// @[Reduction.scala:548:35]
    .io_max    (reg_is_max),	// @[Reg.scala:35:20]
    .io_signed (reg_signed),	// @[Reg.scala:35:20]
    .io_c      (_compare1_2to1_sew8_io_c)
  );
  assign io_out_valid = io_out_valid_REG_1;	// @[Reduction.scala:595:26]
  assign io_out_bits_vd = vl_reg2 == 8'h0 ? old_vd_reg2 : ta_reg2 ? _red_vd_tail_vd_T[127:0] | vd_reg & 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> _GEN_9 : old_vd_reg2 & _red_vd_tail_vd_T[127:0] | vd_reg & 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> _GEN_9;	// @[Bitwise.scala:77:12, Reduction.scala:59:18, :73:23, :564:{34,56,66,77}, :565:{37,71,81,92}, :567:{24,33,58}, Reg.scala:35:20]
endmodule

