<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p333" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_333{left:527px;bottom:1140px;letter-spacing:-0.11px;}
#t2_333{left:560px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3_333{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_333{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t5_333{left:83px;bottom:1076px;letter-spacing:0.19px;}
#t6_333{left:135px;bottom:1076px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t7_333{left:138px;bottom:1034px;letter-spacing:0.12px;word-spacing:0.03px;}
#t8_333{left:264px;bottom:1034px;letter-spacing:0.04px;}
#t9_333{left:323px;bottom:1034px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ta_333{left:487px;bottom:1034px;letter-spacing:0.12px;}
#tb_333{left:545px;bottom:1034px;letter-spacing:0.12px;}
#tc_333{left:137px;bottom:997px;letter-spacing:0.11px;}
#td_333{left:165px;bottom:998px;letter-spacing:-0.46px;}
#te_333{left:206px;bottom:997px;letter-spacing:0.08px;}
#tf_333{left:232px;bottom:998px;letter-spacing:-0.47px;}
#tg_333{left:271px;bottom:997px;letter-spacing:0.09px;word-spacing:-0.09px;}
#th_333{left:138px;bottom:979px;letter-spacing:0.08px;word-spacing:-0.27px;}
#ti_333{left:564px;bottom:980px;letter-spacing:-0.46px;}
#tj_333{left:606px;bottom:979px;letter-spacing:0.09px;}
#tk_333{left:631px;bottom:980px;letter-spacing:-0.47px;}
#tl_333{left:670px;bottom:979px;letter-spacing:0.1px;word-spacing:-0.29px;}
#tm_333{left:138px;bottom:961px;letter-spacing:0.07px;word-spacing:-0.03px;}
#tn_333{left:138px;bottom:924px;letter-spacing:0.11px;word-spacing:-0.03px;}
#to_333{left:285px;bottom:925px;letter-spacing:-0.46px;}
#tp_333{left:326px;bottom:924px;letter-spacing:0.11px;}
#tq_333{left:352px;bottom:925px;letter-spacing:-0.47px;}
#tr_333{left:391px;bottom:924px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ts_333{left:137px;bottom:906px;letter-spacing:0.1px;word-spacing:-0.46px;}
#tt_333{left:137px;bottom:887px;letter-spacing:0.11px;}
#tu_333{left:355px;bottom:888px;letter-spacing:-0.46px;}
#tv_333{left:397px;bottom:887px;letter-spacing:0.09px;}
#tw_333{left:423px;bottom:888px;letter-spacing:-0.47px;}
#tx_333{left:462px;bottom:887px;letter-spacing:0.09px;}
#ty_333{left:138px;bottom:869px;letter-spacing:0.1px;word-spacing:-0.04px;}
#tz_333{left:138px;bottom:832px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t10_333{left:484px;bottom:833px;letter-spacing:-0.46px;}
#t11_333{left:526px;bottom:832px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t12_333{left:138px;bottom:814px;letter-spacing:0.11px;}
#t13_333{left:199px;bottom:815px;letter-spacing:-0.46px;}
#t14_333{left:241px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.33px;}
#t15_333{left:453px;bottom:815px;letter-spacing:-0.46px;}
#t16_333{left:494px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.3px;}
#t17_333{left:137px;bottom:796px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t18_333{left:137px;bottom:777px;letter-spacing:0.11px;word-spacing:0.03px;}
#t19_333{left:260px;bottom:778px;letter-spacing:-0.46px;}
#t1a_333{left:301px;bottom:777px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1b_333{left:138px;bottom:759px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1c_333{left:280px;bottom:760px;letter-spacing:-0.46px;}
#t1d_333{left:321px;bottom:759px;letter-spacing:0.11px;}
#t1e_333{left:307px;bottom:695px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1f_333{left:396px;bottom:695px;letter-spacing:0.1px;}
#t1g_333{left:136px;bottom:676px;letter-spacing:-0.25px;}
#t1h_333{left:604px;bottom:676px;}
#t1i_333{left:625px;bottom:676px;}
#t1j_333{left:646px;bottom:676px;}
#t1k_333{left:671px;bottom:676px;}
#t1l_333{left:697px;bottom:676px;}
#t1m_333{left:723px;bottom:676px;}
#t1n_333{left:750px;bottom:676px;}
#t1o_333{left:772px;bottom:676px;}
#t1p_333{left:793px;bottom:676px;}
#t1q_333{left:353px;bottom:645px;letter-spacing:-0.33px;}
#t1r_333{left:621px;bottom:645px;letter-spacing:-0.17px;}
#t1s_333{left:670px;bottom:645px;}
#t1t_333{left:702px;bottom:645px;letter-spacing:-0.1px;}
#t1u_333{left:760px;bottom:645px;}
#t1v_333{left:792px;bottom:645px;}
#t1w_333{left:248px;bottom:524px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t1x_333{left:159px;bottom:492px;letter-spacing:-0.12px;}
#t1y_333{left:372px;bottom:460px;letter-spacing:-0.14px;}
#t1z_333{left:584px;bottom:477px;letter-spacing:-0.15px;}
#t20_333{left:585px;bottom:460px;letter-spacing:-0.21px;}
#t21_333{left:645px;bottom:460px;letter-spacing:-0.21px;word-spacing:0.12px;}
#t22_333{left:739px;bottom:460px;letter-spacing:-0.15px;}
#t23_333{left:127px;bottom:460px;letter-spacing:-0.21px;}
#t24_333{left:205px;bottom:460px;letter-spacing:-0.24px;}
#t25_333{left:124px;bottom:428px;letter-spacing:-0.34px;}
#t26_333{left:203px;bottom:428px;letter-spacing:-0.1px;}
#t27_333{left:259px;bottom:428px;letter-spacing:-0.1px;word-spacing:-0.32px;}
#t28_333{left:259px;bottom:411px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t29_333{left:259px;bottom:394px;letter-spacing:-0.1px;}
#t2a_333{left:589px;bottom:428px;letter-spacing:-0.19px;}
#t2b_333{left:653px;bottom:428px;letter-spacing:-0.13px;}
#t2c_333{left:754px;bottom:428px;letter-spacing:-0.12px;}
#t2d_333{left:128px;bottom:365px;letter-spacing:-0.16px;}
#t2e_333{left:209px;bottom:365px;letter-spacing:-0.11px;}
#t2f_333{left:259px;bottom:365px;letter-spacing:-0.1px;}
#t2g_333{left:259px;bottom:348px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2h_333{left:259px;bottom:331px;letter-spacing:-0.1px;}
#t2i_333{left:589px;bottom:365px;letter-spacing:-0.19px;}
#t2j_333{left:653px;bottom:365px;letter-spacing:-0.13px;}
#t2k_333{left:754px;bottom:365px;letter-spacing:-0.12px;}
#t2l_333{left:142px;bottom:302px;}
#t2m_333{left:214px;bottom:302px;}
#t2n_333{left:259px;bottom:302px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t2o_333{left:259px;bottom:286px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2p_333{left:259px;bottom:269px;letter-spacing:-0.1px;}
#t2q_333{left:589px;bottom:302px;letter-spacing:-0.19px;}
#t2r_333{left:653px;bottom:302px;letter-spacing:-0.13px;}
#t2s_333{left:754px;bottom:302px;letter-spacing:-0.12px;}
#t2t_333{left:133px;bottom:240px;letter-spacing:-0.12px;}
#t2u_333{left:208px;bottom:240px;letter-spacing:-0.11px;}
#t2v_333{left:259px;bottom:240px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2w_333{left:653px;bottom:240px;letter-spacing:-0.12px;}
#t2x_333{left:754px;bottom:240px;letter-spacing:-0.12px;}
#t2y_333{left:142px;bottom:211px;}
#t2z_333{left:208px;bottom:211px;letter-spacing:-0.1px;}
#t30_333{left:259px;bottom:211px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t31_333{left:599px;bottom:211px;}
#t32_333{left:679px;bottom:211px;}
#t33_333{left:753px;bottom:211px;letter-spacing:-0.12px;}
#t34_333{left:142px;bottom:182px;}
#t35_333{left:214px;bottom:182px;}
#t36_333{left:259px;bottom:182px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t37_333{left:259px;bottom:165px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t38_333{left:259px;bottom:148px;letter-spacing:-0.1px;}
#t39_333{left:589px;bottom:182px;letter-spacing:-0.19px;}
#t3a_333{left:653px;bottom:182px;letter-spacing:-0.13px;}
#t3b_333{left:754px;bottom:182px;letter-spacing:-0.12px;}

.s1_333{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_333{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_333{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_333{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_333{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s6_333{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_333{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_333{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s9_333{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sa_333{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.sb_333{font-size:17px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts333" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg333Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg333" style="-webkit-user-select: none;"><object width="935" height="1210" data="333/333.svg" type="image/svg+xml" id="pdf333" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_333" class="t s1_333">9.66 </span><span id="t2_333" class="t s1_333">TagLo Register (CP0 Register 28, Select 0, 2) </span>
<span id="t3_333" class="t s2_333">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t4_333" class="t s2_333">333 </span>
<span id="t5_333" class="t s3_333">9.66 </span><span id="t6_333" class="t s3_333">TagLo Register (CP0 Register 28, Select 0, 2) </span>
<span id="t7_333" class="t s4_333">Compliance Level: </span><span id="t8_333" class="t s5_333">Required </span><span id="t9_333" class="t s6_333">if a cache is implemented; </span><span id="ta_333" class="t s5_333">Optional </span><span id="tb_333" class="t s6_333">otherwise. </span>
<span id="tc_333" class="t s6_333">The </span><span id="td_333" class="t s7_333">TagLo </span><span id="te_333" class="t s6_333">and </span><span id="tf_333" class="t s7_333">TagHi </span><span id="tg_333" class="t s6_333">registers are read/write registers that act as the interface to the cache tag array. The Index Store </span>
<span id="th_333" class="t s6_333">Tag and Index Load Tag operations of the CACHE instruction use the </span><span id="ti_333" class="t s7_333">TagLo </span><span id="tj_333" class="t s6_333">and </span><span id="tk_333" class="t s7_333">TagHi </span><span id="tl_333" class="t s6_333">registers as the source or sink </span>
<span id="tm_333" class="t s6_333">of tag information, respectively. </span>
<span id="tn_333" class="t s6_333">The exact format of the </span><span id="to_333" class="t s7_333">TagLo </span><span id="tp_333" class="t s6_333">and </span><span id="tq_333" class="t s7_333">TagHi </span><span id="tr_333" class="t s6_333">registers is implementation-dependent. Refer to the processor core specifi- </span>
<span id="ts_333" class="t s6_333">cation for the format of this register and a description of the register fields. However, in all implementations. software </span>
<span id="tt_333" class="t s6_333">must be able to write zeros into the </span><span id="tu_333" class="t s7_333">TagLo </span><span id="tv_333" class="t s6_333">and </span><span id="tw_333" class="t s7_333">TagHi </span><span id="tx_333" class="t s6_333">registers, and then use the Index Store Tag cache operation to </span>
<span id="ty_333" class="t s6_333">initialize the cache tags to a valid state at power-up. </span>
<span id="tz_333" class="t s6_333">It is implementation-dependent whether there is a single </span><span id="t10_333" class="t s7_333">TagLo </span><span id="t11_333" class="t s6_333">register that acts as the interface to all caches, or a </span>
<span id="t12_333" class="t s6_333">dedicated </span><span id="t13_333" class="t s7_333">TagLo </span><span id="t14_333" class="t s6_333">register for each cache. If multiple </span><span id="t15_333" class="t s7_333">TagLo </span><span id="t16_333" class="t s6_333">registers are implemented, they occupy the even select val- </span>
<span id="t17_333" class="t s6_333">ues for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. </span>
<span id="t18_333" class="t s6_333">Whether individual </span><span id="t19_333" class="t s7_333">TagLo </span><span id="t1a_333" class="t s6_333">registers are implemented or not for each cache, processors must accept a write of zero to </span>
<span id="t1b_333" class="t s6_333">select 0 and select 2 of </span><span id="t1c_333" class="t s7_333">TagLo </span><span id="t1d_333" class="t s6_333">as part of the software process of initializing the cache tags at powerup. </span>
<span id="t1e_333" class="t s8_333">Figure 9-68 </span><span id="t1f_333" class="t s8_333">Example TagLo Register Format </span>
<span id="t1g_333" class="t s9_333">63 </span><span id="t1h_333" class="t s9_333">8 </span><span id="t1i_333" class="t s9_333">7 </span><span id="t1j_333" class="t s9_333">6 </span><span id="t1k_333" class="t s9_333">5 </span><span id="t1l_333" class="t s9_333">4 </span><span id="t1m_333" class="t s9_333">3 </span><span id="t1n_333" class="t s9_333">2 </span><span id="t1o_333" class="t s9_333">1 </span><span id="t1p_333" class="t s9_333">0 </span>
<span id="t1q_333" class="t sa_333">PTagLo </span><span id="t1r_333" class="t sa_333">PState </span><span id="t1s_333" class="t sa_333">L </span><span id="t1t_333" class="t sa_333">Impl </span><span id="t1u_333" class="t sa_333">0 </span><span id="t1v_333" class="t sa_333">P </span>
<span id="t1w_333" class="t sb_333">Table 9.87 Example TagLo Register Field Descriptions </span>
<span id="t1x_333" class="t s1_333">Fields </span>
<span id="t1y_333" class="t s1_333">Description </span>
<span id="t1z_333" class="t s1_333">Read/ </span>
<span id="t20_333" class="t s1_333">Write </span><span id="t21_333" class="t s1_333">Reset State </span><span id="t22_333" class="t s1_333">Compliance </span><span id="t23_333" class="t s1_333">Name </span><span id="t24_333" class="t s1_333">Bits </span>
<span id="t25_333" class="t sa_333">PTagLo </span><span id="t26_333" class="t sa_333">63..8 </span><span id="t27_333" class="t sa_333">Specifies the upper address bits of the cache tag. Refer </span>
<span id="t28_333" class="t sa_333">to the processor-specific description for the detailed </span>
<span id="t29_333" class="t sa_333">definition. </span>
<span id="t2a_333" class="t sa_333">R/W </span><span id="t2b_333" class="t sa_333">Undefined </span><span id="t2c_333" class="t sa_333">Optional </span>
<span id="t2d_333" class="t sa_333">PState </span><span id="t2e_333" class="t sa_333">7:6 </span><span id="t2f_333" class="t sa_333">Specifies the state bits for the cache tag. Refer to the </span>
<span id="t2g_333" class="t sa_333">processor-specific description for the detailed defini- </span>
<span id="t2h_333" class="t sa_333">tion. </span>
<span id="t2i_333" class="t sa_333">R/W </span><span id="t2j_333" class="t sa_333">Undefined </span><span id="t2k_333" class="t sa_333">Optional </span>
<span id="t2l_333" class="t sa_333">L </span><span id="t2m_333" class="t sa_333">5 </span><span id="t2n_333" class="t sa_333">Specifies the lock bit for the cache tag. Refer to the </span>
<span id="t2o_333" class="t sa_333">processor-specific description for the detailed defini- </span>
<span id="t2p_333" class="t sa_333">tion. </span>
<span id="t2q_333" class="t sa_333">R/W </span><span id="t2r_333" class="t sa_333">Undefined </span><span id="t2s_333" class="t sa_333">Optional </span>
<span id="t2t_333" class="t sa_333">Impl </span><span id="t2u_333" class="t sa_333">4:3 </span><span id="t2v_333" class="t sa_333">This field is reserved for implementations. </span><span id="t2w_333" class="t sa_333">Undefined </span><span id="t2x_333" class="t sa_333">Optional </span>
<span id="t2y_333" class="t sa_333">0 </span><span id="t2z_333" class="t sa_333">2:1 </span><span id="t30_333" class="t sa_333">Must be written as zero; returns zero on read. </span><span id="t31_333" class="t sa_333">0 </span><span id="t32_333" class="t sa_333">0 </span><span id="t33_333" class="t sa_333">Reserved </span>
<span id="t34_333" class="t sa_333">P </span><span id="t35_333" class="t sa_333">0 </span><span id="t36_333" class="t sa_333">Specifies the parity bit for the cache tag. Refer to the </span>
<span id="t37_333" class="t sa_333">processor-specific description for the detailed defini- </span>
<span id="t38_333" class="t sa_333">tion. </span>
<span id="t39_333" class="t sa_333">R/W </span><span id="t3a_333" class="t sa_333">Undefined </span><span id="t3b_333" class="t sa_333">Optional </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
